INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.

================================================================================
Timing constraint: TS_sysclk_p = PERIOD TIMEGRP "sysclk_p" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk_n = PERIOD TIMEGRP "sysclk_n" TS_sysclk_p PHASE 
2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_ctrl_block_clk_local = PERIOD TIMEGRP 
"sys_ctrl_block_clk_local"         TS_sysclk_p * 0.3125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.593ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_ctrl_block_clk_local_0 = PERIOD TIMEGRP 
"sys_ctrl_block_clk_local_0"         TS_sysclk_n * 0.3125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4237996290 paths analyzed, 50276 endpoints analyzed, 587 failing endpoints
 587 timing errors detected. (587 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.424ns.
--------------------------------------------------------------------------------
Slack:                  -2.424 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      18.042 (Levels of Logic = 12)
  Clock Path Skew:      -0.276ns (1.651 - 1.927)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y23.BMUX    Tshcko                0.468   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed<23>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1
    SLICE_X91Y29.D5      net (fanout=8)        0.757   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1
    SLICE_X91Y29.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.D1      net (fanout=1)        1.105   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.CMUX    Topdc                 0.348   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_7
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_4
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_2_f7
    SLICE_X87Y40.B6      net (fanout=1)        1.187   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o
    SLICE_X87Y40.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X87Y40.A6      net (fanout=2)        0.110   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X87Y40.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW1
    SLICE_X76Y74.C3      net (fanout=1)        1.702   rvex_standalone.rvex_inst/core/core/pls_inst/N1336
    SLICE_X76Y74.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X65Y77.A6      net (fanout=39)       0.607   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu2pl_resultBr
    SLICE_X65Y77.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/si[5]_dp_res<12>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001412
    SLICE_X68Y93.B3      net (fanout=2)        1.080   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001415
    SLICE_X68Y93.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031_SW0
    SLICE_X68Y93.A2      net (fanout=1)        0.478   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
    SLICE_X68Y93.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031
    SLICE_X86Y101.B6     net (fanout=1)        0.951   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>_mmx_out183
    SLICE_X86Y101.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>3
    SLICE_X86Y101.A6     net (fanout=1)        0.125   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><11>
    SLICE_X86Y101.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut33
    SLICE_X77Y161.A4     net (fanout=16)       6.109   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><11>
    SLICE_X77Y161.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op2Muxed<7>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/Mmux_comb.s[3]_dp_op131
    SLICE_X85Y158.D6     net (fanout=6)        0.629   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/comb.s[3]_dp_op1<11>
    SLICE_X85Y158.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op1<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>34
    DSP48_X4Y60.B11      net (fanout=1)        1.288   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/op1mux<3><11>
    DSP48_X4Y60.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.394 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      18.012 (Levels of Logic = 12)
  Clock Path Skew:      -0.276ns (1.651 - 1.927)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y23.BMUX    Tshcko                0.468   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed<23>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1
    SLICE_X91Y29.D5      net (fanout=8)        0.757   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed_1_1
    SLICE_X91Y29.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.D1      net (fanout=1)        1.105   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.CMUX    Topdc                 0.348   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_7
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_4
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_2_f7
    SLICE_X87Y40.B6      net (fanout=1)        1.187   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o
    SLICE_X87Y40.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X76Y74.D6      net (fanout=2)        1.661   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X76Y74.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW3
    SLICE_X76Y74.C6      net (fanout=1)        0.121   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
    SLICE_X76Y74.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X65Y77.A6      net (fanout=39)       0.607   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu2pl_resultBr
    SLICE_X65Y77.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/si[5]_dp_res<12>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001412
    SLICE_X68Y93.B3      net (fanout=2)        1.080   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001415
    SLICE_X68Y93.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031_SW0
    SLICE_X68Y93.A2      net (fanout=1)        0.478   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
    SLICE_X68Y93.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031
    SLICE_X86Y101.B6     net (fanout=1)        0.951   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>_mmx_out183
    SLICE_X86Y101.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>3
    SLICE_X86Y101.A6     net (fanout=1)        0.125   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><11>
    SLICE_X86Y101.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut33
    SLICE_X77Y161.A4     net (fanout=16)       6.109   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><11>
    SLICE_X77Y161.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op2Muxed<7>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/Mmux_comb.s[3]_dp_op131
    SLICE_X85Y158.D6     net (fanout=6)        0.629   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/comb.s[3]_dp_op1<11>
    SLICE_X85Y158.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op1<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>34
    DSP48_X4Y60.B11      net (fanout=1)        1.288   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/op1mux<3><11>
    DSP48_X4Y60.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.356 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_14 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      17.965 (Levels of Logic = 12)
  Clock Path Skew:      -0.285ns (1.651 - 1.936)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_14 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y30.CQ      Tcko                  0.381   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_14
    SLICE_X91Y29.D4      net (fanout=6)        0.767   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<14>
    SLICE_X91Y29.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.D1      net (fanout=1)        1.105   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.CMUX    Topdc                 0.348   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_7
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_4
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_2_f7
    SLICE_X87Y40.B6      net (fanout=1)        1.187   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o
    SLICE_X87Y40.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X87Y40.A6      net (fanout=2)        0.110   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X87Y40.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW1
    SLICE_X76Y74.C3      net (fanout=1)        1.702   rvex_standalone.rvex_inst/core/core/pls_inst/N1336
    SLICE_X76Y74.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X65Y77.A6      net (fanout=39)       0.607   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu2pl_resultBr
    SLICE_X65Y77.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/si[5]_dp_res<12>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001412
    SLICE_X68Y93.B3      net (fanout=2)        1.080   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001415
    SLICE_X68Y93.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031_SW0
    SLICE_X68Y93.A2      net (fanout=1)        0.478   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
    SLICE_X68Y93.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031
    SLICE_X86Y101.B6     net (fanout=1)        0.951   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>_mmx_out183
    SLICE_X86Y101.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>3
    SLICE_X86Y101.A6     net (fanout=1)        0.125   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><11>
    SLICE_X86Y101.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut33
    SLICE_X77Y161.A4     net (fanout=16)       6.109   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><11>
    SLICE_X77Y161.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op2Muxed<7>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/Mmux_comb.s[3]_dp_op131
    SLICE_X85Y158.D6     net (fanout=6)        0.629   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/comb.s[3]_dp_op1<11>
    SLICE_X85Y158.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op1<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>34
    DSP48_X4Y60.B11      net (fanout=1)        1.288   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/op1mux<3><11>
    DSP48_X4Y60.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.335 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_13 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      18.169 (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (1.762 - 1.822)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_13 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y177.BQ     Tcko                  0.337   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed<15>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_13
    SLICE_X86Y175.A2     net (fanout=4)        0.745   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed<13>
    SLICE_X86Y175.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1_SW0
    SLICE_X86Y175.B3     net (fanout=1)        0.346   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/N8
    SLICE_X86Y175.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
    SLICE_X72Y175.D5     net (fanout=17)       0.750   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
    SLICE_X72Y175.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res12511
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res125111
    SLICE_X72Y176.C6     net (fanout=4)        0.253   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res12511
    SLICE_X72Y176.C      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res22
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res221
    SLICE_X84Y150.B4     net (fanout=1)        1.633   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res22
    SLICE_X84Y150.BMUX   Tilo                  0.205   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res4131
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res225_SW0_SW0
    SLICE_X84Y150.A6     net (fanout=1)        0.252   rvex_standalone.rvex_inst/core/core/pls_inst/N3019
    SLICE_X84Y150.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res4131
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res225_SW0
    SLICE_X70Y109.B4     net (fanout=1)        2.058   rvex_standalone.rvex_inst/core/core/pls_inst/N2447
    SLICE_X70Y109.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/si[5]_dp_res<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res226
    SLICE_X71Y86.C5      net (fanout=17)       1.224   rvex_standalone.rvex_inst/core/core/pl2gpreg_writePorts<6>_data<4><13>
    SLICE_X71Y86.CMUX    Tilo                  0.352   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/pl2cxplif_brLinkWritePort[3]_linkForwardEnable<4>_mmx_out10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>5_G
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>5
    SLICE_X86Y65.C5      net (fanout=1)        1.358   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><13>
    SLICE_X86Y65.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1<13>
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut51
    SLICE_X87Y166.A6     net (fanout=16)       6.223   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><13>
    SLICE_X87Y166.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[3]_dp_op151
    SLICE_X87Y163.D6     net (fanout=6)        0.379   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/comb.s[3]_dp_op1<13>
    SLICE_X87Y163.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1<29>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>51
    DSP48_X4Y64.B13      net (fanout=1)        1.092   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/op1mux<3><13>
    DSP48_X4Y64.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.329 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_14 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      18.163 (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (1.762 - 1.822)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_14 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y177.CQ     Tcko                  0.337   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed<15>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_14
    SLICE_X86Y175.A1     net (fanout=4)        0.739   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed<14>
    SLICE_X86Y175.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1_SW0
    SLICE_X86Y175.B3     net (fanout=1)        0.346   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/N8
    SLICE_X86Y175.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
    SLICE_X72Y175.D5     net (fanout=17)       0.750   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/so[2]_cmp2Result<31>1
    SLICE_X72Y175.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res12511
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res125111
    SLICE_X72Y176.C6     net (fanout=4)        0.253   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res12511
    SLICE_X72Y176.C      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res22
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res221
    SLICE_X84Y150.B4     net (fanout=1)        1.633   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res22
    SLICE_X84Y150.BMUX   Tilo                  0.205   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res4131
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res225_SW0_SW0
    SLICE_X84Y150.A6     net (fanout=1)        0.252   rvex_standalone.rvex_inst/core/core/pls_inst/N3019
    SLICE_X84Y150.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res4131
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res225_SW0
    SLICE_X70Y109.B4     net (fanout=1)        2.058   rvex_standalone.rvex_inst/core/core/pls_inst/N2447
    SLICE_X70Y109.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/si[5]_dp_res<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res226
    SLICE_X71Y86.C5      net (fanout=17)       1.224   rvex_standalone.rvex_inst/core/core/pl2gpreg_writePorts<6>_data<4><13>
    SLICE_X71Y86.CMUX    Tilo                  0.352   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/pl2cxplif_brLinkWritePort[3]_linkForwardEnable<4>_mmx_out10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>5_G
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>5
    SLICE_X86Y65.C5      net (fanout=1)        1.358   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><13>
    SLICE_X86Y65.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1<13>
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut51
    SLICE_X87Y166.A6     net (fanout=16)       6.223   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><13>
    SLICE_X87Y166.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[3]_dp_op151
    SLICE_X87Y163.D6     net (fanout=6)        0.379   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/comb.s[3]_dp_op1<13>
    SLICE_X87Y163.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1<29>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>51
    DSP48_X4Y64.B13      net (fanout=1)        1.092   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/op1mux<3><13>
    DSP48_X4Y64.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.326 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_14 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      17.935 (Levels of Logic = 12)
  Clock Path Skew:      -0.285ns (1.651 - 1.936)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_14 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y30.CQ      Tcko                  0.381   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_14
    SLICE_X91Y29.D4      net (fanout=6)        0.767   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<14>
    SLICE_X91Y29.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.D1      net (fanout=1)        1.105   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.CMUX    Topdc                 0.348   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_7
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_4
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_2_f7
    SLICE_X87Y40.B6      net (fanout=1)        1.187   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o
    SLICE_X87Y40.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X76Y74.D6      net (fanout=2)        1.661   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X76Y74.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW3
    SLICE_X76Y74.C6      net (fanout=1)        0.121   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
    SLICE_X76Y74.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X65Y77.A6      net (fanout=39)       0.607   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu2pl_resultBr
    SLICE_X65Y77.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/si[5]_dp_res<12>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001412
    SLICE_X68Y93.B3      net (fanout=2)        1.080   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001415
    SLICE_X68Y93.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031_SW0
    SLICE_X68Y93.A2      net (fanout=1)        0.478   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
    SLICE_X68Y93.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031
    SLICE_X86Y101.B6     net (fanout=1)        0.951   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>_mmx_out183
    SLICE_X86Y101.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>3
    SLICE_X86Y101.A6     net (fanout=1)        0.125   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><11>
    SLICE_X86Y101.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut33
    SLICE_X77Y161.A4     net (fanout=16)       6.109   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><11>
    SLICE_X77Y161.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op2Muxed<7>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/Mmux_comb.s[3]_dp_op131
    SLICE_X85Y158.D6     net (fanout=6)        0.629   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/comb.s[3]_dp_op1<11>
    SLICE_X85Y158.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op1<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>34
    DSP48_X4Y60.B11      net (fanout=1)        1.288   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/op1mux<3><11>
    DSP48_X4Y60.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.315 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_15 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      17.910 (Levels of Logic = 12)
  Clock Path Skew:      -0.299ns (1.651 - 1.950)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_15 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y32.CQ      Tcko                  0.337   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<15>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_15
    SLICE_X91Y29.D1      net (fanout=7)        0.756   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<15>
    SLICE_X91Y29.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.D1      net (fanout=1)        1.105   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.CMUX    Topdc                 0.348   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_7
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_4
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_2_f7
    SLICE_X87Y40.B6      net (fanout=1)        1.187   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o
    SLICE_X87Y40.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X87Y40.A6      net (fanout=2)        0.110   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X87Y40.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW1
    SLICE_X76Y74.C3      net (fanout=1)        1.702   rvex_standalone.rvex_inst/core/core/pls_inst/N1336
    SLICE_X76Y74.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X65Y77.A6      net (fanout=39)       0.607   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu2pl_resultBr
    SLICE_X65Y77.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/si[5]_dp_res<12>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001412
    SLICE_X68Y93.B3      net (fanout=2)        1.080   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001415
    SLICE_X68Y93.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031_SW0
    SLICE_X68Y93.A2      net (fanout=1)        0.478   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
    SLICE_X68Y93.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031
    SLICE_X86Y101.B6     net (fanout=1)        0.951   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>_mmx_out183
    SLICE_X86Y101.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>3
    SLICE_X86Y101.A6     net (fanout=1)        0.125   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><11>
    SLICE_X86Y101.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut33
    SLICE_X77Y161.A4     net (fanout=16)       6.109   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><11>
    SLICE_X77Y161.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op2Muxed<7>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/Mmux_comb.s[3]_dp_op131
    SLICE_X85Y158.D6     net (fanout=6)        0.629   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/comb.s[3]_dp_op1<11>
    SLICE_X85Y158.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op1<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>34
    DSP48_X4Y60.B11      net (fanout=1)        1.288   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/op1mux<3><11>
    DSP48_X4Y60.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.285 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_15 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      17.880 (Levels of Logic = 12)
  Clock Path Skew:      -0.299ns (1.651 - 1.950)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_15 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y32.CQ      Tcko                  0.337   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<15>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed_15
    SLICE_X91Y29.D1      net (fanout=7)        0.756   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1Muxed<15>
    SLICE_X91Y29.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.D1      net (fanout=1)        1.105   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_10
    SLICE_X93Y23.CMUX    Topdc                 0.348   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_7
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_4
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o_2_f7
    SLICE_X87Y40.B6      net (fanout=1)        1.187   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op2Muxed[4]_si[2]_op1Muxed[31]_Mux_201_o
    SLICE_X87Y40.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X76Y74.D6      net (fanout=2)        1.661   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
    SLICE_X76Y74.D       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW3
    SLICE_X76Y74.C6      net (fanout=1)        0.121   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
    SLICE_X76Y74.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N1338
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X65Y77.A6      net (fanout=39)       0.607   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu2pl_resultBr
    SLICE_X65Y77.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/si[5]_dp_res<12>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001412
    SLICE_X68Y93.B3      net (fanout=2)        1.080   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/mux1001415
    SLICE_X68Y93.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031_SW0
    SLICE_X68Y93.A2      net (fanout=1)        0.478   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
    SLICE_X68Y93.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2559
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>1031
    SLICE_X86Y101.B6     net (fanout=1)        0.951   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<4>_mmx_out183
    SLICE_X86Y101.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>3
    SLICE_X86Y101.A6     net (fanout=1)        0.125   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><11>
    SLICE_X86Y101.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/N2411
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut33
    SLICE_X77Y161.A4     net (fanout=16)       6.109   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><11>
    SLICE_X77Y161.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op2Muxed<7>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/Mmux_comb.s[3]_dp_op131
    SLICE_X85Y158.D6     net (fanout=6)        0.629   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/comb.s[3]_dp_op1<11>
    SLICE_X85Y158.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/alu_inst/si[2]_op1<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>34
    DSP48_X4Y60.B11      net (fanout=1)        1.288   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/op1mux<3><11>
    DSP48_X4Y60.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[2].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.241 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed_4 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      18.064 (Levels of Logic = 15)
  Clock Path Skew:      -0.071ns (1.762 - 1.833)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed_4 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y168.CQ     Tcko                  0.337   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed_4
    SLICE_X92Y170.A5     net (fanout=8)        0.864   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<4>
    SLICE_X92Y170.COUT   Topcya                0.410   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/si[4]_tr_trap_arg<23>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_lut<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<7>
    SLICE_X92Y171.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<7>
    SLICE_X92Y171.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_4_1
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<11>
    SLICE_X92Y172.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<11>
    SLICE_X92Y172.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<15>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<15>
    SLICE_X92Y173.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<15>
    SLICE_X92Y173.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<19>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<19>
    SLICE_X92Y174.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<19>
    SLICE_X92Y174.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<23>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<23>
    SLICE_X92Y175.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<23>
    SLICE_X92Y175.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<27>
    SLICE_X92Y176.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<27>
    SLICE_X92Y176.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<31>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<31>
    SLICE_X92Y177.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<31>
    SLICE_X92Y177.AMUX   Tcina                 0.213   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[3].pl_inst/si[5]_PC<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_xor<32>
    SLICE_X87Y147.C6     net (fanout=4)        1.646   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/n0300<32>
    SLICE_X87Y147.C      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW1
    SLICE_X71Y119.A3     net (fanout=1)        1.946   rvex_standalone.rvex_inst/core/core/pls_inst/N1829
    SLICE_X71Y119.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/gpreg_inst/fwd_gen_stage[3].forwarding_gen[4].forwarding_inst/Mmux_readDataForwarded132
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X70Y109.B5     net (fanout=39)       0.794   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu2pl_resultBr
    SLICE_X70Y109.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/si[5]_dp_res<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res226
    SLICE_X71Y86.C5      net (fanout=17)       1.224   rvex_standalone.rvex_inst/core/core/pl2gpreg_writePorts<6>_data<4><13>
    SLICE_X71Y86.CMUX    Tilo                  0.352   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/pl2cxplif_brLinkWritePort[3]_linkForwardEnable<4>_mmx_out10
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>5_G
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>5
    SLICE_X86Y65.C5      net (fanout=1)        1.358   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><13>
    SLICE_X86Y65.C       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1<13>
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut51
    SLICE_X87Y166.A6     net (fanout=16)       6.223   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><13>
    SLICE_X87Y166.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[3]_dp_op151
    SLICE_X87Y163.D6     net (fanout=6)        0.379   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/comb.s[3]_dp_op1<13>
    SLICE_X87Y163.D      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1<29>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>51
    DSP48_X4Y64.B13      net (fanout=1)        1.092   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/op1mux<3><13>
    DSP48_X4Y64.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -2.239 (requirement - (data path - clock path skew + uncertainty))
  Source:               rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed_4 (FF)
  Destination:          rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4> (DSP)
  Requirement:          16.000
  Data Path Delay:      18.062 (Levels of Logic = 16)
  Clock Path Skew:      -0.071ns (1.762 - 1.833)
  Source Clock:         clk rising at 2.500ns
  Destination Clock:    clk rising at 18.500ns
  Clock Uncertainty:    0.106

  Clock Uncertainty:          0.106  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed_4 to rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y168.CQ     Tcko                  0.337   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed_4
    SLICE_X92Y170.A5     net (fanout=8)        0.864   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<4>
    SLICE_X92Y170.COUT   Topcya                0.410   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/si[4]_tr_trap_arg<23>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_lut<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<7>
    SLICE_X92Y171.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<7>
    SLICE_X92Y171.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op2Muxed_4_1
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<11>
    SLICE_X92Y172.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<11>
    SLICE_X92Y172.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<15>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<15>
    SLICE_X92Y173.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<15>
    SLICE_X92Y173.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<19>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<19>
    SLICE_X92Y174.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<19>
    SLICE_X92Y174.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<23>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<23>
    SLICE_X92Y175.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<23>
    SLICE_X92Y175.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<27>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<27>
    SLICE_X92Y176.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<27>
    SLICE_X92Y176.COUT   Tbyp                  0.078   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<31>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<31>
    SLICE_X92Y177.CIN    net (fanout=1)        0.000   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_cy<31>
    SLICE_X92Y177.AMUX   Tcina                 0.213   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[3].pl_inst/si[5]_PC<3>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Madd_n0300_Madd_xor<32>
    SLICE_X87Y147.C6     net (fanout=4)        1.646   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/n0300<32>
    SLICE_X87Y147.C      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/Mmux_so[3]_resultBr_8
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1_SW1
    SLICE_X71Y119.A3     net (fanout=1)        1.946   rvex_standalone.rvex_inst/core/core/pls_inst/N1829
    SLICE_X71Y119.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/gpreg_inst/fwd_gen_stage[3].forwarding_gen[4].forwarding_inst/Mmux_readDataForwarded132
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_ctrl_brResultMux<3>1
    SLICE_X70Y109.A3     net (fanout=39)       0.944   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu2pl_resultBr
    SLICE_X70Y109.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/si[5]_dp_res<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[4]_dp_res186
    SLICE_X71Y85.B6      net (fanout=17)       1.364   rvex_standalone.rvex_inst/core/core/pl2gpreg_writePorts<6>_data<4><12>
    SLICE_X71Y85.B       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/gpreg_inst/fwd_gen_stage[3].forwarding_gen[14].forwarding_inst/match<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<14>1151
    SLICE_X71Y85.A6      net (fanout=1)        0.110   rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/cfg2any_coupled<14>_mmx_out193
    SLICE_X71Y85.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/gpreg_inst/fwd_gen_stage[3].forwarding_gen[14].forwarding_inst/match<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/cxplif_inst/Mmux_cxplif2cxreg_brLinkWritePort<0>_linkData<4>4
    SLICE_X86Y63.A6      net (fanout=1)        1.186   rvex_standalone.rvex_inst/core/core/cxplif2cxreg_brLinkWritePort<0>_linkData<4><12>
    SLICE_X86Y63.A       Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[1].pl_inst/alu_inst/si[2]_op1<12>
                                                       rvex_standalone.rvex_inst/core/core/cxreg_gen[0].cxreg_inst/link_fwd_gen_stage[3].link_fwd/Mmux_readDataOut41
    SLICE_X87Y166.B6     net (fanout=16)       6.304   rvex_standalone.rvex_inst/core/core/cxreg2cxplif_brLinkReadPort<0>_linkData<3><12>
    SLICE_X87Y166.B      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/alu_inst/si[2]_op1Muxed<14>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/Mmux_comb.s[3]_dp_op141
    SLICE_X98Y165.A6     net (fanout=6)        0.754   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/comb.s[3]_dp_op1<12>
    SLICE_X98Y165.A      Tilo                  0.068   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/op1mux<3><12>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmux_op1mux<3>41
    DSP48_X4Y64.B12      net (fanout=1)        0.622   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/op1mux<3><12>
    DSP48_X4Y64.CLK      Tdspdck_B_BREG        0.350   rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
                                                       rvex_standalone.rvex_inst/core/core/pls_inst/pl_gen[6].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sysclk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk_p                    |      5.000ns|      2.800ns|      5.758ns|            0|          587|            0|   4237996290|
| TS_sysclk_n                   |      5.000ns|      2.800ns|      5.758ns|            0|          587|            0|   4237996290|
|  TS_sys_ctrl_block_clk_local_0|     16.000ns|     18.424ns|          N/A|          587|            0|   4237996290|            0|
| TS_sys_ctrl_block_clk_local   |     16.000ns|      3.593ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.



