v 20121123 2
C 42500 43400 1 0 0 reg4.sym
{
T 43150 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 42600 45800 42600 47800 4
N 42600 45600 42500 45600 4
N 42500 45600 42500 47600 4
N 42600 45300 42400 45300 4
N 42400 45300 42400 47400 4
N 42600 45100 42300 45100 4
N 42300 45100 42300 47200 4
N 42600 43800 42600 42300 4
N 42600 44100 42500 44100 4
N 42500 44100 42500 42400 4
N 42600 44400 42400 44400 4
N 42400 44400 42400 42500 4
N 42600 44700 42300 44700 4
N 42300 44700 42300 42600 4
N 44300 45800 44300 46800 4
N 44300 45600 44400 45600 4
N 44400 45600 44400 46700 4
N 44300 45200 44500 45200 4
N 44500 45200 44500 46600 4
N 44300 45000 44600 45000 4
N 44600 45000 44600 46500 4
N 44300 43800 44300 42900 4
N 44300 44000 44400 44000 4
N 44400 44000 44400 43000 4
N 44300 44400 44500 44400 4
N 44500 44400 44500 43100 4
N 44300 44600 44600 44600 4
N 44600 44600 44600 43200 4
N 38900 46200 52600 46200 4
N 38900 43500 55200 43500 4
N 44300 46800 55000 46800 4
N 44400 46700 55500 46700 4
N 44500 46600 55800 46600 4
N 44600 46500 56300 46500 4
N 44600 43200 54700 43200 4
N 44500 43100 55000 43100 4
N 44400 43000 55400 43000 4
N 44300 42900 55700 42900 4
C 45100 43400 1 0 0 reg4.sym
{
T 45750 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 45200 45800 45200 47700 4
N 45200 45600 45100 45600 4
N 45100 45600 45100 47600 4
N 45200 45300 45000 45300 4
N 45000 45300 45000 47300 4
N 45200 45100 44900 45100 4
N 44900 45100 44900 47200 4
N 45200 43800 45200 42300 4
N 45200 44100 45100 44100 4
N 45100 44100 45100 42400 4
N 45200 44400 45000 44400 4
N 45000 44400 45000 42500 4
N 45200 44700 44900 44700 4
N 44900 44700 44900 42600 4
N 46900 45800 46900 46800 4
N 46900 45600 47000 45600 4
N 47000 45600 47000 46700 4
N 46900 45200 47100 45200 4
N 47100 45200 47100 46600 4
N 46900 45000 47200 45000 4
N 47200 45000 47200 46500 4
N 46900 43800 46900 42900 4
N 46900 44000 47000 44000 4
N 47000 44000 47000 43000 4
N 46900 44400 47100 44400 4
N 47100 44400 47100 43100 4
N 46900 44600 47200 44600 4
N 47200 44600 47200 43200 4
C 47700 43400 1 0 0 reg4.sym
{
T 48350 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 47800 45800 47800 47800 4
N 47800 45600 47700 45600 4
N 47700 45600 47700 47500 4
N 47800 45300 47600 45300 4
N 47600 45300 47600 47400 4
N 47800 45100 47500 45100 4
N 47500 45100 47500 47100 4
N 47800 43800 47800 42300 4
N 47800 44100 47700 44100 4
N 47700 44100 47700 42400 4
N 47800 44400 47600 44400 4
N 47600 44400 47600 42500 4
N 47800 44700 47500 44700 4
N 47500 44700 47500 42600 4
N 49500 45800 49500 46800 4
N 49500 45600 49600 45600 4
N 49600 45600 49600 46700 4
N 49500 45200 49700 45200 4
N 49700 45200 49700 46600 4
N 49500 45000 49800 45000 4
N 49800 45000 49800 46500 4
N 49500 43800 49500 42900 4
N 49500 44000 49600 44000 4
N 49600 44000 49600 43000 4
N 49500 44400 49700 44400 4
N 49700 44400 49700 43100 4
N 49500 44600 49800 44600 4
N 49800 44600 49800 43200 4
C 50300 43400 1 0 0 reg4.sym
{
T 50950 45400 5 10 1 1 0 0 1
source=reg4.sch
}
N 50400 45800 50400 47700 4
N 50400 45600 50300 45600 4
N 50300 45600 50300 47500 4
N 50400 45300 50200 45300 4
N 50200 45300 50200 47300 4
N 50400 45100 50100 45100 4
N 50100 45100 50100 47100 4
N 50400 43800 50400 42300 4
N 50400 44100 50300 44100 4
N 50300 44100 50300 42400 4
N 50400 44400 50200 44400 4
N 50200 44400 50200 42500 4
N 50400 44700 50100 44700 4
N 50100 44700 50100 42600 4
N 52100 45800 52100 46800 4
N 52100 45600 52200 45600 4
N 52200 45600 52200 46700 4
N 52100 45200 52300 45200 4
N 52300 45200 52300 46600 4
N 52100 45000 52400 45000 4
N 52400 45000 52400 46500 4
N 52100 43800 52100 42900 4
N 52100 44000 52200 44000 4
N 52200 44000 52200 43000 4
N 52100 44400 52300 44400 4
N 52300 44400 52300 43100 4
N 52100 44600 52400 44600 4
N 52400 44600 52400 43200 4
N 50100 42600 39300 42600 4
N 40100 42500 50200 42500 4
N 41000 42400 50300 42400 4
N 50400 42300 41900 42300 4
N 44900 47200 42100 47200 4
N 50600 47300 45000 47300 4
N 47600 47400 42100 47400 4
N 50600 47500 47700 47500 4
N 45100 47600 42100 47600 4
N 50600 47700 45200 47700 4
N 47800 47800 42100 47800 4
N 50600 47100 47500 47100 4
C 41500 47700 1 0 0 in-1.sym
{
T 41500 48000 5 10 0 0 0 0 1
device=INPUT
T 41150 47750 5 10 1 1 0 0 1
refdes=A0#
}
C 41500 47500 1 0 0 in-1.sym
{
T 41500 47800 5 10 0 0 0 0 1
device=INPUT
T 41150 47550 5 10 1 1 0 0 1
refdes=A1#
}
C 41500 47300 1 0 0 in-1.sym
{
T 41500 47600 5 10 0 0 0 0 1
device=INPUT
T 41150 47350 5 10 1 1 0 0 1
refdes=B0#
}
C 41500 47100 1 0 0 in-1.sym
{
T 41500 47400 5 10 0 0 0 0 1
device=INPUT
T 41150 47150 5 10 1 1 0 0 1
refdes=B1#
}
C 51200 47600 1 0 1 in-1.sym
{
T 51200 47900 5 10 0 0 0 6 1
device=INPUT
T 51450 47650 5 10 1 1 0 6 1
refdes=A0
}
C 51200 47400 1 0 1 in-1.sym
{
T 51200 47700 5 10 0 0 0 6 1
device=INPUT
T 51450 47450 5 10 1 1 0 6 1
refdes=A1
}
C 51200 47200 1 0 1 in-1.sym
{
T 51200 47500 5 10 0 0 0 6 1
device=INPUT
T 51450 47250 5 10 1 1 0 6 1
refdes=B0
}
C 51200 47000 1 0 1 in-1.sym
{
T 51200 47300 5 10 0 0 0 6 1
device=INPUT
T 51450 47050 5 10 1 1 0 6 1
refdes=B1
}
C 41900 44100 1 0 1 pdtc114.sym
{
T 41800 44700 5 10 1 1 0 6 1
refdes=Q?
T 41200 44600 5 10 0 1 0 6 1
footprint=SC70
T 41800 44800 5 10 0 1 0 6 1
value=PDTC114TU
}
C 41000 44100 1 0 1 pdtc114.sym
{
T 40900 44700 5 10 1 1 0 6 1
refdes=Q?
T 40300 44600 5 10 0 1 0 6 1
footprint=SC70
T 40900 44800 5 10 0 1 0 6 1
value=PDTC114TU
}
C 40100 44100 1 0 1 pdtc114.sym
{
T 40000 44700 5 10 1 1 0 6 1
refdes=Q?
T 39400 44600 5 10 0 1 0 6 1
footprint=SC70
T 40000 44800 5 10 0 1 0 6 1
value=PDTC114TU
}
C 39300 44100 1 0 1 pdtc114.sym
{
T 39200 44700 5 10 1 1 0 6 1
refdes=Q?
T 38600 44600 5 10 0 1 0 6 1
footprint=SC70
T 39200 44800 5 10 0 1 0 6 1
value=PDTC114TU
}
N 38900 44200 38900 43500 4
C 39000 45200 1 90 0 resistor-1.sym
{
T 38600 45500 5 10 0 0 90 0 1
device=RESISTOR
T 38700 45400 5 10 1 1 90 0 1
refdes=R?
T 38900 45600 5 10 0 1 90 0 1
value=3k3
}
C 39800 45200 1 90 0 resistor-1.sym
{
T 39400 45500 5 10 0 0 90 0 1
device=RESISTOR
T 39500 45400 5 10 1 1 90 0 1
refdes=R?
T 39700 45600 5 10 0 1 90 0 1
value=3k3
}
C 41600 45200 1 90 0 resistor-1.sym
{
T 41200 45500 5 10 0 0 90 0 1
device=RESISTOR
T 41300 45400 5 10 1 1 90 0 1
refdes=R?
T 41500 45600 5 10 0 1 90 0 1
value=3k3
}
C 40700 45200 1 90 0 resistor-1.sym
{
T 40300 45500 5 10 0 0 90 0 1
device=RESISTOR
T 40400 45400 5 10 1 1 90 0 1
refdes=R?
T 40600 45600 5 10 0 1 90 0 1
value=3k3
}
N 38900 44600 38900 45200 4
N 39700 44600 39700 45200 4
N 40600 44600 40600 45200 4
N 41500 44600 41500 45200 4
N 41500 44200 41500 43500 4
N 40600 44200 40600 43500 4
N 39700 44200 39700 43500 4
N 38900 46200 38900 46100 4
N 39700 46100 39700 46200 4
N 40600 46100 40600 46200 4
N 41500 46100 41500 46200 4
N 39300 42600 39300 44400 4
N 40100 42500 40100 44400 4
N 41000 42400 41000 44400 4
N 41900 42300 41900 44400 4
C 40400 44900 1 270 0 out-1.sym
{
T 40700 44900 5 10 0 0 270 0 1
device=OUTPUT
T 40300 44800 5 10 1 1 270 0 1
refdes=QB2
}
N 40500 44900 40600 44900 4
C 39500 44900 1 270 0 out-1.sym
{
T 39800 44900 5 10 0 0 270 0 1
device=OUTPUT
T 39400 44800 5 10 1 1 270 0 1
refdes=QB1
}
N 39600 44900 39700 44900 4
C 41300 44900 1 270 0 out-1.sym
{
T 41600 44900 5 10 0 0 270 0 1
device=OUTPUT
T 41200 44800 5 10 1 1 270 0 1
refdes=QB3
}
N 41400 44900 41500 44900 4
C 38700 44900 1 270 0 out-1.sym
{
T 39000 44900 5 10 0 0 270 0 1
device=OUTPUT
T 38600 44800 5 10 1 1 270 0 1
refdes=QB0
}
N 38800 44900 38900 44900 4
