|MIPS_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => dffg_N:instPC.i_CLK
iCLK => IF_ID:instIFID.i_CLK
iCLK => ID_EX:instIDEX.i_CLK
iCLK => EX_MEM:instEXMEM.i_CLK
iCLK => MEM_WB:instMEMWB.i_CLK
iCLK => RegisterFile:instRegisterFile.i_CLK
iRST => RegisterFile:instRegisterFile.i_Reset
iRST => mux2t1_N:instRSTPC.i_S
iRST => IF_ID:instIFID.i_RST
iRST => EX_MEM:instEXMEM.i_RST
iRST => MEM_WB:instMEMWB.i_RST
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= ALU:instALU.o_Result[0]
oALUOut[1] <= ALU:instALU.o_Result[1]
oALUOut[2] <= ALU:instALU.o_Result[2]
oALUOut[3] <= ALU:instALU.o_Result[3]
oALUOut[4] <= ALU:instALU.o_Result[4]
oALUOut[5] <= ALU:instALU.o_Result[5]
oALUOut[6] <= ALU:instALU.o_Result[6]
oALUOut[7] <= ALU:instALU.o_Result[7]
oALUOut[8] <= ALU:instALU.o_Result[8]
oALUOut[9] <= ALU:instALU.o_Result[9]
oALUOut[10] <= ALU:instALU.o_Result[10]
oALUOut[11] <= ALU:instALU.o_Result[11]
oALUOut[12] <= ALU:instALU.o_Result[12]
oALUOut[13] <= ALU:instALU.o_Result[13]
oALUOut[14] <= ALU:instALU.o_Result[14]
oALUOut[15] <= ALU:instALU.o_Result[15]
oALUOut[16] <= ALU:instALU.o_Result[16]
oALUOut[17] <= ALU:instALU.o_Result[17]
oALUOut[18] <= ALU:instALU.o_Result[18]
oALUOut[19] <= ALU:instALU.o_Result[19]
oALUOut[20] <= ALU:instALU.o_Result[20]
oALUOut[21] <= ALU:instALU.o_Result[21]
oALUOut[22] <= ALU:instALU.o_Result[22]
oALUOut[23] <= ALU:instALU.o_Result[23]
oALUOut[24] <= ALU:instALU.o_Result[24]
oALUOut[25] <= ALU:instALU.o_Result[25]
oALUOut[26] <= ALU:instALU.o_Result[26]
oALUOut[27] <= ALU:instALU.o_Result[27]
oALUOut[28] <= ALU:instALU.o_Result[28]
oALUOut[29] <= ALU:instALU.o_Result[29]
oALUOut[30] <= ALU:instALU.o_Result[30]
oALUOut[31] <= ALU:instALU.o_Result[31]


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|RegisterFile:instRegisterFile
i_CLK => dffg_n:reg0.i_CLK
i_CLK => dffg_n:registerlist:1:regi.i_CLK
i_CLK => dffg_n:registerlist:2:regi.i_CLK
i_CLK => dffg_n:registerlist:3:regi.i_CLK
i_CLK => dffg_n:registerlist:4:regi.i_CLK
i_CLK => dffg_n:registerlist:5:regi.i_CLK
i_CLK => dffg_n:registerlist:6:regi.i_CLK
i_CLK => dffg_n:registerlist:7:regi.i_CLK
i_CLK => dffg_n:registerlist:8:regi.i_CLK
i_CLK => dffg_n:registerlist:9:regi.i_CLK
i_CLK => dffg_n:registerlist:10:regi.i_CLK
i_CLK => dffg_n:registerlist:11:regi.i_CLK
i_CLK => dffg_n:registerlist:12:regi.i_CLK
i_CLK => dffg_n:registerlist:13:regi.i_CLK
i_CLK => dffg_n:registerlist:14:regi.i_CLK
i_CLK => dffg_n:registerlist:15:regi.i_CLK
i_CLK => dffg_n:registerlist:16:regi.i_CLK
i_CLK => dffg_n:registerlist:17:regi.i_CLK
i_CLK => dffg_n:registerlist:18:regi.i_CLK
i_CLK => dffg_n:registerlist:19:regi.i_CLK
i_CLK => dffg_n:registerlist:20:regi.i_CLK
i_CLK => dffg_n:registerlist:21:regi.i_CLK
i_CLK => dffg_n:registerlist:22:regi.i_CLK
i_CLK => dffg_n:registerlist:23:regi.i_CLK
i_CLK => dffg_n:registerlist:24:regi.i_CLK
i_CLK => dffg_n:registerlist:25:regi.i_CLK
i_CLK => dffg_n:registerlist:26:regi.i_CLK
i_CLK => dffg_n:registerlist:27:regi.i_CLK
i_CLK => dffg_n:registerlist:28:regi.i_CLK
i_CLK => dffg_n:registerlist:29:regi.i_CLK
i_CLK => dffg_n:registerlist:30:regi.i_CLK
i_CLK => dffg_n:registerlist:31:regi.i_CLK
i_WriteAddr[0] => decoder5t32:writedecoder.i_i[0]
i_WriteAddr[1] => decoder5t32:writedecoder.i_i[1]
i_WriteAddr[2] => decoder5t32:writedecoder.i_i[2]
i_WriteAddr[3] => decoder5t32:writedecoder.i_i[3]
i_WriteAddr[4] => decoder5t32:writedecoder.i_i[4]
i_WriteData[0] => dffg_n:registerlist:1:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:2:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:3:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:4:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:5:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:6:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:7:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:8:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:9:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:10:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:11:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:12:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:13:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:14:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:15:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:16:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:17:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:18:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:19:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:20:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:21:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:22:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:23:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:24:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:25:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:26:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:27:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:28:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:29:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:30:regi.i_D[0]
i_WriteData[0] => dffg_n:registerlist:31:regi.i_D[0]
i_WriteData[1] => dffg_n:registerlist:1:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:2:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:3:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:4:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:5:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:6:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:7:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:8:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:9:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:10:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:11:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:12:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:13:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:14:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:15:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:16:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:17:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:18:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:19:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:20:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:21:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:22:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:23:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:24:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:25:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:26:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:27:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:28:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:29:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:30:regi.i_D[1]
i_WriteData[1] => dffg_n:registerlist:31:regi.i_D[1]
i_WriteData[2] => dffg_n:registerlist:1:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:2:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:3:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:4:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:5:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:6:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:7:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:8:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:9:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:10:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:11:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:12:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:13:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:14:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:15:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:16:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:17:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:18:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:19:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:20:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:21:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:22:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:23:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:24:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:25:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:26:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:27:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:28:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:29:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:30:regi.i_D[2]
i_WriteData[2] => dffg_n:registerlist:31:regi.i_D[2]
i_WriteData[3] => dffg_n:registerlist:1:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:2:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:3:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:4:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:5:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:6:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:7:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:8:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:9:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:10:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:11:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:12:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:13:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:14:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:15:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:16:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:17:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:18:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:19:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:20:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:21:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:22:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:23:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:24:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:25:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:26:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:27:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:28:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:29:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:30:regi.i_D[3]
i_WriteData[3] => dffg_n:registerlist:31:regi.i_D[3]
i_WriteData[4] => dffg_n:registerlist:1:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:2:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:3:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:4:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:5:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:6:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:7:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:8:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:9:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:10:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:11:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:12:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:13:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:14:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:15:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:16:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:17:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:18:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:19:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:20:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:21:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:22:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:23:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:24:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:25:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:26:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:27:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:28:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:29:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:30:regi.i_D[4]
i_WriteData[4] => dffg_n:registerlist:31:regi.i_D[4]
i_WriteData[5] => dffg_n:registerlist:1:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:2:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:3:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:4:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:5:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:6:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:7:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:8:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:9:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:10:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:11:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:12:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:13:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:14:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:15:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:16:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:17:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:18:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:19:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:20:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:21:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:22:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:23:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:24:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:25:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:26:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:27:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:28:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:29:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:30:regi.i_D[5]
i_WriteData[5] => dffg_n:registerlist:31:regi.i_D[5]
i_WriteData[6] => dffg_n:registerlist:1:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:2:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:3:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:4:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:5:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:6:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:7:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:8:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:9:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:10:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:11:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:12:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:13:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:14:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:15:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:16:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:17:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:18:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:19:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:20:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:21:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:22:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:23:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:24:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:25:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:26:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:27:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:28:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:29:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:30:regi.i_D[6]
i_WriteData[6] => dffg_n:registerlist:31:regi.i_D[6]
i_WriteData[7] => dffg_n:registerlist:1:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:2:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:3:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:4:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:5:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:6:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:7:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:8:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:9:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:10:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:11:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:12:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:13:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:14:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:15:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:16:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:17:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:18:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:19:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:20:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:21:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:22:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:23:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:24:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:25:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:26:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:27:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:28:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:29:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:30:regi.i_D[7]
i_WriteData[7] => dffg_n:registerlist:31:regi.i_D[7]
i_WriteData[8] => dffg_n:registerlist:1:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:2:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:3:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:4:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:5:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:6:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:7:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:8:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:9:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:10:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:11:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:12:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:13:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:14:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:15:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:16:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:17:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:18:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:19:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:20:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:21:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:22:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:23:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:24:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:25:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:26:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:27:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:28:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:29:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:30:regi.i_D[8]
i_WriteData[8] => dffg_n:registerlist:31:regi.i_D[8]
i_WriteData[9] => dffg_n:registerlist:1:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:2:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:3:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:4:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:5:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:6:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:7:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:8:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:9:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:10:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:11:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:12:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:13:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:14:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:15:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:16:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:17:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:18:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:19:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:20:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:21:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:22:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:23:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:24:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:25:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:26:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:27:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:28:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:29:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:30:regi.i_D[9]
i_WriteData[9] => dffg_n:registerlist:31:regi.i_D[9]
i_WriteData[10] => dffg_n:registerlist:1:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:2:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:3:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:4:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:5:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:6:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:7:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:8:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:9:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:10:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:11:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:12:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:13:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:14:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:15:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:16:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:17:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:18:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:19:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:20:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:21:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:22:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:23:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:24:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:25:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:26:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:27:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:28:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:29:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:30:regi.i_D[10]
i_WriteData[10] => dffg_n:registerlist:31:regi.i_D[10]
i_WriteData[11] => dffg_n:registerlist:1:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:2:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:3:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:4:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:5:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:6:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:7:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:8:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:9:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:10:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:11:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:12:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:13:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:14:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:15:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:16:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:17:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:18:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:19:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:20:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:21:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:22:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:23:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:24:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:25:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:26:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:27:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:28:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:29:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:30:regi.i_D[11]
i_WriteData[11] => dffg_n:registerlist:31:regi.i_D[11]
i_WriteData[12] => dffg_n:registerlist:1:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:2:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:3:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:4:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:5:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:6:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:7:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:8:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:9:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:10:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:11:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:12:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:13:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:14:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:15:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:16:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:17:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:18:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:19:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:20:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:21:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:22:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:23:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:24:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:25:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:26:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:27:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:28:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:29:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:30:regi.i_D[12]
i_WriteData[12] => dffg_n:registerlist:31:regi.i_D[12]
i_WriteData[13] => dffg_n:registerlist:1:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:2:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:3:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:4:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:5:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:6:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:7:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:8:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:9:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:10:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:11:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:12:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:13:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:14:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:15:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:16:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:17:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:18:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:19:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:20:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:21:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:22:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:23:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:24:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:25:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:26:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:27:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:28:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:29:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:30:regi.i_D[13]
i_WriteData[13] => dffg_n:registerlist:31:regi.i_D[13]
i_WriteData[14] => dffg_n:registerlist:1:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:2:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:3:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:4:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:5:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:6:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:7:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:8:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:9:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:10:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:11:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:12:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:13:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:14:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:15:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:16:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:17:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:18:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:19:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:20:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:21:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:22:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:23:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:24:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:25:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:26:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:27:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:28:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:29:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:30:regi.i_D[14]
i_WriteData[14] => dffg_n:registerlist:31:regi.i_D[14]
i_WriteData[15] => dffg_n:registerlist:1:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:2:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:3:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:4:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:5:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:6:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:7:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:8:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:9:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:10:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:11:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:12:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:13:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:14:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:15:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:16:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:17:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:18:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:19:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:20:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:21:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:22:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:23:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:24:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:25:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:26:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:27:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:28:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:29:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:30:regi.i_D[15]
i_WriteData[15] => dffg_n:registerlist:31:regi.i_D[15]
i_WriteData[16] => dffg_n:registerlist:1:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:2:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:3:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:4:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:5:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:6:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:7:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:8:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:9:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:10:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:11:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:12:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:13:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:14:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:15:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:16:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:17:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:18:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:19:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:20:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:21:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:22:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:23:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:24:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:25:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:26:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:27:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:28:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:29:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:30:regi.i_D[16]
i_WriteData[16] => dffg_n:registerlist:31:regi.i_D[16]
i_WriteData[17] => dffg_n:registerlist:1:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:2:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:3:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:4:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:5:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:6:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:7:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:8:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:9:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:10:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:11:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:12:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:13:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:14:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:15:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:16:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:17:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:18:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:19:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:20:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:21:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:22:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:23:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:24:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:25:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:26:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:27:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:28:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:29:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:30:regi.i_D[17]
i_WriteData[17] => dffg_n:registerlist:31:regi.i_D[17]
i_WriteData[18] => dffg_n:registerlist:1:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:2:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:3:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:4:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:5:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:6:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:7:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:8:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:9:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:10:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:11:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:12:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:13:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:14:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:15:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:16:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:17:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:18:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:19:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:20:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:21:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:22:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:23:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:24:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:25:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:26:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:27:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:28:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:29:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:30:regi.i_D[18]
i_WriteData[18] => dffg_n:registerlist:31:regi.i_D[18]
i_WriteData[19] => dffg_n:registerlist:1:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:2:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:3:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:4:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:5:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:6:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:7:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:8:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:9:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:10:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:11:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:12:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:13:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:14:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:15:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:16:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:17:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:18:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:19:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:20:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:21:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:22:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:23:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:24:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:25:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:26:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:27:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:28:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:29:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:30:regi.i_D[19]
i_WriteData[19] => dffg_n:registerlist:31:regi.i_D[19]
i_WriteData[20] => dffg_n:registerlist:1:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:2:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:3:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:4:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:5:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:6:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:7:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:8:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:9:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:10:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:11:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:12:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:13:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:14:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:15:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:16:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:17:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:18:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:19:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:20:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:21:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:22:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:23:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:24:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:25:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:26:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:27:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:28:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:29:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:30:regi.i_D[20]
i_WriteData[20] => dffg_n:registerlist:31:regi.i_D[20]
i_WriteData[21] => dffg_n:registerlist:1:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:2:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:3:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:4:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:5:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:6:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:7:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:8:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:9:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:10:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:11:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:12:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:13:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:14:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:15:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:16:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:17:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:18:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:19:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:20:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:21:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:22:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:23:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:24:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:25:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:26:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:27:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:28:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:29:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:30:regi.i_D[21]
i_WriteData[21] => dffg_n:registerlist:31:regi.i_D[21]
i_WriteData[22] => dffg_n:registerlist:1:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:2:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:3:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:4:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:5:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:6:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:7:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:8:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:9:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:10:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:11:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:12:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:13:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:14:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:15:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:16:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:17:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:18:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:19:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:20:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:21:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:22:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:23:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:24:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:25:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:26:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:27:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:28:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:29:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:30:regi.i_D[22]
i_WriteData[22] => dffg_n:registerlist:31:regi.i_D[22]
i_WriteData[23] => dffg_n:registerlist:1:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:2:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:3:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:4:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:5:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:6:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:7:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:8:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:9:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:10:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:11:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:12:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:13:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:14:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:15:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:16:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:17:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:18:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:19:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:20:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:21:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:22:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:23:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:24:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:25:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:26:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:27:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:28:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:29:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:30:regi.i_D[23]
i_WriteData[23] => dffg_n:registerlist:31:regi.i_D[23]
i_WriteData[24] => dffg_n:registerlist:1:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:2:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:3:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:4:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:5:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:6:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:7:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:8:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:9:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:10:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:11:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:12:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:13:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:14:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:15:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:16:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:17:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:18:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:19:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:20:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:21:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:22:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:23:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:24:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:25:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:26:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:27:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:28:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:29:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:30:regi.i_D[24]
i_WriteData[24] => dffg_n:registerlist:31:regi.i_D[24]
i_WriteData[25] => dffg_n:registerlist:1:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:2:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:3:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:4:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:5:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:6:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:7:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:8:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:9:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:10:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:11:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:12:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:13:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:14:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:15:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:16:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:17:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:18:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:19:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:20:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:21:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:22:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:23:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:24:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:25:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:26:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:27:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:28:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:29:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:30:regi.i_D[25]
i_WriteData[25] => dffg_n:registerlist:31:regi.i_D[25]
i_WriteData[26] => dffg_n:registerlist:1:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:2:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:3:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:4:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:5:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:6:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:7:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:8:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:9:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:10:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:11:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:12:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:13:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:14:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:15:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:16:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:17:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:18:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:19:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:20:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:21:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:22:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:23:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:24:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:25:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:26:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:27:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:28:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:29:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:30:regi.i_D[26]
i_WriteData[26] => dffg_n:registerlist:31:regi.i_D[26]
i_WriteData[27] => dffg_n:registerlist:1:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:2:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:3:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:4:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:5:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:6:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:7:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:8:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:9:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:10:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:11:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:12:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:13:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:14:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:15:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:16:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:17:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:18:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:19:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:20:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:21:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:22:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:23:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:24:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:25:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:26:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:27:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:28:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:29:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:30:regi.i_D[27]
i_WriteData[27] => dffg_n:registerlist:31:regi.i_D[27]
i_WriteData[28] => dffg_n:registerlist:1:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:2:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:3:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:4:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:5:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:6:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:7:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:8:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:9:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:10:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:11:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:12:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:13:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:14:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:15:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:16:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:17:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:18:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:19:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:20:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:21:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:22:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:23:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:24:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:25:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:26:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:27:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:28:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:29:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:30:regi.i_D[28]
i_WriteData[28] => dffg_n:registerlist:31:regi.i_D[28]
i_WriteData[29] => dffg_n:registerlist:1:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:2:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:3:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:4:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:5:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:6:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:7:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:8:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:9:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:10:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:11:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:12:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:13:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:14:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:15:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:16:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:17:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:18:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:19:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:20:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:21:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:22:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:23:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:24:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:25:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:26:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:27:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:28:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:29:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:30:regi.i_D[29]
i_WriteData[29] => dffg_n:registerlist:31:regi.i_D[29]
i_WriteData[30] => dffg_n:registerlist:1:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:2:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:3:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:4:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:5:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:6:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:7:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:8:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:9:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:10:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:11:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:12:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:13:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:14:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:15:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:16:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:17:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:18:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:19:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:20:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:21:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:22:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:23:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:24:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:25:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:26:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:27:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:28:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:29:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:30:regi.i_D[30]
i_WriteData[30] => dffg_n:registerlist:31:regi.i_D[30]
i_WriteData[31] => dffg_n:registerlist:1:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:2:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:3:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:4:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:5:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:6:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:7:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:8:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:9:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:10:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:11:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:12:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:13:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:14:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:15:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:16:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:17:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:18:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:19:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:20:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:21:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:22:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:23:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:24:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:25:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:26:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:27:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:28:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:29:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:30:regi.i_D[31]
i_WriteData[31] => dffg_n:registerlist:31:regi.i_D[31]
i_WriteEnable => s3[1].IN1
i_WriteEnable => s3[2].IN1
i_WriteEnable => s3[3].IN1
i_WriteEnable => s3[4].IN1
i_WriteEnable => s3[5].IN1
i_WriteEnable => s3[6].IN1
i_WriteEnable => s3[7].IN1
i_WriteEnable => s3[8].IN1
i_WriteEnable => s3[9].IN1
i_WriteEnable => s3[10].IN1
i_WriteEnable => s3[11].IN1
i_WriteEnable => s3[12].IN1
i_WriteEnable => s3[13].IN1
i_WriteEnable => s3[14].IN1
i_WriteEnable => s3[15].IN1
i_WriteEnable => s3[16].IN1
i_WriteEnable => s3[17].IN1
i_WriteEnable => s3[18].IN1
i_WriteEnable => s3[19].IN1
i_WriteEnable => s3[20].IN1
i_WriteEnable => s3[21].IN1
i_WriteEnable => s3[22].IN1
i_WriteEnable => s3[23].IN1
i_WriteEnable => s3[24].IN1
i_WriteEnable => s3[25].IN1
i_WriteEnable => s3[26].IN1
i_WriteEnable => s3[27].IN1
i_WriteEnable => s3[28].IN1
i_WriteEnable => s3[29].IN1
i_WriteEnable => s3[30].IN1
i_WriteEnable => s3[31].IN1
i_ReadAddr1[0] => mux32t1:read1.i_s[0]
i_ReadAddr1[1] => mux32t1:read1.i_s[1]
i_ReadAddr1[2] => mux32t1:read1.i_s[2]
i_ReadAddr1[3] => mux32t1:read1.i_s[3]
i_ReadAddr1[4] => mux32t1:read1.i_s[4]
i_ReadAddr2[0] => mux32t1:read2.i_s[0]
i_ReadAddr2[1] => mux32t1:read2.i_s[1]
i_ReadAddr2[2] => mux32t1:read2.i_s[2]
i_ReadAddr2[3] => mux32t1:read2.i_s[3]
i_ReadAddr2[4] => mux32t1:read2.i_s[4]
i_Reset => dffg_n:reg0.i_RST
i_Reset => dffg_n:registerlist:1:regi.i_RST
i_Reset => dffg_n:registerlist:2:regi.i_RST
i_Reset => dffg_n:registerlist:3:regi.i_RST
i_Reset => dffg_n:registerlist:4:regi.i_RST
i_Reset => dffg_n:registerlist:5:regi.i_RST
i_Reset => dffg_n:registerlist:6:regi.i_RST
i_Reset => dffg_n:registerlist:7:regi.i_RST
i_Reset => dffg_n:registerlist:8:regi.i_RST
i_Reset => dffg_n:registerlist:9:regi.i_RST
i_Reset => dffg_n:registerlist:10:regi.i_RST
i_Reset => dffg_n:registerlist:11:regi.i_RST
i_Reset => dffg_n:registerlist:12:regi.i_RST
i_Reset => dffg_n:registerlist:13:regi.i_RST
i_Reset => dffg_n:registerlist:14:regi.i_RST
i_Reset => dffg_n:registerlist:15:regi.i_RST
i_Reset => dffg_n:registerlist:16:regi.i_RST
i_Reset => dffg_n:registerlist:17:regi.i_RST
i_Reset => dffg_n:registerlist:18:regi.i_RST
i_Reset => dffg_n:registerlist:19:regi.i_RST
i_Reset => dffg_n:registerlist:20:regi.i_RST
i_Reset => dffg_n:registerlist:21:regi.i_RST
i_Reset => dffg_n:registerlist:22:regi.i_RST
i_Reset => dffg_n:registerlist:23:regi.i_RST
i_Reset => dffg_n:registerlist:24:regi.i_RST
i_Reset => dffg_n:registerlist:25:regi.i_RST
i_Reset => dffg_n:registerlist:26:regi.i_RST
i_Reset => dffg_n:registerlist:27:regi.i_RST
i_Reset => dffg_n:registerlist:28:regi.i_RST
i_Reset => dffg_n:registerlist:29:regi.i_RST
i_Reset => dffg_n:registerlist:30:regi.i_RST
i_Reset => dffg_n:registerlist:31:regi.i_RST
o_ReadData1[0] <= mux32t1:read1.o_o[0]
o_ReadData1[1] <= mux32t1:read1.o_o[1]
o_ReadData1[2] <= mux32t1:read1.o_o[2]
o_ReadData1[3] <= mux32t1:read1.o_o[3]
o_ReadData1[4] <= mux32t1:read1.o_o[4]
o_ReadData1[5] <= mux32t1:read1.o_o[5]
o_ReadData1[6] <= mux32t1:read1.o_o[6]
o_ReadData1[7] <= mux32t1:read1.o_o[7]
o_ReadData1[8] <= mux32t1:read1.o_o[8]
o_ReadData1[9] <= mux32t1:read1.o_o[9]
o_ReadData1[10] <= mux32t1:read1.o_o[10]
o_ReadData1[11] <= mux32t1:read1.o_o[11]
o_ReadData1[12] <= mux32t1:read1.o_o[12]
o_ReadData1[13] <= mux32t1:read1.o_o[13]
o_ReadData1[14] <= mux32t1:read1.o_o[14]
o_ReadData1[15] <= mux32t1:read1.o_o[15]
o_ReadData1[16] <= mux32t1:read1.o_o[16]
o_ReadData1[17] <= mux32t1:read1.o_o[17]
o_ReadData1[18] <= mux32t1:read1.o_o[18]
o_ReadData1[19] <= mux32t1:read1.o_o[19]
o_ReadData1[20] <= mux32t1:read1.o_o[20]
o_ReadData1[21] <= mux32t1:read1.o_o[21]
o_ReadData1[22] <= mux32t1:read1.o_o[22]
o_ReadData1[23] <= mux32t1:read1.o_o[23]
o_ReadData1[24] <= mux32t1:read1.o_o[24]
o_ReadData1[25] <= mux32t1:read1.o_o[25]
o_ReadData1[26] <= mux32t1:read1.o_o[26]
o_ReadData1[27] <= mux32t1:read1.o_o[27]
o_ReadData1[28] <= mux32t1:read1.o_o[28]
o_ReadData1[29] <= mux32t1:read1.o_o[29]
o_ReadData1[30] <= mux32t1:read1.o_o[30]
o_ReadData1[31] <= mux32t1:read1.o_o[31]
o_ReadData2[0] <= mux32t1:read2.o_o[0]
o_ReadData2[1] <= mux32t1:read2.o_o[1]
o_ReadData2[2] <= mux32t1:read2.o_o[2]
o_ReadData2[3] <= mux32t1:read2.o_o[3]
o_ReadData2[4] <= mux32t1:read2.o_o[4]
o_ReadData2[5] <= mux32t1:read2.o_o[5]
o_ReadData2[6] <= mux32t1:read2.o_o[6]
o_ReadData2[7] <= mux32t1:read2.o_o[7]
o_ReadData2[8] <= mux32t1:read2.o_o[8]
o_ReadData2[9] <= mux32t1:read2.o_o[9]
o_ReadData2[10] <= mux32t1:read2.o_o[10]
o_ReadData2[11] <= mux32t1:read2.o_o[11]
o_ReadData2[12] <= mux32t1:read2.o_o[12]
o_ReadData2[13] <= mux32t1:read2.o_o[13]
o_ReadData2[14] <= mux32t1:read2.o_o[14]
o_ReadData2[15] <= mux32t1:read2.o_o[15]
o_ReadData2[16] <= mux32t1:read2.o_o[16]
o_ReadData2[17] <= mux32t1:read2.o_o[17]
o_ReadData2[18] <= mux32t1:read2.o_o[18]
o_ReadData2[19] <= mux32t1:read2.o_o[19]
o_ReadData2[20] <= mux32t1:read2.o_o[20]
o_ReadData2[21] <= mux32t1:read2.o_o[21]
o_ReadData2[22] <= mux32t1:read2.o_o[22]
o_ReadData2[23] <= mux32t1:read2.o_o[23]
o_ReadData2[24] <= mux32t1:read2.o_o[24]
o_ReadData2[25] <= mux32t1:read2.o_o[25]
o_ReadData2[26] <= mux32t1:read2.o_o[26]
o_ReadData2[27] <= mux32t1:read2.o_o[27]
o_ReadData2[28] <= mux32t1:read2.o_o[28]
o_ReadData2[29] <= mux32t1:read2.o_o[29]
o_ReadData2[30] <= mux32t1:read2.o_o[30]
o_ReadData2[31] <= mux32t1:read2.o_o[31]


|MIPS_Processor|RegisterFile:instRegisterFile|decoder5t32:writedecoder
i_i[0] => Mux0.IN36
i_i[0] => Mux1.IN36
i_i[0] => Mux2.IN36
i_i[0] => Mux3.IN36
i_i[0] => Mux4.IN36
i_i[0] => Mux5.IN36
i_i[0] => Mux6.IN36
i_i[0] => Mux7.IN36
i_i[0] => Mux8.IN36
i_i[0] => Mux9.IN36
i_i[0] => Mux10.IN36
i_i[0] => Mux11.IN36
i_i[0] => Mux12.IN36
i_i[0] => Mux13.IN36
i_i[0] => Mux14.IN36
i_i[0] => Mux15.IN36
i_i[0] => Mux16.IN36
i_i[0] => Mux17.IN36
i_i[0] => Mux18.IN36
i_i[0] => Mux19.IN36
i_i[0] => Mux20.IN36
i_i[0] => Mux21.IN36
i_i[0] => Mux22.IN36
i_i[0] => Mux23.IN36
i_i[0] => Mux24.IN36
i_i[0] => Mux25.IN36
i_i[0] => Mux26.IN36
i_i[0] => Mux27.IN36
i_i[0] => Mux28.IN36
i_i[0] => Mux29.IN36
i_i[0] => Mux30.IN36
i_i[0] => Mux31.IN36
i_i[1] => Mux0.IN35
i_i[1] => Mux1.IN35
i_i[1] => Mux2.IN35
i_i[1] => Mux3.IN35
i_i[1] => Mux4.IN35
i_i[1] => Mux5.IN35
i_i[1] => Mux6.IN35
i_i[1] => Mux7.IN35
i_i[1] => Mux8.IN35
i_i[1] => Mux9.IN35
i_i[1] => Mux10.IN35
i_i[1] => Mux11.IN35
i_i[1] => Mux12.IN35
i_i[1] => Mux13.IN35
i_i[1] => Mux14.IN35
i_i[1] => Mux15.IN35
i_i[1] => Mux16.IN35
i_i[1] => Mux17.IN35
i_i[1] => Mux18.IN35
i_i[1] => Mux19.IN35
i_i[1] => Mux20.IN35
i_i[1] => Mux21.IN35
i_i[1] => Mux22.IN35
i_i[1] => Mux23.IN35
i_i[1] => Mux24.IN35
i_i[1] => Mux25.IN35
i_i[1] => Mux26.IN35
i_i[1] => Mux27.IN35
i_i[1] => Mux28.IN35
i_i[1] => Mux29.IN35
i_i[1] => Mux30.IN35
i_i[1] => Mux31.IN35
i_i[2] => Mux0.IN34
i_i[2] => Mux1.IN34
i_i[2] => Mux2.IN34
i_i[2] => Mux3.IN34
i_i[2] => Mux4.IN34
i_i[2] => Mux5.IN34
i_i[2] => Mux6.IN34
i_i[2] => Mux7.IN34
i_i[2] => Mux8.IN34
i_i[2] => Mux9.IN34
i_i[2] => Mux10.IN34
i_i[2] => Mux11.IN34
i_i[2] => Mux12.IN34
i_i[2] => Mux13.IN34
i_i[2] => Mux14.IN34
i_i[2] => Mux15.IN34
i_i[2] => Mux16.IN34
i_i[2] => Mux17.IN34
i_i[2] => Mux18.IN34
i_i[2] => Mux19.IN34
i_i[2] => Mux20.IN34
i_i[2] => Mux21.IN34
i_i[2] => Mux22.IN34
i_i[2] => Mux23.IN34
i_i[2] => Mux24.IN34
i_i[2] => Mux25.IN34
i_i[2] => Mux26.IN34
i_i[2] => Mux27.IN34
i_i[2] => Mux28.IN34
i_i[2] => Mux29.IN34
i_i[2] => Mux30.IN34
i_i[2] => Mux31.IN34
i_i[3] => Mux0.IN33
i_i[3] => Mux1.IN33
i_i[3] => Mux2.IN33
i_i[3] => Mux3.IN33
i_i[3] => Mux4.IN33
i_i[3] => Mux5.IN33
i_i[3] => Mux6.IN33
i_i[3] => Mux7.IN33
i_i[3] => Mux8.IN33
i_i[3] => Mux9.IN33
i_i[3] => Mux10.IN33
i_i[3] => Mux11.IN33
i_i[3] => Mux12.IN33
i_i[3] => Mux13.IN33
i_i[3] => Mux14.IN33
i_i[3] => Mux15.IN33
i_i[3] => Mux16.IN33
i_i[3] => Mux17.IN33
i_i[3] => Mux18.IN33
i_i[3] => Mux19.IN33
i_i[3] => Mux20.IN33
i_i[3] => Mux21.IN33
i_i[3] => Mux22.IN33
i_i[3] => Mux23.IN33
i_i[3] => Mux24.IN33
i_i[3] => Mux25.IN33
i_i[3] => Mux26.IN33
i_i[3] => Mux27.IN33
i_i[3] => Mux28.IN33
i_i[3] => Mux29.IN33
i_i[3] => Mux30.IN33
i_i[3] => Mux31.IN33
i_i[4] => Mux0.IN32
i_i[4] => Mux1.IN32
i_i[4] => Mux2.IN32
i_i[4] => Mux3.IN32
i_i[4] => Mux4.IN32
i_i[4] => Mux5.IN32
i_i[4] => Mux6.IN32
i_i[4] => Mux7.IN32
i_i[4] => Mux8.IN32
i_i[4] => Mux9.IN32
i_i[4] => Mux10.IN32
i_i[4] => Mux11.IN32
i_i[4] => Mux12.IN32
i_i[4] => Mux13.IN32
i_i[4] => Mux14.IN32
i_i[4] => Mux15.IN32
i_i[4] => Mux16.IN32
i_i[4] => Mux17.IN32
i_i[4] => Mux18.IN32
i_i[4] => Mux19.IN32
i_i[4] => Mux20.IN32
i_i[4] => Mux21.IN32
i_i[4] => Mux22.IN32
i_i[4] => Mux23.IN32
i_i[4] => Mux24.IN32
i_i[4] => Mux25.IN32
i_i[4] => Mux26.IN32
i_i[4] => Mux27.IN32
i_i[4] => Mux28.IN32
i_i[4] => Mux29.IN32
i_i[4] => Mux30.IN32
i_i[4] => Mux31.IN32
o_o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:reg0|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:1:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:2:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:3:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:4:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:5:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:6:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:7:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:8:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:9:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:10:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:11:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:12:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:13:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:14:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:15:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:16:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:17:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:18:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:19:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:20:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:21:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:22:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:23:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:24:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:25:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:26:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:27:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:28:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:29:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:30:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|dffg_n:\registerlist:31:regi|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|mux32t1:read1
i_I[0][0] => Mux31.IN31
i_I[0][1] => Mux30.IN31
i_I[0][2] => Mux29.IN31
i_I[0][3] => Mux28.IN31
i_I[0][4] => Mux27.IN31
i_I[0][5] => Mux26.IN31
i_I[0][6] => Mux25.IN31
i_I[0][7] => Mux24.IN31
i_I[0][8] => Mux23.IN31
i_I[0][9] => Mux22.IN31
i_I[0][10] => Mux21.IN31
i_I[0][11] => Mux20.IN31
i_I[0][12] => Mux19.IN31
i_I[0][13] => Mux18.IN31
i_I[0][14] => Mux17.IN31
i_I[0][15] => Mux16.IN31
i_I[0][16] => Mux15.IN31
i_I[0][17] => Mux14.IN31
i_I[0][18] => Mux13.IN31
i_I[0][19] => Mux12.IN31
i_I[0][20] => Mux11.IN31
i_I[0][21] => Mux10.IN31
i_I[0][22] => Mux9.IN31
i_I[0][23] => Mux8.IN31
i_I[0][24] => Mux7.IN31
i_I[0][25] => Mux6.IN31
i_I[0][26] => Mux5.IN31
i_I[0][27] => Mux4.IN31
i_I[0][28] => Mux3.IN31
i_I[0][29] => Mux2.IN31
i_I[0][30] => Mux1.IN31
i_I[0][31] => Mux0.IN31
i_I[1][0] => Mux31.IN30
i_I[1][1] => Mux30.IN30
i_I[1][2] => Mux29.IN30
i_I[1][3] => Mux28.IN30
i_I[1][4] => Mux27.IN30
i_I[1][5] => Mux26.IN30
i_I[1][6] => Mux25.IN30
i_I[1][7] => Mux24.IN30
i_I[1][8] => Mux23.IN30
i_I[1][9] => Mux22.IN30
i_I[1][10] => Mux21.IN30
i_I[1][11] => Mux20.IN30
i_I[1][12] => Mux19.IN30
i_I[1][13] => Mux18.IN30
i_I[1][14] => Mux17.IN30
i_I[1][15] => Mux16.IN30
i_I[1][16] => Mux15.IN30
i_I[1][17] => Mux14.IN30
i_I[1][18] => Mux13.IN30
i_I[1][19] => Mux12.IN30
i_I[1][20] => Mux11.IN30
i_I[1][21] => Mux10.IN30
i_I[1][22] => Mux9.IN30
i_I[1][23] => Mux8.IN30
i_I[1][24] => Mux7.IN30
i_I[1][25] => Mux6.IN30
i_I[1][26] => Mux5.IN30
i_I[1][27] => Mux4.IN30
i_I[1][28] => Mux3.IN30
i_I[1][29] => Mux2.IN30
i_I[1][30] => Mux1.IN30
i_I[1][31] => Mux0.IN30
i_I[2][0] => Mux31.IN29
i_I[2][1] => Mux30.IN29
i_I[2][2] => Mux29.IN29
i_I[2][3] => Mux28.IN29
i_I[2][4] => Mux27.IN29
i_I[2][5] => Mux26.IN29
i_I[2][6] => Mux25.IN29
i_I[2][7] => Mux24.IN29
i_I[2][8] => Mux23.IN29
i_I[2][9] => Mux22.IN29
i_I[2][10] => Mux21.IN29
i_I[2][11] => Mux20.IN29
i_I[2][12] => Mux19.IN29
i_I[2][13] => Mux18.IN29
i_I[2][14] => Mux17.IN29
i_I[2][15] => Mux16.IN29
i_I[2][16] => Mux15.IN29
i_I[2][17] => Mux14.IN29
i_I[2][18] => Mux13.IN29
i_I[2][19] => Mux12.IN29
i_I[2][20] => Mux11.IN29
i_I[2][21] => Mux10.IN29
i_I[2][22] => Mux9.IN29
i_I[2][23] => Mux8.IN29
i_I[2][24] => Mux7.IN29
i_I[2][25] => Mux6.IN29
i_I[2][26] => Mux5.IN29
i_I[2][27] => Mux4.IN29
i_I[2][28] => Mux3.IN29
i_I[2][29] => Mux2.IN29
i_I[2][30] => Mux1.IN29
i_I[2][31] => Mux0.IN29
i_I[3][0] => Mux31.IN28
i_I[3][1] => Mux30.IN28
i_I[3][2] => Mux29.IN28
i_I[3][3] => Mux28.IN28
i_I[3][4] => Mux27.IN28
i_I[3][5] => Mux26.IN28
i_I[3][6] => Mux25.IN28
i_I[3][7] => Mux24.IN28
i_I[3][8] => Mux23.IN28
i_I[3][9] => Mux22.IN28
i_I[3][10] => Mux21.IN28
i_I[3][11] => Mux20.IN28
i_I[3][12] => Mux19.IN28
i_I[3][13] => Mux18.IN28
i_I[3][14] => Mux17.IN28
i_I[3][15] => Mux16.IN28
i_I[3][16] => Mux15.IN28
i_I[3][17] => Mux14.IN28
i_I[3][18] => Mux13.IN28
i_I[3][19] => Mux12.IN28
i_I[3][20] => Mux11.IN28
i_I[3][21] => Mux10.IN28
i_I[3][22] => Mux9.IN28
i_I[3][23] => Mux8.IN28
i_I[3][24] => Mux7.IN28
i_I[3][25] => Mux6.IN28
i_I[3][26] => Mux5.IN28
i_I[3][27] => Mux4.IN28
i_I[3][28] => Mux3.IN28
i_I[3][29] => Mux2.IN28
i_I[3][30] => Mux1.IN28
i_I[3][31] => Mux0.IN28
i_I[4][0] => Mux31.IN27
i_I[4][1] => Mux30.IN27
i_I[4][2] => Mux29.IN27
i_I[4][3] => Mux28.IN27
i_I[4][4] => Mux27.IN27
i_I[4][5] => Mux26.IN27
i_I[4][6] => Mux25.IN27
i_I[4][7] => Mux24.IN27
i_I[4][8] => Mux23.IN27
i_I[4][9] => Mux22.IN27
i_I[4][10] => Mux21.IN27
i_I[4][11] => Mux20.IN27
i_I[4][12] => Mux19.IN27
i_I[4][13] => Mux18.IN27
i_I[4][14] => Mux17.IN27
i_I[4][15] => Mux16.IN27
i_I[4][16] => Mux15.IN27
i_I[4][17] => Mux14.IN27
i_I[4][18] => Mux13.IN27
i_I[4][19] => Mux12.IN27
i_I[4][20] => Mux11.IN27
i_I[4][21] => Mux10.IN27
i_I[4][22] => Mux9.IN27
i_I[4][23] => Mux8.IN27
i_I[4][24] => Mux7.IN27
i_I[4][25] => Mux6.IN27
i_I[4][26] => Mux5.IN27
i_I[4][27] => Mux4.IN27
i_I[4][28] => Mux3.IN27
i_I[4][29] => Mux2.IN27
i_I[4][30] => Mux1.IN27
i_I[4][31] => Mux0.IN27
i_I[5][0] => Mux31.IN26
i_I[5][1] => Mux30.IN26
i_I[5][2] => Mux29.IN26
i_I[5][3] => Mux28.IN26
i_I[5][4] => Mux27.IN26
i_I[5][5] => Mux26.IN26
i_I[5][6] => Mux25.IN26
i_I[5][7] => Mux24.IN26
i_I[5][8] => Mux23.IN26
i_I[5][9] => Mux22.IN26
i_I[5][10] => Mux21.IN26
i_I[5][11] => Mux20.IN26
i_I[5][12] => Mux19.IN26
i_I[5][13] => Mux18.IN26
i_I[5][14] => Mux17.IN26
i_I[5][15] => Mux16.IN26
i_I[5][16] => Mux15.IN26
i_I[5][17] => Mux14.IN26
i_I[5][18] => Mux13.IN26
i_I[5][19] => Mux12.IN26
i_I[5][20] => Mux11.IN26
i_I[5][21] => Mux10.IN26
i_I[5][22] => Mux9.IN26
i_I[5][23] => Mux8.IN26
i_I[5][24] => Mux7.IN26
i_I[5][25] => Mux6.IN26
i_I[5][26] => Mux5.IN26
i_I[5][27] => Mux4.IN26
i_I[5][28] => Mux3.IN26
i_I[5][29] => Mux2.IN26
i_I[5][30] => Mux1.IN26
i_I[5][31] => Mux0.IN26
i_I[6][0] => Mux31.IN25
i_I[6][1] => Mux30.IN25
i_I[6][2] => Mux29.IN25
i_I[6][3] => Mux28.IN25
i_I[6][4] => Mux27.IN25
i_I[6][5] => Mux26.IN25
i_I[6][6] => Mux25.IN25
i_I[6][7] => Mux24.IN25
i_I[6][8] => Mux23.IN25
i_I[6][9] => Mux22.IN25
i_I[6][10] => Mux21.IN25
i_I[6][11] => Mux20.IN25
i_I[6][12] => Mux19.IN25
i_I[6][13] => Mux18.IN25
i_I[6][14] => Mux17.IN25
i_I[6][15] => Mux16.IN25
i_I[6][16] => Mux15.IN25
i_I[6][17] => Mux14.IN25
i_I[6][18] => Mux13.IN25
i_I[6][19] => Mux12.IN25
i_I[6][20] => Mux11.IN25
i_I[6][21] => Mux10.IN25
i_I[6][22] => Mux9.IN25
i_I[6][23] => Mux8.IN25
i_I[6][24] => Mux7.IN25
i_I[6][25] => Mux6.IN25
i_I[6][26] => Mux5.IN25
i_I[6][27] => Mux4.IN25
i_I[6][28] => Mux3.IN25
i_I[6][29] => Mux2.IN25
i_I[6][30] => Mux1.IN25
i_I[6][31] => Mux0.IN25
i_I[7][0] => Mux31.IN24
i_I[7][1] => Mux30.IN24
i_I[7][2] => Mux29.IN24
i_I[7][3] => Mux28.IN24
i_I[7][4] => Mux27.IN24
i_I[7][5] => Mux26.IN24
i_I[7][6] => Mux25.IN24
i_I[7][7] => Mux24.IN24
i_I[7][8] => Mux23.IN24
i_I[7][9] => Mux22.IN24
i_I[7][10] => Mux21.IN24
i_I[7][11] => Mux20.IN24
i_I[7][12] => Mux19.IN24
i_I[7][13] => Mux18.IN24
i_I[7][14] => Mux17.IN24
i_I[7][15] => Mux16.IN24
i_I[7][16] => Mux15.IN24
i_I[7][17] => Mux14.IN24
i_I[7][18] => Mux13.IN24
i_I[7][19] => Mux12.IN24
i_I[7][20] => Mux11.IN24
i_I[7][21] => Mux10.IN24
i_I[7][22] => Mux9.IN24
i_I[7][23] => Mux8.IN24
i_I[7][24] => Mux7.IN24
i_I[7][25] => Mux6.IN24
i_I[7][26] => Mux5.IN24
i_I[7][27] => Mux4.IN24
i_I[7][28] => Mux3.IN24
i_I[7][29] => Mux2.IN24
i_I[7][30] => Mux1.IN24
i_I[7][31] => Mux0.IN24
i_I[8][0] => Mux31.IN23
i_I[8][1] => Mux30.IN23
i_I[8][2] => Mux29.IN23
i_I[8][3] => Mux28.IN23
i_I[8][4] => Mux27.IN23
i_I[8][5] => Mux26.IN23
i_I[8][6] => Mux25.IN23
i_I[8][7] => Mux24.IN23
i_I[8][8] => Mux23.IN23
i_I[8][9] => Mux22.IN23
i_I[8][10] => Mux21.IN23
i_I[8][11] => Mux20.IN23
i_I[8][12] => Mux19.IN23
i_I[8][13] => Mux18.IN23
i_I[8][14] => Mux17.IN23
i_I[8][15] => Mux16.IN23
i_I[8][16] => Mux15.IN23
i_I[8][17] => Mux14.IN23
i_I[8][18] => Mux13.IN23
i_I[8][19] => Mux12.IN23
i_I[8][20] => Mux11.IN23
i_I[8][21] => Mux10.IN23
i_I[8][22] => Mux9.IN23
i_I[8][23] => Mux8.IN23
i_I[8][24] => Mux7.IN23
i_I[8][25] => Mux6.IN23
i_I[8][26] => Mux5.IN23
i_I[8][27] => Mux4.IN23
i_I[8][28] => Mux3.IN23
i_I[8][29] => Mux2.IN23
i_I[8][30] => Mux1.IN23
i_I[8][31] => Mux0.IN23
i_I[9][0] => Mux31.IN22
i_I[9][1] => Mux30.IN22
i_I[9][2] => Mux29.IN22
i_I[9][3] => Mux28.IN22
i_I[9][4] => Mux27.IN22
i_I[9][5] => Mux26.IN22
i_I[9][6] => Mux25.IN22
i_I[9][7] => Mux24.IN22
i_I[9][8] => Mux23.IN22
i_I[9][9] => Mux22.IN22
i_I[9][10] => Mux21.IN22
i_I[9][11] => Mux20.IN22
i_I[9][12] => Mux19.IN22
i_I[9][13] => Mux18.IN22
i_I[9][14] => Mux17.IN22
i_I[9][15] => Mux16.IN22
i_I[9][16] => Mux15.IN22
i_I[9][17] => Mux14.IN22
i_I[9][18] => Mux13.IN22
i_I[9][19] => Mux12.IN22
i_I[9][20] => Mux11.IN22
i_I[9][21] => Mux10.IN22
i_I[9][22] => Mux9.IN22
i_I[9][23] => Mux8.IN22
i_I[9][24] => Mux7.IN22
i_I[9][25] => Mux6.IN22
i_I[9][26] => Mux5.IN22
i_I[9][27] => Mux4.IN22
i_I[9][28] => Mux3.IN22
i_I[9][29] => Mux2.IN22
i_I[9][30] => Mux1.IN22
i_I[9][31] => Mux0.IN22
i_I[10][0] => Mux31.IN21
i_I[10][1] => Mux30.IN21
i_I[10][2] => Mux29.IN21
i_I[10][3] => Mux28.IN21
i_I[10][4] => Mux27.IN21
i_I[10][5] => Mux26.IN21
i_I[10][6] => Mux25.IN21
i_I[10][7] => Mux24.IN21
i_I[10][8] => Mux23.IN21
i_I[10][9] => Mux22.IN21
i_I[10][10] => Mux21.IN21
i_I[10][11] => Mux20.IN21
i_I[10][12] => Mux19.IN21
i_I[10][13] => Mux18.IN21
i_I[10][14] => Mux17.IN21
i_I[10][15] => Mux16.IN21
i_I[10][16] => Mux15.IN21
i_I[10][17] => Mux14.IN21
i_I[10][18] => Mux13.IN21
i_I[10][19] => Mux12.IN21
i_I[10][20] => Mux11.IN21
i_I[10][21] => Mux10.IN21
i_I[10][22] => Mux9.IN21
i_I[10][23] => Mux8.IN21
i_I[10][24] => Mux7.IN21
i_I[10][25] => Mux6.IN21
i_I[10][26] => Mux5.IN21
i_I[10][27] => Mux4.IN21
i_I[10][28] => Mux3.IN21
i_I[10][29] => Mux2.IN21
i_I[10][30] => Mux1.IN21
i_I[10][31] => Mux0.IN21
i_I[11][0] => Mux31.IN20
i_I[11][1] => Mux30.IN20
i_I[11][2] => Mux29.IN20
i_I[11][3] => Mux28.IN20
i_I[11][4] => Mux27.IN20
i_I[11][5] => Mux26.IN20
i_I[11][6] => Mux25.IN20
i_I[11][7] => Mux24.IN20
i_I[11][8] => Mux23.IN20
i_I[11][9] => Mux22.IN20
i_I[11][10] => Mux21.IN20
i_I[11][11] => Mux20.IN20
i_I[11][12] => Mux19.IN20
i_I[11][13] => Mux18.IN20
i_I[11][14] => Mux17.IN20
i_I[11][15] => Mux16.IN20
i_I[11][16] => Mux15.IN20
i_I[11][17] => Mux14.IN20
i_I[11][18] => Mux13.IN20
i_I[11][19] => Mux12.IN20
i_I[11][20] => Mux11.IN20
i_I[11][21] => Mux10.IN20
i_I[11][22] => Mux9.IN20
i_I[11][23] => Mux8.IN20
i_I[11][24] => Mux7.IN20
i_I[11][25] => Mux6.IN20
i_I[11][26] => Mux5.IN20
i_I[11][27] => Mux4.IN20
i_I[11][28] => Mux3.IN20
i_I[11][29] => Mux2.IN20
i_I[11][30] => Mux1.IN20
i_I[11][31] => Mux0.IN20
i_I[12][0] => Mux31.IN19
i_I[12][1] => Mux30.IN19
i_I[12][2] => Mux29.IN19
i_I[12][3] => Mux28.IN19
i_I[12][4] => Mux27.IN19
i_I[12][5] => Mux26.IN19
i_I[12][6] => Mux25.IN19
i_I[12][7] => Mux24.IN19
i_I[12][8] => Mux23.IN19
i_I[12][9] => Mux22.IN19
i_I[12][10] => Mux21.IN19
i_I[12][11] => Mux20.IN19
i_I[12][12] => Mux19.IN19
i_I[12][13] => Mux18.IN19
i_I[12][14] => Mux17.IN19
i_I[12][15] => Mux16.IN19
i_I[12][16] => Mux15.IN19
i_I[12][17] => Mux14.IN19
i_I[12][18] => Mux13.IN19
i_I[12][19] => Mux12.IN19
i_I[12][20] => Mux11.IN19
i_I[12][21] => Mux10.IN19
i_I[12][22] => Mux9.IN19
i_I[12][23] => Mux8.IN19
i_I[12][24] => Mux7.IN19
i_I[12][25] => Mux6.IN19
i_I[12][26] => Mux5.IN19
i_I[12][27] => Mux4.IN19
i_I[12][28] => Mux3.IN19
i_I[12][29] => Mux2.IN19
i_I[12][30] => Mux1.IN19
i_I[12][31] => Mux0.IN19
i_I[13][0] => Mux31.IN18
i_I[13][1] => Mux30.IN18
i_I[13][2] => Mux29.IN18
i_I[13][3] => Mux28.IN18
i_I[13][4] => Mux27.IN18
i_I[13][5] => Mux26.IN18
i_I[13][6] => Mux25.IN18
i_I[13][7] => Mux24.IN18
i_I[13][8] => Mux23.IN18
i_I[13][9] => Mux22.IN18
i_I[13][10] => Mux21.IN18
i_I[13][11] => Mux20.IN18
i_I[13][12] => Mux19.IN18
i_I[13][13] => Mux18.IN18
i_I[13][14] => Mux17.IN18
i_I[13][15] => Mux16.IN18
i_I[13][16] => Mux15.IN18
i_I[13][17] => Mux14.IN18
i_I[13][18] => Mux13.IN18
i_I[13][19] => Mux12.IN18
i_I[13][20] => Mux11.IN18
i_I[13][21] => Mux10.IN18
i_I[13][22] => Mux9.IN18
i_I[13][23] => Mux8.IN18
i_I[13][24] => Mux7.IN18
i_I[13][25] => Mux6.IN18
i_I[13][26] => Mux5.IN18
i_I[13][27] => Mux4.IN18
i_I[13][28] => Mux3.IN18
i_I[13][29] => Mux2.IN18
i_I[13][30] => Mux1.IN18
i_I[13][31] => Mux0.IN18
i_I[14][0] => Mux31.IN17
i_I[14][1] => Mux30.IN17
i_I[14][2] => Mux29.IN17
i_I[14][3] => Mux28.IN17
i_I[14][4] => Mux27.IN17
i_I[14][5] => Mux26.IN17
i_I[14][6] => Mux25.IN17
i_I[14][7] => Mux24.IN17
i_I[14][8] => Mux23.IN17
i_I[14][9] => Mux22.IN17
i_I[14][10] => Mux21.IN17
i_I[14][11] => Mux20.IN17
i_I[14][12] => Mux19.IN17
i_I[14][13] => Mux18.IN17
i_I[14][14] => Mux17.IN17
i_I[14][15] => Mux16.IN17
i_I[14][16] => Mux15.IN17
i_I[14][17] => Mux14.IN17
i_I[14][18] => Mux13.IN17
i_I[14][19] => Mux12.IN17
i_I[14][20] => Mux11.IN17
i_I[14][21] => Mux10.IN17
i_I[14][22] => Mux9.IN17
i_I[14][23] => Mux8.IN17
i_I[14][24] => Mux7.IN17
i_I[14][25] => Mux6.IN17
i_I[14][26] => Mux5.IN17
i_I[14][27] => Mux4.IN17
i_I[14][28] => Mux3.IN17
i_I[14][29] => Mux2.IN17
i_I[14][30] => Mux1.IN17
i_I[14][31] => Mux0.IN17
i_I[15][0] => Mux31.IN16
i_I[15][1] => Mux30.IN16
i_I[15][2] => Mux29.IN16
i_I[15][3] => Mux28.IN16
i_I[15][4] => Mux27.IN16
i_I[15][5] => Mux26.IN16
i_I[15][6] => Mux25.IN16
i_I[15][7] => Mux24.IN16
i_I[15][8] => Mux23.IN16
i_I[15][9] => Mux22.IN16
i_I[15][10] => Mux21.IN16
i_I[15][11] => Mux20.IN16
i_I[15][12] => Mux19.IN16
i_I[15][13] => Mux18.IN16
i_I[15][14] => Mux17.IN16
i_I[15][15] => Mux16.IN16
i_I[15][16] => Mux15.IN16
i_I[15][17] => Mux14.IN16
i_I[15][18] => Mux13.IN16
i_I[15][19] => Mux12.IN16
i_I[15][20] => Mux11.IN16
i_I[15][21] => Mux10.IN16
i_I[15][22] => Mux9.IN16
i_I[15][23] => Mux8.IN16
i_I[15][24] => Mux7.IN16
i_I[15][25] => Mux6.IN16
i_I[15][26] => Mux5.IN16
i_I[15][27] => Mux4.IN16
i_I[15][28] => Mux3.IN16
i_I[15][29] => Mux2.IN16
i_I[15][30] => Mux1.IN16
i_I[15][31] => Mux0.IN16
i_I[16][0] => Mux31.IN15
i_I[16][1] => Mux30.IN15
i_I[16][2] => Mux29.IN15
i_I[16][3] => Mux28.IN15
i_I[16][4] => Mux27.IN15
i_I[16][5] => Mux26.IN15
i_I[16][6] => Mux25.IN15
i_I[16][7] => Mux24.IN15
i_I[16][8] => Mux23.IN15
i_I[16][9] => Mux22.IN15
i_I[16][10] => Mux21.IN15
i_I[16][11] => Mux20.IN15
i_I[16][12] => Mux19.IN15
i_I[16][13] => Mux18.IN15
i_I[16][14] => Mux17.IN15
i_I[16][15] => Mux16.IN15
i_I[16][16] => Mux15.IN15
i_I[16][17] => Mux14.IN15
i_I[16][18] => Mux13.IN15
i_I[16][19] => Mux12.IN15
i_I[16][20] => Mux11.IN15
i_I[16][21] => Mux10.IN15
i_I[16][22] => Mux9.IN15
i_I[16][23] => Mux8.IN15
i_I[16][24] => Mux7.IN15
i_I[16][25] => Mux6.IN15
i_I[16][26] => Mux5.IN15
i_I[16][27] => Mux4.IN15
i_I[16][28] => Mux3.IN15
i_I[16][29] => Mux2.IN15
i_I[16][30] => Mux1.IN15
i_I[16][31] => Mux0.IN15
i_I[17][0] => Mux31.IN14
i_I[17][1] => Mux30.IN14
i_I[17][2] => Mux29.IN14
i_I[17][3] => Mux28.IN14
i_I[17][4] => Mux27.IN14
i_I[17][5] => Mux26.IN14
i_I[17][6] => Mux25.IN14
i_I[17][7] => Mux24.IN14
i_I[17][8] => Mux23.IN14
i_I[17][9] => Mux22.IN14
i_I[17][10] => Mux21.IN14
i_I[17][11] => Mux20.IN14
i_I[17][12] => Mux19.IN14
i_I[17][13] => Mux18.IN14
i_I[17][14] => Mux17.IN14
i_I[17][15] => Mux16.IN14
i_I[17][16] => Mux15.IN14
i_I[17][17] => Mux14.IN14
i_I[17][18] => Mux13.IN14
i_I[17][19] => Mux12.IN14
i_I[17][20] => Mux11.IN14
i_I[17][21] => Mux10.IN14
i_I[17][22] => Mux9.IN14
i_I[17][23] => Mux8.IN14
i_I[17][24] => Mux7.IN14
i_I[17][25] => Mux6.IN14
i_I[17][26] => Mux5.IN14
i_I[17][27] => Mux4.IN14
i_I[17][28] => Mux3.IN14
i_I[17][29] => Mux2.IN14
i_I[17][30] => Mux1.IN14
i_I[17][31] => Mux0.IN14
i_I[18][0] => Mux31.IN13
i_I[18][1] => Mux30.IN13
i_I[18][2] => Mux29.IN13
i_I[18][3] => Mux28.IN13
i_I[18][4] => Mux27.IN13
i_I[18][5] => Mux26.IN13
i_I[18][6] => Mux25.IN13
i_I[18][7] => Mux24.IN13
i_I[18][8] => Mux23.IN13
i_I[18][9] => Mux22.IN13
i_I[18][10] => Mux21.IN13
i_I[18][11] => Mux20.IN13
i_I[18][12] => Mux19.IN13
i_I[18][13] => Mux18.IN13
i_I[18][14] => Mux17.IN13
i_I[18][15] => Mux16.IN13
i_I[18][16] => Mux15.IN13
i_I[18][17] => Mux14.IN13
i_I[18][18] => Mux13.IN13
i_I[18][19] => Mux12.IN13
i_I[18][20] => Mux11.IN13
i_I[18][21] => Mux10.IN13
i_I[18][22] => Mux9.IN13
i_I[18][23] => Mux8.IN13
i_I[18][24] => Mux7.IN13
i_I[18][25] => Mux6.IN13
i_I[18][26] => Mux5.IN13
i_I[18][27] => Mux4.IN13
i_I[18][28] => Mux3.IN13
i_I[18][29] => Mux2.IN13
i_I[18][30] => Mux1.IN13
i_I[18][31] => Mux0.IN13
i_I[19][0] => Mux31.IN12
i_I[19][1] => Mux30.IN12
i_I[19][2] => Mux29.IN12
i_I[19][3] => Mux28.IN12
i_I[19][4] => Mux27.IN12
i_I[19][5] => Mux26.IN12
i_I[19][6] => Mux25.IN12
i_I[19][7] => Mux24.IN12
i_I[19][8] => Mux23.IN12
i_I[19][9] => Mux22.IN12
i_I[19][10] => Mux21.IN12
i_I[19][11] => Mux20.IN12
i_I[19][12] => Mux19.IN12
i_I[19][13] => Mux18.IN12
i_I[19][14] => Mux17.IN12
i_I[19][15] => Mux16.IN12
i_I[19][16] => Mux15.IN12
i_I[19][17] => Mux14.IN12
i_I[19][18] => Mux13.IN12
i_I[19][19] => Mux12.IN12
i_I[19][20] => Mux11.IN12
i_I[19][21] => Mux10.IN12
i_I[19][22] => Mux9.IN12
i_I[19][23] => Mux8.IN12
i_I[19][24] => Mux7.IN12
i_I[19][25] => Mux6.IN12
i_I[19][26] => Mux5.IN12
i_I[19][27] => Mux4.IN12
i_I[19][28] => Mux3.IN12
i_I[19][29] => Mux2.IN12
i_I[19][30] => Mux1.IN12
i_I[19][31] => Mux0.IN12
i_I[20][0] => Mux31.IN11
i_I[20][1] => Mux30.IN11
i_I[20][2] => Mux29.IN11
i_I[20][3] => Mux28.IN11
i_I[20][4] => Mux27.IN11
i_I[20][5] => Mux26.IN11
i_I[20][6] => Mux25.IN11
i_I[20][7] => Mux24.IN11
i_I[20][8] => Mux23.IN11
i_I[20][9] => Mux22.IN11
i_I[20][10] => Mux21.IN11
i_I[20][11] => Mux20.IN11
i_I[20][12] => Mux19.IN11
i_I[20][13] => Mux18.IN11
i_I[20][14] => Mux17.IN11
i_I[20][15] => Mux16.IN11
i_I[20][16] => Mux15.IN11
i_I[20][17] => Mux14.IN11
i_I[20][18] => Mux13.IN11
i_I[20][19] => Mux12.IN11
i_I[20][20] => Mux11.IN11
i_I[20][21] => Mux10.IN11
i_I[20][22] => Mux9.IN11
i_I[20][23] => Mux8.IN11
i_I[20][24] => Mux7.IN11
i_I[20][25] => Mux6.IN11
i_I[20][26] => Mux5.IN11
i_I[20][27] => Mux4.IN11
i_I[20][28] => Mux3.IN11
i_I[20][29] => Mux2.IN11
i_I[20][30] => Mux1.IN11
i_I[20][31] => Mux0.IN11
i_I[21][0] => Mux31.IN10
i_I[21][1] => Mux30.IN10
i_I[21][2] => Mux29.IN10
i_I[21][3] => Mux28.IN10
i_I[21][4] => Mux27.IN10
i_I[21][5] => Mux26.IN10
i_I[21][6] => Mux25.IN10
i_I[21][7] => Mux24.IN10
i_I[21][8] => Mux23.IN10
i_I[21][9] => Mux22.IN10
i_I[21][10] => Mux21.IN10
i_I[21][11] => Mux20.IN10
i_I[21][12] => Mux19.IN10
i_I[21][13] => Mux18.IN10
i_I[21][14] => Mux17.IN10
i_I[21][15] => Mux16.IN10
i_I[21][16] => Mux15.IN10
i_I[21][17] => Mux14.IN10
i_I[21][18] => Mux13.IN10
i_I[21][19] => Mux12.IN10
i_I[21][20] => Mux11.IN10
i_I[21][21] => Mux10.IN10
i_I[21][22] => Mux9.IN10
i_I[21][23] => Mux8.IN10
i_I[21][24] => Mux7.IN10
i_I[21][25] => Mux6.IN10
i_I[21][26] => Mux5.IN10
i_I[21][27] => Mux4.IN10
i_I[21][28] => Mux3.IN10
i_I[21][29] => Mux2.IN10
i_I[21][30] => Mux1.IN10
i_I[21][31] => Mux0.IN10
i_I[22][0] => Mux31.IN9
i_I[22][1] => Mux30.IN9
i_I[22][2] => Mux29.IN9
i_I[22][3] => Mux28.IN9
i_I[22][4] => Mux27.IN9
i_I[22][5] => Mux26.IN9
i_I[22][6] => Mux25.IN9
i_I[22][7] => Mux24.IN9
i_I[22][8] => Mux23.IN9
i_I[22][9] => Mux22.IN9
i_I[22][10] => Mux21.IN9
i_I[22][11] => Mux20.IN9
i_I[22][12] => Mux19.IN9
i_I[22][13] => Mux18.IN9
i_I[22][14] => Mux17.IN9
i_I[22][15] => Mux16.IN9
i_I[22][16] => Mux15.IN9
i_I[22][17] => Mux14.IN9
i_I[22][18] => Mux13.IN9
i_I[22][19] => Mux12.IN9
i_I[22][20] => Mux11.IN9
i_I[22][21] => Mux10.IN9
i_I[22][22] => Mux9.IN9
i_I[22][23] => Mux8.IN9
i_I[22][24] => Mux7.IN9
i_I[22][25] => Mux6.IN9
i_I[22][26] => Mux5.IN9
i_I[22][27] => Mux4.IN9
i_I[22][28] => Mux3.IN9
i_I[22][29] => Mux2.IN9
i_I[22][30] => Mux1.IN9
i_I[22][31] => Mux0.IN9
i_I[23][0] => Mux31.IN8
i_I[23][1] => Mux30.IN8
i_I[23][2] => Mux29.IN8
i_I[23][3] => Mux28.IN8
i_I[23][4] => Mux27.IN8
i_I[23][5] => Mux26.IN8
i_I[23][6] => Mux25.IN8
i_I[23][7] => Mux24.IN8
i_I[23][8] => Mux23.IN8
i_I[23][9] => Mux22.IN8
i_I[23][10] => Mux21.IN8
i_I[23][11] => Mux20.IN8
i_I[23][12] => Mux19.IN8
i_I[23][13] => Mux18.IN8
i_I[23][14] => Mux17.IN8
i_I[23][15] => Mux16.IN8
i_I[23][16] => Mux15.IN8
i_I[23][17] => Mux14.IN8
i_I[23][18] => Mux13.IN8
i_I[23][19] => Mux12.IN8
i_I[23][20] => Mux11.IN8
i_I[23][21] => Mux10.IN8
i_I[23][22] => Mux9.IN8
i_I[23][23] => Mux8.IN8
i_I[23][24] => Mux7.IN8
i_I[23][25] => Mux6.IN8
i_I[23][26] => Mux5.IN8
i_I[23][27] => Mux4.IN8
i_I[23][28] => Mux3.IN8
i_I[23][29] => Mux2.IN8
i_I[23][30] => Mux1.IN8
i_I[23][31] => Mux0.IN8
i_I[24][0] => Mux31.IN7
i_I[24][1] => Mux30.IN7
i_I[24][2] => Mux29.IN7
i_I[24][3] => Mux28.IN7
i_I[24][4] => Mux27.IN7
i_I[24][5] => Mux26.IN7
i_I[24][6] => Mux25.IN7
i_I[24][7] => Mux24.IN7
i_I[24][8] => Mux23.IN7
i_I[24][9] => Mux22.IN7
i_I[24][10] => Mux21.IN7
i_I[24][11] => Mux20.IN7
i_I[24][12] => Mux19.IN7
i_I[24][13] => Mux18.IN7
i_I[24][14] => Mux17.IN7
i_I[24][15] => Mux16.IN7
i_I[24][16] => Mux15.IN7
i_I[24][17] => Mux14.IN7
i_I[24][18] => Mux13.IN7
i_I[24][19] => Mux12.IN7
i_I[24][20] => Mux11.IN7
i_I[24][21] => Mux10.IN7
i_I[24][22] => Mux9.IN7
i_I[24][23] => Mux8.IN7
i_I[24][24] => Mux7.IN7
i_I[24][25] => Mux6.IN7
i_I[24][26] => Mux5.IN7
i_I[24][27] => Mux4.IN7
i_I[24][28] => Mux3.IN7
i_I[24][29] => Mux2.IN7
i_I[24][30] => Mux1.IN7
i_I[24][31] => Mux0.IN7
i_I[25][0] => Mux31.IN6
i_I[25][1] => Mux30.IN6
i_I[25][2] => Mux29.IN6
i_I[25][3] => Mux28.IN6
i_I[25][4] => Mux27.IN6
i_I[25][5] => Mux26.IN6
i_I[25][6] => Mux25.IN6
i_I[25][7] => Mux24.IN6
i_I[25][8] => Mux23.IN6
i_I[25][9] => Mux22.IN6
i_I[25][10] => Mux21.IN6
i_I[25][11] => Mux20.IN6
i_I[25][12] => Mux19.IN6
i_I[25][13] => Mux18.IN6
i_I[25][14] => Mux17.IN6
i_I[25][15] => Mux16.IN6
i_I[25][16] => Mux15.IN6
i_I[25][17] => Mux14.IN6
i_I[25][18] => Mux13.IN6
i_I[25][19] => Mux12.IN6
i_I[25][20] => Mux11.IN6
i_I[25][21] => Mux10.IN6
i_I[25][22] => Mux9.IN6
i_I[25][23] => Mux8.IN6
i_I[25][24] => Mux7.IN6
i_I[25][25] => Mux6.IN6
i_I[25][26] => Mux5.IN6
i_I[25][27] => Mux4.IN6
i_I[25][28] => Mux3.IN6
i_I[25][29] => Mux2.IN6
i_I[25][30] => Mux1.IN6
i_I[25][31] => Mux0.IN6
i_I[26][0] => Mux31.IN5
i_I[26][1] => Mux30.IN5
i_I[26][2] => Mux29.IN5
i_I[26][3] => Mux28.IN5
i_I[26][4] => Mux27.IN5
i_I[26][5] => Mux26.IN5
i_I[26][6] => Mux25.IN5
i_I[26][7] => Mux24.IN5
i_I[26][8] => Mux23.IN5
i_I[26][9] => Mux22.IN5
i_I[26][10] => Mux21.IN5
i_I[26][11] => Mux20.IN5
i_I[26][12] => Mux19.IN5
i_I[26][13] => Mux18.IN5
i_I[26][14] => Mux17.IN5
i_I[26][15] => Mux16.IN5
i_I[26][16] => Mux15.IN5
i_I[26][17] => Mux14.IN5
i_I[26][18] => Mux13.IN5
i_I[26][19] => Mux12.IN5
i_I[26][20] => Mux11.IN5
i_I[26][21] => Mux10.IN5
i_I[26][22] => Mux9.IN5
i_I[26][23] => Mux8.IN5
i_I[26][24] => Mux7.IN5
i_I[26][25] => Mux6.IN5
i_I[26][26] => Mux5.IN5
i_I[26][27] => Mux4.IN5
i_I[26][28] => Mux3.IN5
i_I[26][29] => Mux2.IN5
i_I[26][30] => Mux1.IN5
i_I[26][31] => Mux0.IN5
i_I[27][0] => Mux31.IN4
i_I[27][1] => Mux30.IN4
i_I[27][2] => Mux29.IN4
i_I[27][3] => Mux28.IN4
i_I[27][4] => Mux27.IN4
i_I[27][5] => Mux26.IN4
i_I[27][6] => Mux25.IN4
i_I[27][7] => Mux24.IN4
i_I[27][8] => Mux23.IN4
i_I[27][9] => Mux22.IN4
i_I[27][10] => Mux21.IN4
i_I[27][11] => Mux20.IN4
i_I[27][12] => Mux19.IN4
i_I[27][13] => Mux18.IN4
i_I[27][14] => Mux17.IN4
i_I[27][15] => Mux16.IN4
i_I[27][16] => Mux15.IN4
i_I[27][17] => Mux14.IN4
i_I[27][18] => Mux13.IN4
i_I[27][19] => Mux12.IN4
i_I[27][20] => Mux11.IN4
i_I[27][21] => Mux10.IN4
i_I[27][22] => Mux9.IN4
i_I[27][23] => Mux8.IN4
i_I[27][24] => Mux7.IN4
i_I[27][25] => Mux6.IN4
i_I[27][26] => Mux5.IN4
i_I[27][27] => Mux4.IN4
i_I[27][28] => Mux3.IN4
i_I[27][29] => Mux2.IN4
i_I[27][30] => Mux1.IN4
i_I[27][31] => Mux0.IN4
i_I[28][0] => Mux31.IN3
i_I[28][1] => Mux30.IN3
i_I[28][2] => Mux29.IN3
i_I[28][3] => Mux28.IN3
i_I[28][4] => Mux27.IN3
i_I[28][5] => Mux26.IN3
i_I[28][6] => Mux25.IN3
i_I[28][7] => Mux24.IN3
i_I[28][8] => Mux23.IN3
i_I[28][9] => Mux22.IN3
i_I[28][10] => Mux21.IN3
i_I[28][11] => Mux20.IN3
i_I[28][12] => Mux19.IN3
i_I[28][13] => Mux18.IN3
i_I[28][14] => Mux17.IN3
i_I[28][15] => Mux16.IN3
i_I[28][16] => Mux15.IN3
i_I[28][17] => Mux14.IN3
i_I[28][18] => Mux13.IN3
i_I[28][19] => Mux12.IN3
i_I[28][20] => Mux11.IN3
i_I[28][21] => Mux10.IN3
i_I[28][22] => Mux9.IN3
i_I[28][23] => Mux8.IN3
i_I[28][24] => Mux7.IN3
i_I[28][25] => Mux6.IN3
i_I[28][26] => Mux5.IN3
i_I[28][27] => Mux4.IN3
i_I[28][28] => Mux3.IN3
i_I[28][29] => Mux2.IN3
i_I[28][30] => Mux1.IN3
i_I[28][31] => Mux0.IN3
i_I[29][0] => Mux31.IN2
i_I[29][1] => Mux30.IN2
i_I[29][2] => Mux29.IN2
i_I[29][3] => Mux28.IN2
i_I[29][4] => Mux27.IN2
i_I[29][5] => Mux26.IN2
i_I[29][6] => Mux25.IN2
i_I[29][7] => Mux24.IN2
i_I[29][8] => Mux23.IN2
i_I[29][9] => Mux22.IN2
i_I[29][10] => Mux21.IN2
i_I[29][11] => Mux20.IN2
i_I[29][12] => Mux19.IN2
i_I[29][13] => Mux18.IN2
i_I[29][14] => Mux17.IN2
i_I[29][15] => Mux16.IN2
i_I[29][16] => Mux15.IN2
i_I[29][17] => Mux14.IN2
i_I[29][18] => Mux13.IN2
i_I[29][19] => Mux12.IN2
i_I[29][20] => Mux11.IN2
i_I[29][21] => Mux10.IN2
i_I[29][22] => Mux9.IN2
i_I[29][23] => Mux8.IN2
i_I[29][24] => Mux7.IN2
i_I[29][25] => Mux6.IN2
i_I[29][26] => Mux5.IN2
i_I[29][27] => Mux4.IN2
i_I[29][28] => Mux3.IN2
i_I[29][29] => Mux2.IN2
i_I[29][30] => Mux1.IN2
i_I[29][31] => Mux0.IN2
i_I[30][0] => Mux31.IN1
i_I[30][1] => Mux30.IN1
i_I[30][2] => Mux29.IN1
i_I[30][3] => Mux28.IN1
i_I[30][4] => Mux27.IN1
i_I[30][5] => Mux26.IN1
i_I[30][6] => Mux25.IN1
i_I[30][7] => Mux24.IN1
i_I[30][8] => Mux23.IN1
i_I[30][9] => Mux22.IN1
i_I[30][10] => Mux21.IN1
i_I[30][11] => Mux20.IN1
i_I[30][12] => Mux19.IN1
i_I[30][13] => Mux18.IN1
i_I[30][14] => Mux17.IN1
i_I[30][15] => Mux16.IN1
i_I[30][16] => Mux15.IN1
i_I[30][17] => Mux14.IN1
i_I[30][18] => Mux13.IN1
i_I[30][19] => Mux12.IN1
i_I[30][20] => Mux11.IN1
i_I[30][21] => Mux10.IN1
i_I[30][22] => Mux9.IN1
i_I[30][23] => Mux8.IN1
i_I[30][24] => Mux7.IN1
i_I[30][25] => Mux6.IN1
i_I[30][26] => Mux5.IN1
i_I[30][27] => Mux4.IN1
i_I[30][28] => Mux3.IN1
i_I[30][29] => Mux2.IN1
i_I[30][30] => Mux1.IN1
i_I[30][31] => Mux0.IN1
i_I[31][0] => Mux31.IN0
i_I[31][1] => Mux30.IN0
i_I[31][2] => Mux29.IN0
i_I[31][3] => Mux28.IN0
i_I[31][4] => Mux27.IN0
i_I[31][5] => Mux26.IN0
i_I[31][6] => Mux25.IN0
i_I[31][7] => Mux24.IN0
i_I[31][8] => Mux23.IN0
i_I[31][9] => Mux22.IN0
i_I[31][10] => Mux21.IN0
i_I[31][11] => Mux20.IN0
i_I[31][12] => Mux19.IN0
i_I[31][13] => Mux18.IN0
i_I[31][14] => Mux17.IN0
i_I[31][15] => Mux16.IN0
i_I[31][16] => Mux15.IN0
i_I[31][17] => Mux14.IN0
i_I[31][18] => Mux13.IN0
i_I[31][19] => Mux12.IN0
i_I[31][20] => Mux11.IN0
i_I[31][21] => Mux10.IN0
i_I[31][22] => Mux9.IN0
i_I[31][23] => Mux8.IN0
i_I[31][24] => Mux7.IN0
i_I[31][25] => Mux6.IN0
i_I[31][26] => Mux5.IN0
i_I[31][27] => Mux4.IN0
i_I[31][28] => Mux3.IN0
i_I[31][29] => Mux2.IN0
i_I[31][30] => Mux1.IN0
i_I[31][31] => Mux0.IN0
i_S[0] => Mux0.IN36
i_S[0] => Mux1.IN36
i_S[0] => Mux2.IN36
i_S[0] => Mux3.IN36
i_S[0] => Mux4.IN36
i_S[0] => Mux5.IN36
i_S[0] => Mux6.IN36
i_S[0] => Mux7.IN36
i_S[0] => Mux8.IN36
i_S[0] => Mux9.IN36
i_S[0] => Mux10.IN36
i_S[0] => Mux11.IN36
i_S[0] => Mux12.IN36
i_S[0] => Mux13.IN36
i_S[0] => Mux14.IN36
i_S[0] => Mux15.IN36
i_S[0] => Mux16.IN36
i_S[0] => Mux17.IN36
i_S[0] => Mux18.IN36
i_S[0] => Mux19.IN36
i_S[0] => Mux20.IN36
i_S[0] => Mux21.IN36
i_S[0] => Mux22.IN36
i_S[0] => Mux23.IN36
i_S[0] => Mux24.IN36
i_S[0] => Mux25.IN36
i_S[0] => Mux26.IN36
i_S[0] => Mux27.IN36
i_S[0] => Mux28.IN36
i_S[0] => Mux29.IN36
i_S[0] => Mux30.IN36
i_S[0] => Mux31.IN36
i_S[1] => Mux0.IN35
i_S[1] => Mux1.IN35
i_S[1] => Mux2.IN35
i_S[1] => Mux3.IN35
i_S[1] => Mux4.IN35
i_S[1] => Mux5.IN35
i_S[1] => Mux6.IN35
i_S[1] => Mux7.IN35
i_S[1] => Mux8.IN35
i_S[1] => Mux9.IN35
i_S[1] => Mux10.IN35
i_S[1] => Mux11.IN35
i_S[1] => Mux12.IN35
i_S[1] => Mux13.IN35
i_S[1] => Mux14.IN35
i_S[1] => Mux15.IN35
i_S[1] => Mux16.IN35
i_S[1] => Mux17.IN35
i_S[1] => Mux18.IN35
i_S[1] => Mux19.IN35
i_S[1] => Mux20.IN35
i_S[1] => Mux21.IN35
i_S[1] => Mux22.IN35
i_S[1] => Mux23.IN35
i_S[1] => Mux24.IN35
i_S[1] => Mux25.IN35
i_S[1] => Mux26.IN35
i_S[1] => Mux27.IN35
i_S[1] => Mux28.IN35
i_S[1] => Mux29.IN35
i_S[1] => Mux30.IN35
i_S[1] => Mux31.IN35
i_S[2] => Mux0.IN34
i_S[2] => Mux1.IN34
i_S[2] => Mux2.IN34
i_S[2] => Mux3.IN34
i_S[2] => Mux4.IN34
i_S[2] => Mux5.IN34
i_S[2] => Mux6.IN34
i_S[2] => Mux7.IN34
i_S[2] => Mux8.IN34
i_S[2] => Mux9.IN34
i_S[2] => Mux10.IN34
i_S[2] => Mux11.IN34
i_S[2] => Mux12.IN34
i_S[2] => Mux13.IN34
i_S[2] => Mux14.IN34
i_S[2] => Mux15.IN34
i_S[2] => Mux16.IN34
i_S[2] => Mux17.IN34
i_S[2] => Mux18.IN34
i_S[2] => Mux19.IN34
i_S[2] => Mux20.IN34
i_S[2] => Mux21.IN34
i_S[2] => Mux22.IN34
i_S[2] => Mux23.IN34
i_S[2] => Mux24.IN34
i_S[2] => Mux25.IN34
i_S[2] => Mux26.IN34
i_S[2] => Mux27.IN34
i_S[2] => Mux28.IN34
i_S[2] => Mux29.IN34
i_S[2] => Mux30.IN34
i_S[2] => Mux31.IN34
i_S[3] => Mux0.IN33
i_S[3] => Mux1.IN33
i_S[3] => Mux2.IN33
i_S[3] => Mux3.IN33
i_S[3] => Mux4.IN33
i_S[3] => Mux5.IN33
i_S[3] => Mux6.IN33
i_S[3] => Mux7.IN33
i_S[3] => Mux8.IN33
i_S[3] => Mux9.IN33
i_S[3] => Mux10.IN33
i_S[3] => Mux11.IN33
i_S[3] => Mux12.IN33
i_S[3] => Mux13.IN33
i_S[3] => Mux14.IN33
i_S[3] => Mux15.IN33
i_S[3] => Mux16.IN33
i_S[3] => Mux17.IN33
i_S[3] => Mux18.IN33
i_S[3] => Mux19.IN33
i_S[3] => Mux20.IN33
i_S[3] => Mux21.IN33
i_S[3] => Mux22.IN33
i_S[3] => Mux23.IN33
i_S[3] => Mux24.IN33
i_S[3] => Mux25.IN33
i_S[3] => Mux26.IN33
i_S[3] => Mux27.IN33
i_S[3] => Mux28.IN33
i_S[3] => Mux29.IN33
i_S[3] => Mux30.IN33
i_S[3] => Mux31.IN33
i_S[4] => Mux0.IN32
i_S[4] => Mux1.IN32
i_S[4] => Mux2.IN32
i_S[4] => Mux3.IN32
i_S[4] => Mux4.IN32
i_S[4] => Mux5.IN32
i_S[4] => Mux6.IN32
i_S[4] => Mux7.IN32
i_S[4] => Mux8.IN32
i_S[4] => Mux9.IN32
i_S[4] => Mux10.IN32
i_S[4] => Mux11.IN32
i_S[4] => Mux12.IN32
i_S[4] => Mux13.IN32
i_S[4] => Mux14.IN32
i_S[4] => Mux15.IN32
i_S[4] => Mux16.IN32
i_S[4] => Mux17.IN32
i_S[4] => Mux18.IN32
i_S[4] => Mux19.IN32
i_S[4] => Mux20.IN32
i_S[4] => Mux21.IN32
i_S[4] => Mux22.IN32
i_S[4] => Mux23.IN32
i_S[4] => Mux24.IN32
i_S[4] => Mux25.IN32
i_S[4] => Mux26.IN32
i_S[4] => Mux27.IN32
i_S[4] => Mux28.IN32
i_S[4] => Mux29.IN32
i_S[4] => Mux30.IN32
i_S[4] => Mux31.IN32
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|RegisterFile:instRegisterFile|mux32t1:read2
i_I[0][0] => Mux31.IN31
i_I[0][1] => Mux30.IN31
i_I[0][2] => Mux29.IN31
i_I[0][3] => Mux28.IN31
i_I[0][4] => Mux27.IN31
i_I[0][5] => Mux26.IN31
i_I[0][6] => Mux25.IN31
i_I[0][7] => Mux24.IN31
i_I[0][8] => Mux23.IN31
i_I[0][9] => Mux22.IN31
i_I[0][10] => Mux21.IN31
i_I[0][11] => Mux20.IN31
i_I[0][12] => Mux19.IN31
i_I[0][13] => Mux18.IN31
i_I[0][14] => Mux17.IN31
i_I[0][15] => Mux16.IN31
i_I[0][16] => Mux15.IN31
i_I[0][17] => Mux14.IN31
i_I[0][18] => Mux13.IN31
i_I[0][19] => Mux12.IN31
i_I[0][20] => Mux11.IN31
i_I[0][21] => Mux10.IN31
i_I[0][22] => Mux9.IN31
i_I[0][23] => Mux8.IN31
i_I[0][24] => Mux7.IN31
i_I[0][25] => Mux6.IN31
i_I[0][26] => Mux5.IN31
i_I[0][27] => Mux4.IN31
i_I[0][28] => Mux3.IN31
i_I[0][29] => Mux2.IN31
i_I[0][30] => Mux1.IN31
i_I[0][31] => Mux0.IN31
i_I[1][0] => Mux31.IN30
i_I[1][1] => Mux30.IN30
i_I[1][2] => Mux29.IN30
i_I[1][3] => Mux28.IN30
i_I[1][4] => Mux27.IN30
i_I[1][5] => Mux26.IN30
i_I[1][6] => Mux25.IN30
i_I[1][7] => Mux24.IN30
i_I[1][8] => Mux23.IN30
i_I[1][9] => Mux22.IN30
i_I[1][10] => Mux21.IN30
i_I[1][11] => Mux20.IN30
i_I[1][12] => Mux19.IN30
i_I[1][13] => Mux18.IN30
i_I[1][14] => Mux17.IN30
i_I[1][15] => Mux16.IN30
i_I[1][16] => Mux15.IN30
i_I[1][17] => Mux14.IN30
i_I[1][18] => Mux13.IN30
i_I[1][19] => Mux12.IN30
i_I[1][20] => Mux11.IN30
i_I[1][21] => Mux10.IN30
i_I[1][22] => Mux9.IN30
i_I[1][23] => Mux8.IN30
i_I[1][24] => Mux7.IN30
i_I[1][25] => Mux6.IN30
i_I[1][26] => Mux5.IN30
i_I[1][27] => Mux4.IN30
i_I[1][28] => Mux3.IN30
i_I[1][29] => Mux2.IN30
i_I[1][30] => Mux1.IN30
i_I[1][31] => Mux0.IN30
i_I[2][0] => Mux31.IN29
i_I[2][1] => Mux30.IN29
i_I[2][2] => Mux29.IN29
i_I[2][3] => Mux28.IN29
i_I[2][4] => Mux27.IN29
i_I[2][5] => Mux26.IN29
i_I[2][6] => Mux25.IN29
i_I[2][7] => Mux24.IN29
i_I[2][8] => Mux23.IN29
i_I[2][9] => Mux22.IN29
i_I[2][10] => Mux21.IN29
i_I[2][11] => Mux20.IN29
i_I[2][12] => Mux19.IN29
i_I[2][13] => Mux18.IN29
i_I[2][14] => Mux17.IN29
i_I[2][15] => Mux16.IN29
i_I[2][16] => Mux15.IN29
i_I[2][17] => Mux14.IN29
i_I[2][18] => Mux13.IN29
i_I[2][19] => Mux12.IN29
i_I[2][20] => Mux11.IN29
i_I[2][21] => Mux10.IN29
i_I[2][22] => Mux9.IN29
i_I[2][23] => Mux8.IN29
i_I[2][24] => Mux7.IN29
i_I[2][25] => Mux6.IN29
i_I[2][26] => Mux5.IN29
i_I[2][27] => Mux4.IN29
i_I[2][28] => Mux3.IN29
i_I[2][29] => Mux2.IN29
i_I[2][30] => Mux1.IN29
i_I[2][31] => Mux0.IN29
i_I[3][0] => Mux31.IN28
i_I[3][1] => Mux30.IN28
i_I[3][2] => Mux29.IN28
i_I[3][3] => Mux28.IN28
i_I[3][4] => Mux27.IN28
i_I[3][5] => Mux26.IN28
i_I[3][6] => Mux25.IN28
i_I[3][7] => Mux24.IN28
i_I[3][8] => Mux23.IN28
i_I[3][9] => Mux22.IN28
i_I[3][10] => Mux21.IN28
i_I[3][11] => Mux20.IN28
i_I[3][12] => Mux19.IN28
i_I[3][13] => Mux18.IN28
i_I[3][14] => Mux17.IN28
i_I[3][15] => Mux16.IN28
i_I[3][16] => Mux15.IN28
i_I[3][17] => Mux14.IN28
i_I[3][18] => Mux13.IN28
i_I[3][19] => Mux12.IN28
i_I[3][20] => Mux11.IN28
i_I[3][21] => Mux10.IN28
i_I[3][22] => Mux9.IN28
i_I[3][23] => Mux8.IN28
i_I[3][24] => Mux7.IN28
i_I[3][25] => Mux6.IN28
i_I[3][26] => Mux5.IN28
i_I[3][27] => Mux4.IN28
i_I[3][28] => Mux3.IN28
i_I[3][29] => Mux2.IN28
i_I[3][30] => Mux1.IN28
i_I[3][31] => Mux0.IN28
i_I[4][0] => Mux31.IN27
i_I[4][1] => Mux30.IN27
i_I[4][2] => Mux29.IN27
i_I[4][3] => Mux28.IN27
i_I[4][4] => Mux27.IN27
i_I[4][5] => Mux26.IN27
i_I[4][6] => Mux25.IN27
i_I[4][7] => Mux24.IN27
i_I[4][8] => Mux23.IN27
i_I[4][9] => Mux22.IN27
i_I[4][10] => Mux21.IN27
i_I[4][11] => Mux20.IN27
i_I[4][12] => Mux19.IN27
i_I[4][13] => Mux18.IN27
i_I[4][14] => Mux17.IN27
i_I[4][15] => Mux16.IN27
i_I[4][16] => Mux15.IN27
i_I[4][17] => Mux14.IN27
i_I[4][18] => Mux13.IN27
i_I[4][19] => Mux12.IN27
i_I[4][20] => Mux11.IN27
i_I[4][21] => Mux10.IN27
i_I[4][22] => Mux9.IN27
i_I[4][23] => Mux8.IN27
i_I[4][24] => Mux7.IN27
i_I[4][25] => Mux6.IN27
i_I[4][26] => Mux5.IN27
i_I[4][27] => Mux4.IN27
i_I[4][28] => Mux3.IN27
i_I[4][29] => Mux2.IN27
i_I[4][30] => Mux1.IN27
i_I[4][31] => Mux0.IN27
i_I[5][0] => Mux31.IN26
i_I[5][1] => Mux30.IN26
i_I[5][2] => Mux29.IN26
i_I[5][3] => Mux28.IN26
i_I[5][4] => Mux27.IN26
i_I[5][5] => Mux26.IN26
i_I[5][6] => Mux25.IN26
i_I[5][7] => Mux24.IN26
i_I[5][8] => Mux23.IN26
i_I[5][9] => Mux22.IN26
i_I[5][10] => Mux21.IN26
i_I[5][11] => Mux20.IN26
i_I[5][12] => Mux19.IN26
i_I[5][13] => Mux18.IN26
i_I[5][14] => Mux17.IN26
i_I[5][15] => Mux16.IN26
i_I[5][16] => Mux15.IN26
i_I[5][17] => Mux14.IN26
i_I[5][18] => Mux13.IN26
i_I[5][19] => Mux12.IN26
i_I[5][20] => Mux11.IN26
i_I[5][21] => Mux10.IN26
i_I[5][22] => Mux9.IN26
i_I[5][23] => Mux8.IN26
i_I[5][24] => Mux7.IN26
i_I[5][25] => Mux6.IN26
i_I[5][26] => Mux5.IN26
i_I[5][27] => Mux4.IN26
i_I[5][28] => Mux3.IN26
i_I[5][29] => Mux2.IN26
i_I[5][30] => Mux1.IN26
i_I[5][31] => Mux0.IN26
i_I[6][0] => Mux31.IN25
i_I[6][1] => Mux30.IN25
i_I[6][2] => Mux29.IN25
i_I[6][3] => Mux28.IN25
i_I[6][4] => Mux27.IN25
i_I[6][5] => Mux26.IN25
i_I[6][6] => Mux25.IN25
i_I[6][7] => Mux24.IN25
i_I[6][8] => Mux23.IN25
i_I[6][9] => Mux22.IN25
i_I[6][10] => Mux21.IN25
i_I[6][11] => Mux20.IN25
i_I[6][12] => Mux19.IN25
i_I[6][13] => Mux18.IN25
i_I[6][14] => Mux17.IN25
i_I[6][15] => Mux16.IN25
i_I[6][16] => Mux15.IN25
i_I[6][17] => Mux14.IN25
i_I[6][18] => Mux13.IN25
i_I[6][19] => Mux12.IN25
i_I[6][20] => Mux11.IN25
i_I[6][21] => Mux10.IN25
i_I[6][22] => Mux9.IN25
i_I[6][23] => Mux8.IN25
i_I[6][24] => Mux7.IN25
i_I[6][25] => Mux6.IN25
i_I[6][26] => Mux5.IN25
i_I[6][27] => Mux4.IN25
i_I[6][28] => Mux3.IN25
i_I[6][29] => Mux2.IN25
i_I[6][30] => Mux1.IN25
i_I[6][31] => Mux0.IN25
i_I[7][0] => Mux31.IN24
i_I[7][1] => Mux30.IN24
i_I[7][2] => Mux29.IN24
i_I[7][3] => Mux28.IN24
i_I[7][4] => Mux27.IN24
i_I[7][5] => Mux26.IN24
i_I[7][6] => Mux25.IN24
i_I[7][7] => Mux24.IN24
i_I[7][8] => Mux23.IN24
i_I[7][9] => Mux22.IN24
i_I[7][10] => Mux21.IN24
i_I[7][11] => Mux20.IN24
i_I[7][12] => Mux19.IN24
i_I[7][13] => Mux18.IN24
i_I[7][14] => Mux17.IN24
i_I[7][15] => Mux16.IN24
i_I[7][16] => Mux15.IN24
i_I[7][17] => Mux14.IN24
i_I[7][18] => Mux13.IN24
i_I[7][19] => Mux12.IN24
i_I[7][20] => Mux11.IN24
i_I[7][21] => Mux10.IN24
i_I[7][22] => Mux9.IN24
i_I[7][23] => Mux8.IN24
i_I[7][24] => Mux7.IN24
i_I[7][25] => Mux6.IN24
i_I[7][26] => Mux5.IN24
i_I[7][27] => Mux4.IN24
i_I[7][28] => Mux3.IN24
i_I[7][29] => Mux2.IN24
i_I[7][30] => Mux1.IN24
i_I[7][31] => Mux0.IN24
i_I[8][0] => Mux31.IN23
i_I[8][1] => Mux30.IN23
i_I[8][2] => Mux29.IN23
i_I[8][3] => Mux28.IN23
i_I[8][4] => Mux27.IN23
i_I[8][5] => Mux26.IN23
i_I[8][6] => Mux25.IN23
i_I[8][7] => Mux24.IN23
i_I[8][8] => Mux23.IN23
i_I[8][9] => Mux22.IN23
i_I[8][10] => Mux21.IN23
i_I[8][11] => Mux20.IN23
i_I[8][12] => Mux19.IN23
i_I[8][13] => Mux18.IN23
i_I[8][14] => Mux17.IN23
i_I[8][15] => Mux16.IN23
i_I[8][16] => Mux15.IN23
i_I[8][17] => Mux14.IN23
i_I[8][18] => Mux13.IN23
i_I[8][19] => Mux12.IN23
i_I[8][20] => Mux11.IN23
i_I[8][21] => Mux10.IN23
i_I[8][22] => Mux9.IN23
i_I[8][23] => Mux8.IN23
i_I[8][24] => Mux7.IN23
i_I[8][25] => Mux6.IN23
i_I[8][26] => Mux5.IN23
i_I[8][27] => Mux4.IN23
i_I[8][28] => Mux3.IN23
i_I[8][29] => Mux2.IN23
i_I[8][30] => Mux1.IN23
i_I[8][31] => Mux0.IN23
i_I[9][0] => Mux31.IN22
i_I[9][1] => Mux30.IN22
i_I[9][2] => Mux29.IN22
i_I[9][3] => Mux28.IN22
i_I[9][4] => Mux27.IN22
i_I[9][5] => Mux26.IN22
i_I[9][6] => Mux25.IN22
i_I[9][7] => Mux24.IN22
i_I[9][8] => Mux23.IN22
i_I[9][9] => Mux22.IN22
i_I[9][10] => Mux21.IN22
i_I[9][11] => Mux20.IN22
i_I[9][12] => Mux19.IN22
i_I[9][13] => Mux18.IN22
i_I[9][14] => Mux17.IN22
i_I[9][15] => Mux16.IN22
i_I[9][16] => Mux15.IN22
i_I[9][17] => Mux14.IN22
i_I[9][18] => Mux13.IN22
i_I[9][19] => Mux12.IN22
i_I[9][20] => Mux11.IN22
i_I[9][21] => Mux10.IN22
i_I[9][22] => Mux9.IN22
i_I[9][23] => Mux8.IN22
i_I[9][24] => Mux7.IN22
i_I[9][25] => Mux6.IN22
i_I[9][26] => Mux5.IN22
i_I[9][27] => Mux4.IN22
i_I[9][28] => Mux3.IN22
i_I[9][29] => Mux2.IN22
i_I[9][30] => Mux1.IN22
i_I[9][31] => Mux0.IN22
i_I[10][0] => Mux31.IN21
i_I[10][1] => Mux30.IN21
i_I[10][2] => Mux29.IN21
i_I[10][3] => Mux28.IN21
i_I[10][4] => Mux27.IN21
i_I[10][5] => Mux26.IN21
i_I[10][6] => Mux25.IN21
i_I[10][7] => Mux24.IN21
i_I[10][8] => Mux23.IN21
i_I[10][9] => Mux22.IN21
i_I[10][10] => Mux21.IN21
i_I[10][11] => Mux20.IN21
i_I[10][12] => Mux19.IN21
i_I[10][13] => Mux18.IN21
i_I[10][14] => Mux17.IN21
i_I[10][15] => Mux16.IN21
i_I[10][16] => Mux15.IN21
i_I[10][17] => Mux14.IN21
i_I[10][18] => Mux13.IN21
i_I[10][19] => Mux12.IN21
i_I[10][20] => Mux11.IN21
i_I[10][21] => Mux10.IN21
i_I[10][22] => Mux9.IN21
i_I[10][23] => Mux8.IN21
i_I[10][24] => Mux7.IN21
i_I[10][25] => Mux6.IN21
i_I[10][26] => Mux5.IN21
i_I[10][27] => Mux4.IN21
i_I[10][28] => Mux3.IN21
i_I[10][29] => Mux2.IN21
i_I[10][30] => Mux1.IN21
i_I[10][31] => Mux0.IN21
i_I[11][0] => Mux31.IN20
i_I[11][1] => Mux30.IN20
i_I[11][2] => Mux29.IN20
i_I[11][3] => Mux28.IN20
i_I[11][4] => Mux27.IN20
i_I[11][5] => Mux26.IN20
i_I[11][6] => Mux25.IN20
i_I[11][7] => Mux24.IN20
i_I[11][8] => Mux23.IN20
i_I[11][9] => Mux22.IN20
i_I[11][10] => Mux21.IN20
i_I[11][11] => Mux20.IN20
i_I[11][12] => Mux19.IN20
i_I[11][13] => Mux18.IN20
i_I[11][14] => Mux17.IN20
i_I[11][15] => Mux16.IN20
i_I[11][16] => Mux15.IN20
i_I[11][17] => Mux14.IN20
i_I[11][18] => Mux13.IN20
i_I[11][19] => Mux12.IN20
i_I[11][20] => Mux11.IN20
i_I[11][21] => Mux10.IN20
i_I[11][22] => Mux9.IN20
i_I[11][23] => Mux8.IN20
i_I[11][24] => Mux7.IN20
i_I[11][25] => Mux6.IN20
i_I[11][26] => Mux5.IN20
i_I[11][27] => Mux4.IN20
i_I[11][28] => Mux3.IN20
i_I[11][29] => Mux2.IN20
i_I[11][30] => Mux1.IN20
i_I[11][31] => Mux0.IN20
i_I[12][0] => Mux31.IN19
i_I[12][1] => Mux30.IN19
i_I[12][2] => Mux29.IN19
i_I[12][3] => Mux28.IN19
i_I[12][4] => Mux27.IN19
i_I[12][5] => Mux26.IN19
i_I[12][6] => Mux25.IN19
i_I[12][7] => Mux24.IN19
i_I[12][8] => Mux23.IN19
i_I[12][9] => Mux22.IN19
i_I[12][10] => Mux21.IN19
i_I[12][11] => Mux20.IN19
i_I[12][12] => Mux19.IN19
i_I[12][13] => Mux18.IN19
i_I[12][14] => Mux17.IN19
i_I[12][15] => Mux16.IN19
i_I[12][16] => Mux15.IN19
i_I[12][17] => Mux14.IN19
i_I[12][18] => Mux13.IN19
i_I[12][19] => Mux12.IN19
i_I[12][20] => Mux11.IN19
i_I[12][21] => Mux10.IN19
i_I[12][22] => Mux9.IN19
i_I[12][23] => Mux8.IN19
i_I[12][24] => Mux7.IN19
i_I[12][25] => Mux6.IN19
i_I[12][26] => Mux5.IN19
i_I[12][27] => Mux4.IN19
i_I[12][28] => Mux3.IN19
i_I[12][29] => Mux2.IN19
i_I[12][30] => Mux1.IN19
i_I[12][31] => Mux0.IN19
i_I[13][0] => Mux31.IN18
i_I[13][1] => Mux30.IN18
i_I[13][2] => Mux29.IN18
i_I[13][3] => Mux28.IN18
i_I[13][4] => Mux27.IN18
i_I[13][5] => Mux26.IN18
i_I[13][6] => Mux25.IN18
i_I[13][7] => Mux24.IN18
i_I[13][8] => Mux23.IN18
i_I[13][9] => Mux22.IN18
i_I[13][10] => Mux21.IN18
i_I[13][11] => Mux20.IN18
i_I[13][12] => Mux19.IN18
i_I[13][13] => Mux18.IN18
i_I[13][14] => Mux17.IN18
i_I[13][15] => Mux16.IN18
i_I[13][16] => Mux15.IN18
i_I[13][17] => Mux14.IN18
i_I[13][18] => Mux13.IN18
i_I[13][19] => Mux12.IN18
i_I[13][20] => Mux11.IN18
i_I[13][21] => Mux10.IN18
i_I[13][22] => Mux9.IN18
i_I[13][23] => Mux8.IN18
i_I[13][24] => Mux7.IN18
i_I[13][25] => Mux6.IN18
i_I[13][26] => Mux5.IN18
i_I[13][27] => Mux4.IN18
i_I[13][28] => Mux3.IN18
i_I[13][29] => Mux2.IN18
i_I[13][30] => Mux1.IN18
i_I[13][31] => Mux0.IN18
i_I[14][0] => Mux31.IN17
i_I[14][1] => Mux30.IN17
i_I[14][2] => Mux29.IN17
i_I[14][3] => Mux28.IN17
i_I[14][4] => Mux27.IN17
i_I[14][5] => Mux26.IN17
i_I[14][6] => Mux25.IN17
i_I[14][7] => Mux24.IN17
i_I[14][8] => Mux23.IN17
i_I[14][9] => Mux22.IN17
i_I[14][10] => Mux21.IN17
i_I[14][11] => Mux20.IN17
i_I[14][12] => Mux19.IN17
i_I[14][13] => Mux18.IN17
i_I[14][14] => Mux17.IN17
i_I[14][15] => Mux16.IN17
i_I[14][16] => Mux15.IN17
i_I[14][17] => Mux14.IN17
i_I[14][18] => Mux13.IN17
i_I[14][19] => Mux12.IN17
i_I[14][20] => Mux11.IN17
i_I[14][21] => Mux10.IN17
i_I[14][22] => Mux9.IN17
i_I[14][23] => Mux8.IN17
i_I[14][24] => Mux7.IN17
i_I[14][25] => Mux6.IN17
i_I[14][26] => Mux5.IN17
i_I[14][27] => Mux4.IN17
i_I[14][28] => Mux3.IN17
i_I[14][29] => Mux2.IN17
i_I[14][30] => Mux1.IN17
i_I[14][31] => Mux0.IN17
i_I[15][0] => Mux31.IN16
i_I[15][1] => Mux30.IN16
i_I[15][2] => Mux29.IN16
i_I[15][3] => Mux28.IN16
i_I[15][4] => Mux27.IN16
i_I[15][5] => Mux26.IN16
i_I[15][6] => Mux25.IN16
i_I[15][7] => Mux24.IN16
i_I[15][8] => Mux23.IN16
i_I[15][9] => Mux22.IN16
i_I[15][10] => Mux21.IN16
i_I[15][11] => Mux20.IN16
i_I[15][12] => Mux19.IN16
i_I[15][13] => Mux18.IN16
i_I[15][14] => Mux17.IN16
i_I[15][15] => Mux16.IN16
i_I[15][16] => Mux15.IN16
i_I[15][17] => Mux14.IN16
i_I[15][18] => Mux13.IN16
i_I[15][19] => Mux12.IN16
i_I[15][20] => Mux11.IN16
i_I[15][21] => Mux10.IN16
i_I[15][22] => Mux9.IN16
i_I[15][23] => Mux8.IN16
i_I[15][24] => Mux7.IN16
i_I[15][25] => Mux6.IN16
i_I[15][26] => Mux5.IN16
i_I[15][27] => Mux4.IN16
i_I[15][28] => Mux3.IN16
i_I[15][29] => Mux2.IN16
i_I[15][30] => Mux1.IN16
i_I[15][31] => Mux0.IN16
i_I[16][0] => Mux31.IN15
i_I[16][1] => Mux30.IN15
i_I[16][2] => Mux29.IN15
i_I[16][3] => Mux28.IN15
i_I[16][4] => Mux27.IN15
i_I[16][5] => Mux26.IN15
i_I[16][6] => Mux25.IN15
i_I[16][7] => Mux24.IN15
i_I[16][8] => Mux23.IN15
i_I[16][9] => Mux22.IN15
i_I[16][10] => Mux21.IN15
i_I[16][11] => Mux20.IN15
i_I[16][12] => Mux19.IN15
i_I[16][13] => Mux18.IN15
i_I[16][14] => Mux17.IN15
i_I[16][15] => Mux16.IN15
i_I[16][16] => Mux15.IN15
i_I[16][17] => Mux14.IN15
i_I[16][18] => Mux13.IN15
i_I[16][19] => Mux12.IN15
i_I[16][20] => Mux11.IN15
i_I[16][21] => Mux10.IN15
i_I[16][22] => Mux9.IN15
i_I[16][23] => Mux8.IN15
i_I[16][24] => Mux7.IN15
i_I[16][25] => Mux6.IN15
i_I[16][26] => Mux5.IN15
i_I[16][27] => Mux4.IN15
i_I[16][28] => Mux3.IN15
i_I[16][29] => Mux2.IN15
i_I[16][30] => Mux1.IN15
i_I[16][31] => Mux0.IN15
i_I[17][0] => Mux31.IN14
i_I[17][1] => Mux30.IN14
i_I[17][2] => Mux29.IN14
i_I[17][3] => Mux28.IN14
i_I[17][4] => Mux27.IN14
i_I[17][5] => Mux26.IN14
i_I[17][6] => Mux25.IN14
i_I[17][7] => Mux24.IN14
i_I[17][8] => Mux23.IN14
i_I[17][9] => Mux22.IN14
i_I[17][10] => Mux21.IN14
i_I[17][11] => Mux20.IN14
i_I[17][12] => Mux19.IN14
i_I[17][13] => Mux18.IN14
i_I[17][14] => Mux17.IN14
i_I[17][15] => Mux16.IN14
i_I[17][16] => Mux15.IN14
i_I[17][17] => Mux14.IN14
i_I[17][18] => Mux13.IN14
i_I[17][19] => Mux12.IN14
i_I[17][20] => Mux11.IN14
i_I[17][21] => Mux10.IN14
i_I[17][22] => Mux9.IN14
i_I[17][23] => Mux8.IN14
i_I[17][24] => Mux7.IN14
i_I[17][25] => Mux6.IN14
i_I[17][26] => Mux5.IN14
i_I[17][27] => Mux4.IN14
i_I[17][28] => Mux3.IN14
i_I[17][29] => Mux2.IN14
i_I[17][30] => Mux1.IN14
i_I[17][31] => Mux0.IN14
i_I[18][0] => Mux31.IN13
i_I[18][1] => Mux30.IN13
i_I[18][2] => Mux29.IN13
i_I[18][3] => Mux28.IN13
i_I[18][4] => Mux27.IN13
i_I[18][5] => Mux26.IN13
i_I[18][6] => Mux25.IN13
i_I[18][7] => Mux24.IN13
i_I[18][8] => Mux23.IN13
i_I[18][9] => Mux22.IN13
i_I[18][10] => Mux21.IN13
i_I[18][11] => Mux20.IN13
i_I[18][12] => Mux19.IN13
i_I[18][13] => Mux18.IN13
i_I[18][14] => Mux17.IN13
i_I[18][15] => Mux16.IN13
i_I[18][16] => Mux15.IN13
i_I[18][17] => Mux14.IN13
i_I[18][18] => Mux13.IN13
i_I[18][19] => Mux12.IN13
i_I[18][20] => Mux11.IN13
i_I[18][21] => Mux10.IN13
i_I[18][22] => Mux9.IN13
i_I[18][23] => Mux8.IN13
i_I[18][24] => Mux7.IN13
i_I[18][25] => Mux6.IN13
i_I[18][26] => Mux5.IN13
i_I[18][27] => Mux4.IN13
i_I[18][28] => Mux3.IN13
i_I[18][29] => Mux2.IN13
i_I[18][30] => Mux1.IN13
i_I[18][31] => Mux0.IN13
i_I[19][0] => Mux31.IN12
i_I[19][1] => Mux30.IN12
i_I[19][2] => Mux29.IN12
i_I[19][3] => Mux28.IN12
i_I[19][4] => Mux27.IN12
i_I[19][5] => Mux26.IN12
i_I[19][6] => Mux25.IN12
i_I[19][7] => Mux24.IN12
i_I[19][8] => Mux23.IN12
i_I[19][9] => Mux22.IN12
i_I[19][10] => Mux21.IN12
i_I[19][11] => Mux20.IN12
i_I[19][12] => Mux19.IN12
i_I[19][13] => Mux18.IN12
i_I[19][14] => Mux17.IN12
i_I[19][15] => Mux16.IN12
i_I[19][16] => Mux15.IN12
i_I[19][17] => Mux14.IN12
i_I[19][18] => Mux13.IN12
i_I[19][19] => Mux12.IN12
i_I[19][20] => Mux11.IN12
i_I[19][21] => Mux10.IN12
i_I[19][22] => Mux9.IN12
i_I[19][23] => Mux8.IN12
i_I[19][24] => Mux7.IN12
i_I[19][25] => Mux6.IN12
i_I[19][26] => Mux5.IN12
i_I[19][27] => Mux4.IN12
i_I[19][28] => Mux3.IN12
i_I[19][29] => Mux2.IN12
i_I[19][30] => Mux1.IN12
i_I[19][31] => Mux0.IN12
i_I[20][0] => Mux31.IN11
i_I[20][1] => Mux30.IN11
i_I[20][2] => Mux29.IN11
i_I[20][3] => Mux28.IN11
i_I[20][4] => Mux27.IN11
i_I[20][5] => Mux26.IN11
i_I[20][6] => Mux25.IN11
i_I[20][7] => Mux24.IN11
i_I[20][8] => Mux23.IN11
i_I[20][9] => Mux22.IN11
i_I[20][10] => Mux21.IN11
i_I[20][11] => Mux20.IN11
i_I[20][12] => Mux19.IN11
i_I[20][13] => Mux18.IN11
i_I[20][14] => Mux17.IN11
i_I[20][15] => Mux16.IN11
i_I[20][16] => Mux15.IN11
i_I[20][17] => Mux14.IN11
i_I[20][18] => Mux13.IN11
i_I[20][19] => Mux12.IN11
i_I[20][20] => Mux11.IN11
i_I[20][21] => Mux10.IN11
i_I[20][22] => Mux9.IN11
i_I[20][23] => Mux8.IN11
i_I[20][24] => Mux7.IN11
i_I[20][25] => Mux6.IN11
i_I[20][26] => Mux5.IN11
i_I[20][27] => Mux4.IN11
i_I[20][28] => Mux3.IN11
i_I[20][29] => Mux2.IN11
i_I[20][30] => Mux1.IN11
i_I[20][31] => Mux0.IN11
i_I[21][0] => Mux31.IN10
i_I[21][1] => Mux30.IN10
i_I[21][2] => Mux29.IN10
i_I[21][3] => Mux28.IN10
i_I[21][4] => Mux27.IN10
i_I[21][5] => Mux26.IN10
i_I[21][6] => Mux25.IN10
i_I[21][7] => Mux24.IN10
i_I[21][8] => Mux23.IN10
i_I[21][9] => Mux22.IN10
i_I[21][10] => Mux21.IN10
i_I[21][11] => Mux20.IN10
i_I[21][12] => Mux19.IN10
i_I[21][13] => Mux18.IN10
i_I[21][14] => Mux17.IN10
i_I[21][15] => Mux16.IN10
i_I[21][16] => Mux15.IN10
i_I[21][17] => Mux14.IN10
i_I[21][18] => Mux13.IN10
i_I[21][19] => Mux12.IN10
i_I[21][20] => Mux11.IN10
i_I[21][21] => Mux10.IN10
i_I[21][22] => Mux9.IN10
i_I[21][23] => Mux8.IN10
i_I[21][24] => Mux7.IN10
i_I[21][25] => Mux6.IN10
i_I[21][26] => Mux5.IN10
i_I[21][27] => Mux4.IN10
i_I[21][28] => Mux3.IN10
i_I[21][29] => Mux2.IN10
i_I[21][30] => Mux1.IN10
i_I[21][31] => Mux0.IN10
i_I[22][0] => Mux31.IN9
i_I[22][1] => Mux30.IN9
i_I[22][2] => Mux29.IN9
i_I[22][3] => Mux28.IN9
i_I[22][4] => Mux27.IN9
i_I[22][5] => Mux26.IN9
i_I[22][6] => Mux25.IN9
i_I[22][7] => Mux24.IN9
i_I[22][8] => Mux23.IN9
i_I[22][9] => Mux22.IN9
i_I[22][10] => Mux21.IN9
i_I[22][11] => Mux20.IN9
i_I[22][12] => Mux19.IN9
i_I[22][13] => Mux18.IN9
i_I[22][14] => Mux17.IN9
i_I[22][15] => Mux16.IN9
i_I[22][16] => Mux15.IN9
i_I[22][17] => Mux14.IN9
i_I[22][18] => Mux13.IN9
i_I[22][19] => Mux12.IN9
i_I[22][20] => Mux11.IN9
i_I[22][21] => Mux10.IN9
i_I[22][22] => Mux9.IN9
i_I[22][23] => Mux8.IN9
i_I[22][24] => Mux7.IN9
i_I[22][25] => Mux6.IN9
i_I[22][26] => Mux5.IN9
i_I[22][27] => Mux4.IN9
i_I[22][28] => Mux3.IN9
i_I[22][29] => Mux2.IN9
i_I[22][30] => Mux1.IN9
i_I[22][31] => Mux0.IN9
i_I[23][0] => Mux31.IN8
i_I[23][1] => Mux30.IN8
i_I[23][2] => Mux29.IN8
i_I[23][3] => Mux28.IN8
i_I[23][4] => Mux27.IN8
i_I[23][5] => Mux26.IN8
i_I[23][6] => Mux25.IN8
i_I[23][7] => Mux24.IN8
i_I[23][8] => Mux23.IN8
i_I[23][9] => Mux22.IN8
i_I[23][10] => Mux21.IN8
i_I[23][11] => Mux20.IN8
i_I[23][12] => Mux19.IN8
i_I[23][13] => Mux18.IN8
i_I[23][14] => Mux17.IN8
i_I[23][15] => Mux16.IN8
i_I[23][16] => Mux15.IN8
i_I[23][17] => Mux14.IN8
i_I[23][18] => Mux13.IN8
i_I[23][19] => Mux12.IN8
i_I[23][20] => Mux11.IN8
i_I[23][21] => Mux10.IN8
i_I[23][22] => Mux9.IN8
i_I[23][23] => Mux8.IN8
i_I[23][24] => Mux7.IN8
i_I[23][25] => Mux6.IN8
i_I[23][26] => Mux5.IN8
i_I[23][27] => Mux4.IN8
i_I[23][28] => Mux3.IN8
i_I[23][29] => Mux2.IN8
i_I[23][30] => Mux1.IN8
i_I[23][31] => Mux0.IN8
i_I[24][0] => Mux31.IN7
i_I[24][1] => Mux30.IN7
i_I[24][2] => Mux29.IN7
i_I[24][3] => Mux28.IN7
i_I[24][4] => Mux27.IN7
i_I[24][5] => Mux26.IN7
i_I[24][6] => Mux25.IN7
i_I[24][7] => Mux24.IN7
i_I[24][8] => Mux23.IN7
i_I[24][9] => Mux22.IN7
i_I[24][10] => Mux21.IN7
i_I[24][11] => Mux20.IN7
i_I[24][12] => Mux19.IN7
i_I[24][13] => Mux18.IN7
i_I[24][14] => Mux17.IN7
i_I[24][15] => Mux16.IN7
i_I[24][16] => Mux15.IN7
i_I[24][17] => Mux14.IN7
i_I[24][18] => Mux13.IN7
i_I[24][19] => Mux12.IN7
i_I[24][20] => Mux11.IN7
i_I[24][21] => Mux10.IN7
i_I[24][22] => Mux9.IN7
i_I[24][23] => Mux8.IN7
i_I[24][24] => Mux7.IN7
i_I[24][25] => Mux6.IN7
i_I[24][26] => Mux5.IN7
i_I[24][27] => Mux4.IN7
i_I[24][28] => Mux3.IN7
i_I[24][29] => Mux2.IN7
i_I[24][30] => Mux1.IN7
i_I[24][31] => Mux0.IN7
i_I[25][0] => Mux31.IN6
i_I[25][1] => Mux30.IN6
i_I[25][2] => Mux29.IN6
i_I[25][3] => Mux28.IN6
i_I[25][4] => Mux27.IN6
i_I[25][5] => Mux26.IN6
i_I[25][6] => Mux25.IN6
i_I[25][7] => Mux24.IN6
i_I[25][8] => Mux23.IN6
i_I[25][9] => Mux22.IN6
i_I[25][10] => Mux21.IN6
i_I[25][11] => Mux20.IN6
i_I[25][12] => Mux19.IN6
i_I[25][13] => Mux18.IN6
i_I[25][14] => Mux17.IN6
i_I[25][15] => Mux16.IN6
i_I[25][16] => Mux15.IN6
i_I[25][17] => Mux14.IN6
i_I[25][18] => Mux13.IN6
i_I[25][19] => Mux12.IN6
i_I[25][20] => Mux11.IN6
i_I[25][21] => Mux10.IN6
i_I[25][22] => Mux9.IN6
i_I[25][23] => Mux8.IN6
i_I[25][24] => Mux7.IN6
i_I[25][25] => Mux6.IN6
i_I[25][26] => Mux5.IN6
i_I[25][27] => Mux4.IN6
i_I[25][28] => Mux3.IN6
i_I[25][29] => Mux2.IN6
i_I[25][30] => Mux1.IN6
i_I[25][31] => Mux0.IN6
i_I[26][0] => Mux31.IN5
i_I[26][1] => Mux30.IN5
i_I[26][2] => Mux29.IN5
i_I[26][3] => Mux28.IN5
i_I[26][4] => Mux27.IN5
i_I[26][5] => Mux26.IN5
i_I[26][6] => Mux25.IN5
i_I[26][7] => Mux24.IN5
i_I[26][8] => Mux23.IN5
i_I[26][9] => Mux22.IN5
i_I[26][10] => Mux21.IN5
i_I[26][11] => Mux20.IN5
i_I[26][12] => Mux19.IN5
i_I[26][13] => Mux18.IN5
i_I[26][14] => Mux17.IN5
i_I[26][15] => Mux16.IN5
i_I[26][16] => Mux15.IN5
i_I[26][17] => Mux14.IN5
i_I[26][18] => Mux13.IN5
i_I[26][19] => Mux12.IN5
i_I[26][20] => Mux11.IN5
i_I[26][21] => Mux10.IN5
i_I[26][22] => Mux9.IN5
i_I[26][23] => Mux8.IN5
i_I[26][24] => Mux7.IN5
i_I[26][25] => Mux6.IN5
i_I[26][26] => Mux5.IN5
i_I[26][27] => Mux4.IN5
i_I[26][28] => Mux3.IN5
i_I[26][29] => Mux2.IN5
i_I[26][30] => Mux1.IN5
i_I[26][31] => Mux0.IN5
i_I[27][0] => Mux31.IN4
i_I[27][1] => Mux30.IN4
i_I[27][2] => Mux29.IN4
i_I[27][3] => Mux28.IN4
i_I[27][4] => Mux27.IN4
i_I[27][5] => Mux26.IN4
i_I[27][6] => Mux25.IN4
i_I[27][7] => Mux24.IN4
i_I[27][8] => Mux23.IN4
i_I[27][9] => Mux22.IN4
i_I[27][10] => Mux21.IN4
i_I[27][11] => Mux20.IN4
i_I[27][12] => Mux19.IN4
i_I[27][13] => Mux18.IN4
i_I[27][14] => Mux17.IN4
i_I[27][15] => Mux16.IN4
i_I[27][16] => Mux15.IN4
i_I[27][17] => Mux14.IN4
i_I[27][18] => Mux13.IN4
i_I[27][19] => Mux12.IN4
i_I[27][20] => Mux11.IN4
i_I[27][21] => Mux10.IN4
i_I[27][22] => Mux9.IN4
i_I[27][23] => Mux8.IN4
i_I[27][24] => Mux7.IN4
i_I[27][25] => Mux6.IN4
i_I[27][26] => Mux5.IN4
i_I[27][27] => Mux4.IN4
i_I[27][28] => Mux3.IN4
i_I[27][29] => Mux2.IN4
i_I[27][30] => Mux1.IN4
i_I[27][31] => Mux0.IN4
i_I[28][0] => Mux31.IN3
i_I[28][1] => Mux30.IN3
i_I[28][2] => Mux29.IN3
i_I[28][3] => Mux28.IN3
i_I[28][4] => Mux27.IN3
i_I[28][5] => Mux26.IN3
i_I[28][6] => Mux25.IN3
i_I[28][7] => Mux24.IN3
i_I[28][8] => Mux23.IN3
i_I[28][9] => Mux22.IN3
i_I[28][10] => Mux21.IN3
i_I[28][11] => Mux20.IN3
i_I[28][12] => Mux19.IN3
i_I[28][13] => Mux18.IN3
i_I[28][14] => Mux17.IN3
i_I[28][15] => Mux16.IN3
i_I[28][16] => Mux15.IN3
i_I[28][17] => Mux14.IN3
i_I[28][18] => Mux13.IN3
i_I[28][19] => Mux12.IN3
i_I[28][20] => Mux11.IN3
i_I[28][21] => Mux10.IN3
i_I[28][22] => Mux9.IN3
i_I[28][23] => Mux8.IN3
i_I[28][24] => Mux7.IN3
i_I[28][25] => Mux6.IN3
i_I[28][26] => Mux5.IN3
i_I[28][27] => Mux4.IN3
i_I[28][28] => Mux3.IN3
i_I[28][29] => Mux2.IN3
i_I[28][30] => Mux1.IN3
i_I[28][31] => Mux0.IN3
i_I[29][0] => Mux31.IN2
i_I[29][1] => Mux30.IN2
i_I[29][2] => Mux29.IN2
i_I[29][3] => Mux28.IN2
i_I[29][4] => Mux27.IN2
i_I[29][5] => Mux26.IN2
i_I[29][6] => Mux25.IN2
i_I[29][7] => Mux24.IN2
i_I[29][8] => Mux23.IN2
i_I[29][9] => Mux22.IN2
i_I[29][10] => Mux21.IN2
i_I[29][11] => Mux20.IN2
i_I[29][12] => Mux19.IN2
i_I[29][13] => Mux18.IN2
i_I[29][14] => Mux17.IN2
i_I[29][15] => Mux16.IN2
i_I[29][16] => Mux15.IN2
i_I[29][17] => Mux14.IN2
i_I[29][18] => Mux13.IN2
i_I[29][19] => Mux12.IN2
i_I[29][20] => Mux11.IN2
i_I[29][21] => Mux10.IN2
i_I[29][22] => Mux9.IN2
i_I[29][23] => Mux8.IN2
i_I[29][24] => Mux7.IN2
i_I[29][25] => Mux6.IN2
i_I[29][26] => Mux5.IN2
i_I[29][27] => Mux4.IN2
i_I[29][28] => Mux3.IN2
i_I[29][29] => Mux2.IN2
i_I[29][30] => Mux1.IN2
i_I[29][31] => Mux0.IN2
i_I[30][0] => Mux31.IN1
i_I[30][1] => Mux30.IN1
i_I[30][2] => Mux29.IN1
i_I[30][3] => Mux28.IN1
i_I[30][4] => Mux27.IN1
i_I[30][5] => Mux26.IN1
i_I[30][6] => Mux25.IN1
i_I[30][7] => Mux24.IN1
i_I[30][8] => Mux23.IN1
i_I[30][9] => Mux22.IN1
i_I[30][10] => Mux21.IN1
i_I[30][11] => Mux20.IN1
i_I[30][12] => Mux19.IN1
i_I[30][13] => Mux18.IN1
i_I[30][14] => Mux17.IN1
i_I[30][15] => Mux16.IN1
i_I[30][16] => Mux15.IN1
i_I[30][17] => Mux14.IN1
i_I[30][18] => Mux13.IN1
i_I[30][19] => Mux12.IN1
i_I[30][20] => Mux11.IN1
i_I[30][21] => Mux10.IN1
i_I[30][22] => Mux9.IN1
i_I[30][23] => Mux8.IN1
i_I[30][24] => Mux7.IN1
i_I[30][25] => Mux6.IN1
i_I[30][26] => Mux5.IN1
i_I[30][27] => Mux4.IN1
i_I[30][28] => Mux3.IN1
i_I[30][29] => Mux2.IN1
i_I[30][30] => Mux1.IN1
i_I[30][31] => Mux0.IN1
i_I[31][0] => Mux31.IN0
i_I[31][1] => Mux30.IN0
i_I[31][2] => Mux29.IN0
i_I[31][3] => Mux28.IN0
i_I[31][4] => Mux27.IN0
i_I[31][5] => Mux26.IN0
i_I[31][6] => Mux25.IN0
i_I[31][7] => Mux24.IN0
i_I[31][8] => Mux23.IN0
i_I[31][9] => Mux22.IN0
i_I[31][10] => Mux21.IN0
i_I[31][11] => Mux20.IN0
i_I[31][12] => Mux19.IN0
i_I[31][13] => Mux18.IN0
i_I[31][14] => Mux17.IN0
i_I[31][15] => Mux16.IN0
i_I[31][16] => Mux15.IN0
i_I[31][17] => Mux14.IN0
i_I[31][18] => Mux13.IN0
i_I[31][19] => Mux12.IN0
i_I[31][20] => Mux11.IN0
i_I[31][21] => Mux10.IN0
i_I[31][22] => Mux9.IN0
i_I[31][23] => Mux8.IN0
i_I[31][24] => Mux7.IN0
i_I[31][25] => Mux6.IN0
i_I[31][26] => Mux5.IN0
i_I[31][27] => Mux4.IN0
i_I[31][28] => Mux3.IN0
i_I[31][29] => Mux2.IN0
i_I[31][30] => Mux1.IN0
i_I[31][31] => Mux0.IN0
i_S[0] => Mux0.IN36
i_S[0] => Mux1.IN36
i_S[0] => Mux2.IN36
i_S[0] => Mux3.IN36
i_S[0] => Mux4.IN36
i_S[0] => Mux5.IN36
i_S[0] => Mux6.IN36
i_S[0] => Mux7.IN36
i_S[0] => Mux8.IN36
i_S[0] => Mux9.IN36
i_S[0] => Mux10.IN36
i_S[0] => Mux11.IN36
i_S[0] => Mux12.IN36
i_S[0] => Mux13.IN36
i_S[0] => Mux14.IN36
i_S[0] => Mux15.IN36
i_S[0] => Mux16.IN36
i_S[0] => Mux17.IN36
i_S[0] => Mux18.IN36
i_S[0] => Mux19.IN36
i_S[0] => Mux20.IN36
i_S[0] => Mux21.IN36
i_S[0] => Mux22.IN36
i_S[0] => Mux23.IN36
i_S[0] => Mux24.IN36
i_S[0] => Mux25.IN36
i_S[0] => Mux26.IN36
i_S[0] => Mux27.IN36
i_S[0] => Mux28.IN36
i_S[0] => Mux29.IN36
i_S[0] => Mux30.IN36
i_S[0] => Mux31.IN36
i_S[1] => Mux0.IN35
i_S[1] => Mux1.IN35
i_S[1] => Mux2.IN35
i_S[1] => Mux3.IN35
i_S[1] => Mux4.IN35
i_S[1] => Mux5.IN35
i_S[1] => Mux6.IN35
i_S[1] => Mux7.IN35
i_S[1] => Mux8.IN35
i_S[1] => Mux9.IN35
i_S[1] => Mux10.IN35
i_S[1] => Mux11.IN35
i_S[1] => Mux12.IN35
i_S[1] => Mux13.IN35
i_S[1] => Mux14.IN35
i_S[1] => Mux15.IN35
i_S[1] => Mux16.IN35
i_S[1] => Mux17.IN35
i_S[1] => Mux18.IN35
i_S[1] => Mux19.IN35
i_S[1] => Mux20.IN35
i_S[1] => Mux21.IN35
i_S[1] => Mux22.IN35
i_S[1] => Mux23.IN35
i_S[1] => Mux24.IN35
i_S[1] => Mux25.IN35
i_S[1] => Mux26.IN35
i_S[1] => Mux27.IN35
i_S[1] => Mux28.IN35
i_S[1] => Mux29.IN35
i_S[1] => Mux30.IN35
i_S[1] => Mux31.IN35
i_S[2] => Mux0.IN34
i_S[2] => Mux1.IN34
i_S[2] => Mux2.IN34
i_S[2] => Mux3.IN34
i_S[2] => Mux4.IN34
i_S[2] => Mux5.IN34
i_S[2] => Mux6.IN34
i_S[2] => Mux7.IN34
i_S[2] => Mux8.IN34
i_S[2] => Mux9.IN34
i_S[2] => Mux10.IN34
i_S[2] => Mux11.IN34
i_S[2] => Mux12.IN34
i_S[2] => Mux13.IN34
i_S[2] => Mux14.IN34
i_S[2] => Mux15.IN34
i_S[2] => Mux16.IN34
i_S[2] => Mux17.IN34
i_S[2] => Mux18.IN34
i_S[2] => Mux19.IN34
i_S[2] => Mux20.IN34
i_S[2] => Mux21.IN34
i_S[2] => Mux22.IN34
i_S[2] => Mux23.IN34
i_S[2] => Mux24.IN34
i_S[2] => Mux25.IN34
i_S[2] => Mux26.IN34
i_S[2] => Mux27.IN34
i_S[2] => Mux28.IN34
i_S[2] => Mux29.IN34
i_S[2] => Mux30.IN34
i_S[2] => Mux31.IN34
i_S[3] => Mux0.IN33
i_S[3] => Mux1.IN33
i_S[3] => Mux2.IN33
i_S[3] => Mux3.IN33
i_S[3] => Mux4.IN33
i_S[3] => Mux5.IN33
i_S[3] => Mux6.IN33
i_S[3] => Mux7.IN33
i_S[3] => Mux8.IN33
i_S[3] => Mux9.IN33
i_S[3] => Mux10.IN33
i_S[3] => Mux11.IN33
i_S[3] => Mux12.IN33
i_S[3] => Mux13.IN33
i_S[3] => Mux14.IN33
i_S[3] => Mux15.IN33
i_S[3] => Mux16.IN33
i_S[3] => Mux17.IN33
i_S[3] => Mux18.IN33
i_S[3] => Mux19.IN33
i_S[3] => Mux20.IN33
i_S[3] => Mux21.IN33
i_S[3] => Mux22.IN33
i_S[3] => Mux23.IN33
i_S[3] => Mux24.IN33
i_S[3] => Mux25.IN33
i_S[3] => Mux26.IN33
i_S[3] => Mux27.IN33
i_S[3] => Mux28.IN33
i_S[3] => Mux29.IN33
i_S[3] => Mux30.IN33
i_S[3] => Mux31.IN33
i_S[4] => Mux0.IN32
i_S[4] => Mux1.IN32
i_S[4] => Mux2.IN32
i_S[4] => Mux3.IN32
i_S[4] => Mux4.IN32
i_S[4] => Mux5.IN32
i_S[4] => Mux6.IN32
i_S[4] => Mux7.IN32
i_S[4] => Mux8.IN32
i_S[4] => Mux9.IN32
i_S[4] => Mux10.IN32
i_S[4] => Mux11.IN32
i_S[4] => Mux12.IN32
i_S[4] => Mux13.IN32
i_S[4] => Mux14.IN32
i_S[4] => Mux15.IN32
i_S[4] => Mux16.IN32
i_S[4] => Mux17.IN32
i_S[4] => Mux18.IN32
i_S[4] => Mux19.IN32
i_S[4] => Mux20.IN32
i_S[4] => Mux21.IN32
i_S[4] => Mux22.IN32
i_S[4] => Mux23.IN32
i_S[4] => Mux24.IN32
i_S[4] => Mux25.IN32
i_S[4] => Mux26.IN32
i_S[4] => Mux27.IN32
i_S[4] => Mux28.IN32
i_S[4] => Mux29.IN32
i_S[4] => Mux30.IN32
i_S[4] => Mux31.IN32
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRtRdMux2t1_5
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:instRtRdMux2t1_5|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRtRdMux2t1_5|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRtRdMux2t1_5|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRtRdMux2t1_5|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRtRdMux2t1_5|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instExWriteMux2t1_5
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:instExWriteMux2t1_5|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instExWriteMux2t1_5|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instExWriteMux2t1_5|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instExWriteMux2t1_5|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instExWriteMux2t1_5|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ControlUnit:instControlUnit
i_OpCode[0] => Equal0.IN5
i_OpCode[0] => Equal1.IN4
i_OpCode[0] => Equal2.IN5
i_OpCode[0] => Equal3.IN3
i_OpCode[0] => Equal4.IN5
i_OpCode[0] => Equal5.IN5
i_OpCode[0] => Equal6.IN2
i_OpCode[0] => Equal7.IN5
i_OpCode[0] => Equal8.IN3
i_OpCode[0] => Equal9.IN5
i_OpCode[0] => Equal10.IN4
i_OpCode[0] => Equal11.IN5
i_OpCode[0] => Equal12.IN4
i_OpCode[0] => Equal13.IN5
i_OpCode[0] => Equal14.IN3
i_OpCode[1] => Equal0.IN4
i_OpCode[1] => Equal1.IN3
i_OpCode[1] => Equal2.IN3
i_OpCode[1] => Equal3.IN2
i_OpCode[1] => Equal4.IN4
i_OpCode[1] => Equal5.IN4
i_OpCode[1] => Equal6.IN5
i_OpCode[1] => Equal7.IN2
i_OpCode[1] => Equal8.IN5
i_OpCode[1] => Equal9.IN4
i_OpCode[1] => Equal10.IN3
i_OpCode[1] => Equal11.IN3
i_OpCode[1] => Equal12.IN5
i_OpCode[1] => Equal13.IN4
i_OpCode[1] => Equal14.IN2
i_OpCode[2] => Equal0.IN3
i_OpCode[2] => Equal1.IN2
i_OpCode[2] => Equal2.IN2
i_OpCode[2] => Equal3.IN5
i_OpCode[2] => Equal4.IN3
i_OpCode[2] => Equal5.IN2
i_OpCode[2] => Equal6.IN4
i_OpCode[2] => Equal7.IN4
i_OpCode[2] => Equal8.IN2
i_OpCode[2] => Equal9.IN1
i_OpCode[2] => Equal10.IN5
i_OpCode[2] => Equal11.IN4
i_OpCode[2] => Equal12.IN3
i_OpCode[2] => Equal13.IN3
i_OpCode[2] => Equal14.IN5
i_OpCode[3] => Equal0.IN2
i_OpCode[3] => Equal1.IN5
i_OpCode[3] => Equal2.IN4
i_OpCode[3] => Equal3.IN4
i_OpCode[3] => Equal4.IN2
i_OpCode[3] => Equal5.IN1
i_OpCode[3] => Equal6.IN3
i_OpCode[3] => Equal7.IN3
i_OpCode[3] => Equal8.IN4
i_OpCode[3] => Equal9.IN3
i_OpCode[3] => Equal10.IN2
i_OpCode[3] => Equal11.IN2
i_OpCode[3] => Equal12.IN2
i_OpCode[3] => Equal13.IN2
i_OpCode[3] => Equal14.IN1
i_OpCode[4] => Equal0.IN1
i_OpCode[4] => Equal1.IN1
i_OpCode[4] => Equal2.IN1
i_OpCode[4] => Equal3.IN1
i_OpCode[4] => Equal4.IN1
i_OpCode[4] => Equal5.IN0
i_OpCode[4] => Equal6.IN1
i_OpCode[4] => Equal7.IN1
i_OpCode[4] => Equal8.IN1
i_OpCode[4] => Equal9.IN0
i_OpCode[4] => Equal10.IN1
i_OpCode[4] => Equal11.IN1
i_OpCode[4] => Equal12.IN1
i_OpCode[4] => Equal13.IN1
i_OpCode[4] => Equal14.IN4
i_OpCode[5] => Equal0.IN0
i_OpCode[5] => Equal1.IN0
i_OpCode[5] => Equal2.IN0
i_OpCode[5] => Equal3.IN0
i_OpCode[5] => Equal4.IN0
i_OpCode[5] => Equal5.IN3
i_OpCode[5] => Equal6.IN0
i_OpCode[5] => Equal7.IN0
i_OpCode[5] => Equal8.IN0
i_OpCode[5] => Equal9.IN2
i_OpCode[5] => Equal10.IN0
i_OpCode[5] => Equal11.IN0
i_OpCode[5] => Equal12.IN0
i_OpCode[5] => Equal13.IN0
i_OpCode[5] => Equal14.IN0
i_Funct[0] => Equal15.IN4
i_Funct[0] => Equal16.IN5
i_Funct[0] => Equal17.IN3
i_Funct[0] => Equal18.IN5
i_Funct[0] => Equal19.IN2
i_Funct[0] => Equal20.IN5
i_Funct[0] => Equal21.IN2
i_Funct[0] => Equal22.IN5
i_Funct[0] => Equal23.IN4
i_Funct[0] => Equal24.IN5
i_Funct[0] => Equal25.IN3
i_Funct[0] => Equal26.IN5
i_Funct[0] => Equal27.IN4
i_Funct[1] => Equal15.IN3
i_Funct[1] => Equal16.IN3
i_Funct[1] => Equal17.IN2
i_Funct[1] => Equal18.IN4
i_Funct[1] => Equal19.IN5
i_Funct[1] => Equal20.IN2
i_Funct[1] => Equal21.IN5
i_Funct[1] => Equal22.IN4
i_Funct[1] => Equal23.IN5
i_Funct[1] => Equal24.IN4
i_Funct[1] => Equal25.IN5
i_Funct[1] => Equal26.IN4
i_Funct[1] => Equal27.IN3
i_Funct[2] => Equal15.IN2
i_Funct[2] => Equal16.IN2
i_Funct[2] => Equal17.IN5
i_Funct[2] => Equal18.IN3
i_Funct[2] => Equal19.IN4
i_Funct[2] => Equal20.IN4
i_Funct[2] => Equal21.IN1
i_Funct[2] => Equal22.IN3
i_Funct[2] => Equal23.IN3
i_Funct[2] => Equal24.IN3
i_Funct[2] => Equal25.IN2
i_Funct[2] => Equal26.IN2
i_Funct[2] => Equal27.IN2
i_Funct[3] => Equal15.IN1
i_Funct[3] => Equal16.IN1
i_Funct[3] => Equal17.IN1
i_Funct[3] => Equal18.IN1
i_Funct[3] => Equal19.IN1
i_Funct[3] => Equal20.IN1
i_Funct[3] => Equal21.IN4
i_Funct[3] => Equal22.IN2
i_Funct[3] => Equal23.IN2
i_Funct[3] => Equal24.IN2
i_Funct[3] => Equal25.IN1
i_Funct[3] => Equal26.IN1
i_Funct[3] => Equal27.IN5
i_Funct[4] => Equal15.IN0
i_Funct[4] => Equal16.IN0
i_Funct[4] => Equal17.IN0
i_Funct[4] => Equal18.IN0
i_Funct[4] => Equal19.IN0
i_Funct[4] => Equal20.IN0
i_Funct[4] => Equal21.IN0
i_Funct[4] => Equal22.IN1
i_Funct[4] => Equal23.IN1
i_Funct[4] => Equal24.IN1
i_Funct[4] => Equal25.IN0
i_Funct[4] => Equal26.IN0
i_Funct[4] => Equal27.IN1
i_Funct[5] => Equal15.IN5
i_Funct[5] => Equal16.IN4
i_Funct[5] => Equal17.IN4
i_Funct[5] => Equal18.IN2
i_Funct[5] => Equal19.IN3
i_Funct[5] => Equal20.IN3
i_Funct[5] => Equal21.IN3
i_Funct[5] => Equal22.IN0
i_Funct[5] => Equal23.IN0
i_Funct[5] => Equal24.IN0
i_Funct[5] => Equal25.IN4
i_Funct[5] => Equal26.IN3
i_Funct[5] => Equal27.IN0
o_RegDst <= o_RegDst.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= o_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
o_MemToReg <= o_MemToReg.DB_MAX_OUTPUT_PORT_TYPE
o_MemWrite <= o_MemWrite.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= o_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[0] <= o_ALUOp.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[1] <= o_ALUOp.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[2] <= o_ALUOp.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[3] <= o_ALUOp.DB_MAX_OUTPUT_PORT_TYPE
o_Signed <= o_Signed.DB_MAX_OUTPUT_PORT_TYPE
o_shiftType <= o_shiftType.DB_MAX_OUTPUT_PORT_TYPE
o_Bne <= o_Bne.DB_MAX_OUTPUT_PORT_TYPE
o_Beq <= o_Beq.DB_MAX_OUTPUT_PORT_TYPE
o_Jr <= o_Jr.DB_MAX_OUTPUT_PORT_TYPE
o_Jal <= o_Jal.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= o_Branch.DB_MAX_OUTPUT_PORT_TYPE
o_Jump <= o_Jump.DB_MAX_OUTPUT_PORT_TYPE
o_Lui <= o_Lui.DB_MAX_OUTPUT_PORT_TYPE
o_Halt <= o_Halt.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|dffg_n:instPC|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg_n:instPC|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRSTPC|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instNXTPC|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit
i_PC4[0] => Full_Adder_N:instPCBranchAdder.i_A[0]
i_PC4[0] => mux2t1_N:Branch_Select.i_D0[0]
i_PC4[1] => Full_Adder_N:instPCBranchAdder.i_A[1]
i_PC4[1] => mux2t1_N:Branch_Select.i_D0[1]
i_PC4[2] => Full_Adder_N:instPCBranchAdder.i_A[2]
i_PC4[2] => mux2t1_N:Branch_Select.i_D0[2]
i_PC4[3] => Full_Adder_N:instPCBranchAdder.i_A[3]
i_PC4[3] => mux2t1_N:Branch_Select.i_D0[3]
i_PC4[4] => Full_Adder_N:instPCBranchAdder.i_A[4]
i_PC4[4] => mux2t1_N:Branch_Select.i_D0[4]
i_PC4[5] => Full_Adder_N:instPCBranchAdder.i_A[5]
i_PC4[5] => mux2t1_N:Branch_Select.i_D0[5]
i_PC4[6] => Full_Adder_N:instPCBranchAdder.i_A[6]
i_PC4[6] => mux2t1_N:Branch_Select.i_D0[6]
i_PC4[7] => Full_Adder_N:instPCBranchAdder.i_A[7]
i_PC4[7] => mux2t1_N:Branch_Select.i_D0[7]
i_PC4[8] => Full_Adder_N:instPCBranchAdder.i_A[8]
i_PC4[8] => mux2t1_N:Branch_Select.i_D0[8]
i_PC4[9] => Full_Adder_N:instPCBranchAdder.i_A[9]
i_PC4[9] => mux2t1_N:Branch_Select.i_D0[9]
i_PC4[10] => Full_Adder_N:instPCBranchAdder.i_A[10]
i_PC4[10] => mux2t1_N:Branch_Select.i_D0[10]
i_PC4[11] => Full_Adder_N:instPCBranchAdder.i_A[11]
i_PC4[11] => mux2t1_N:Branch_Select.i_D0[11]
i_PC4[12] => Full_Adder_N:instPCBranchAdder.i_A[12]
i_PC4[12] => mux2t1_N:Branch_Select.i_D0[12]
i_PC4[13] => Full_Adder_N:instPCBranchAdder.i_A[13]
i_PC4[13] => mux2t1_N:Branch_Select.i_D0[13]
i_PC4[14] => Full_Adder_N:instPCBranchAdder.i_A[14]
i_PC4[14] => mux2t1_N:Branch_Select.i_D0[14]
i_PC4[15] => Full_Adder_N:instPCBranchAdder.i_A[15]
i_PC4[15] => mux2t1_N:Branch_Select.i_D0[15]
i_PC4[16] => Full_Adder_N:instPCBranchAdder.i_A[16]
i_PC4[16] => mux2t1_N:Branch_Select.i_D0[16]
i_PC4[17] => Full_Adder_N:instPCBranchAdder.i_A[17]
i_PC4[17] => mux2t1_N:Branch_Select.i_D0[17]
i_PC4[18] => Full_Adder_N:instPCBranchAdder.i_A[18]
i_PC4[18] => mux2t1_N:Branch_Select.i_D0[18]
i_PC4[19] => Full_Adder_N:instPCBranchAdder.i_A[19]
i_PC4[19] => mux2t1_N:Branch_Select.i_D0[19]
i_PC4[20] => Full_Adder_N:instPCBranchAdder.i_A[20]
i_PC4[20] => mux2t1_N:Branch_Select.i_D0[20]
i_PC4[21] => Full_Adder_N:instPCBranchAdder.i_A[21]
i_PC4[21] => mux2t1_N:Branch_Select.i_D0[21]
i_PC4[22] => Full_Adder_N:instPCBranchAdder.i_A[22]
i_PC4[22] => mux2t1_N:Branch_Select.i_D0[22]
i_PC4[23] => Full_Adder_N:instPCBranchAdder.i_A[23]
i_PC4[23] => mux2t1_N:Branch_Select.i_D0[23]
i_PC4[24] => Full_Adder_N:instPCBranchAdder.i_A[24]
i_PC4[24] => mux2t1_N:Branch_Select.i_D0[24]
i_PC4[25] => Full_Adder_N:instPCBranchAdder.i_A[25]
i_PC4[25] => mux2t1_N:Branch_Select.i_D0[25]
i_PC4[26] => Full_Adder_N:instPCBranchAdder.i_A[26]
i_PC4[26] => mux2t1_N:Branch_Select.i_D0[26]
i_PC4[27] => Full_Adder_N:instPCBranchAdder.i_A[27]
i_PC4[27] => mux2t1_N:Branch_Select.i_D0[27]
i_PC4[28] => Full_Adder_N:instPCBranchAdder.i_A[28]
i_PC4[28] => mux2t1_N:Branch_Select.i_D0[28]
i_PC4[28] => mux2t1_N:Jump_Select.i_D1[28]
i_PC4[29] => Full_Adder_N:instPCBranchAdder.i_A[29]
i_PC4[29] => mux2t1_N:Branch_Select.i_D0[29]
i_PC4[29] => mux2t1_N:Jump_Select.i_D1[29]
i_PC4[30] => Full_Adder_N:instPCBranchAdder.i_A[30]
i_PC4[30] => mux2t1_N:Branch_Select.i_D0[30]
i_PC4[30] => mux2t1_N:Jump_Select.i_D1[30]
i_PC4[31] => Full_Adder_N:instPCBranchAdder.i_A[31]
i_PC4[31] => mux2t1_N:Branch_Select.i_D0[31]
i_PC4[31] => mux2t1_N:Jump_Select.i_D1[31]
i_BranchAddr[0] => BarrelShifter:instBranchShifter.i_data[0]
i_BranchAddr[1] => BarrelShifter:instBranchShifter.i_data[1]
i_BranchAddr[2] => BarrelShifter:instBranchShifter.i_data[2]
i_BranchAddr[3] => BarrelShifter:instBranchShifter.i_data[3]
i_BranchAddr[4] => BarrelShifter:instBranchShifter.i_data[4]
i_BranchAddr[5] => BarrelShifter:instBranchShifter.i_data[5]
i_BranchAddr[6] => BarrelShifter:instBranchShifter.i_data[6]
i_BranchAddr[7] => BarrelShifter:instBranchShifter.i_data[7]
i_BranchAddr[8] => BarrelShifter:instBranchShifter.i_data[8]
i_BranchAddr[9] => BarrelShifter:instBranchShifter.i_data[9]
i_BranchAddr[10] => BarrelShifter:instBranchShifter.i_data[10]
i_BranchAddr[11] => BarrelShifter:instBranchShifter.i_data[11]
i_BranchAddr[12] => BarrelShifter:instBranchShifter.i_data[12]
i_BranchAddr[13] => BarrelShifter:instBranchShifter.i_data[13]
i_BranchAddr[14] => BarrelShifter:instBranchShifter.i_data[14]
i_BranchAddr[15] => BarrelShifter:instBranchShifter.i_data[15]
i_BranchAddr[16] => BarrelShifter:instBranchShifter.i_data[16]
i_BranchAddr[17] => BarrelShifter:instBranchShifter.i_data[17]
i_BranchAddr[18] => BarrelShifter:instBranchShifter.i_data[18]
i_BranchAddr[19] => BarrelShifter:instBranchShifter.i_data[19]
i_BranchAddr[20] => BarrelShifter:instBranchShifter.i_data[20]
i_BranchAddr[21] => BarrelShifter:instBranchShifter.i_data[21]
i_BranchAddr[22] => BarrelShifter:instBranchShifter.i_data[22]
i_BranchAddr[23] => BarrelShifter:instBranchShifter.i_data[23]
i_BranchAddr[24] => BarrelShifter:instBranchShifter.i_data[24]
i_BranchAddr[25] => BarrelShifter:instBranchShifter.i_data[25]
i_BranchAddr[26] => BarrelShifter:instBranchShifter.i_data[26]
i_BranchAddr[27] => BarrelShifter:instBranchShifter.i_data[27]
i_BranchAddr[28] => BarrelShifter:instBranchShifter.i_data[28]
i_BranchAddr[29] => BarrelShifter:instBranchShifter.i_data[29]
i_BranchAddr[30] => BarrelShifter:instBranchShifter.i_data[30]
i_BranchAddr[31] => BarrelShifter:instBranchShifter.i_data[31]
i_JumpAddr[0] => BarrelShifter:instJumpAddressShift.i_data[0]
i_JumpAddr[1] => BarrelShifter:instJumpAddressShift.i_data[1]
i_JumpAddr[2] => BarrelShifter:instJumpAddressShift.i_data[2]
i_JumpAddr[3] => BarrelShifter:instJumpAddressShift.i_data[3]
i_JumpAddr[4] => BarrelShifter:instJumpAddressShift.i_data[4]
i_JumpAddr[5] => BarrelShifter:instJumpAddressShift.i_data[5]
i_JumpAddr[6] => BarrelShifter:instJumpAddressShift.i_data[6]
i_JumpAddr[7] => BarrelShifter:instJumpAddressShift.i_data[7]
i_JumpAddr[8] => BarrelShifter:instJumpAddressShift.i_data[8]
i_JumpAddr[9] => BarrelShifter:instJumpAddressShift.i_data[9]
i_JumpAddr[10] => BarrelShifter:instJumpAddressShift.i_data[10]
i_JumpAddr[11] => BarrelShifter:instJumpAddressShift.i_data[11]
i_JumpAddr[12] => BarrelShifter:instJumpAddressShift.i_data[12]
i_JumpAddr[13] => BarrelShifter:instJumpAddressShift.i_data[13]
i_JumpAddr[14] => BarrelShifter:instJumpAddressShift.i_data[14]
i_JumpAddr[15] => BarrelShifter:instJumpAddressShift.i_data[15]
i_JumpAddr[16] => BarrelShifter:instJumpAddressShift.i_data[16]
i_JumpAddr[17] => BarrelShifter:instJumpAddressShift.i_data[17]
i_JumpAddr[18] => BarrelShifter:instJumpAddressShift.i_data[18]
i_JumpAddr[19] => BarrelShifter:instJumpAddressShift.i_data[19]
i_JumpAddr[20] => BarrelShifter:instJumpAddressShift.i_data[20]
i_JumpAddr[21] => BarrelShifter:instJumpAddressShift.i_data[21]
i_JumpAddr[22] => BarrelShifter:instJumpAddressShift.i_data[22]
i_JumpAddr[23] => BarrelShifter:instJumpAddressShift.i_data[23]
i_JumpAddr[24] => BarrelShifter:instJumpAddressShift.i_data[24]
i_JumpAddr[25] => BarrelShifter:instJumpAddressShift.i_data[25]
i_JumpAddr[26] => BarrelShifter:instJumpAddressShift.i_data[26]
i_JumpAddr[27] => BarrelShifter:instJumpAddressShift.i_data[27]
i_JumpAddr[28] => BarrelShifter:instJumpAddressShift.i_data[28]
i_JumpAddr[29] => BarrelShifter:instJumpAddressShift.i_data[29]
i_JumpAddr[30] => BarrelShifter:instJumpAddressShift.i_data[30]
i_JumpAddr[31] => BarrelShifter:instJumpAddressShift.i_data[31]
i_A[0] => s_XOR[0].IN0
i_A[0] => mux2t1_N:JR_Select.i_D1[0]
i_A[1] => s_XOR[1].IN0
i_A[1] => mux2t1_N:JR_Select.i_D1[1]
i_A[2] => s_XOR[2].IN0
i_A[2] => mux2t1_N:JR_Select.i_D1[2]
i_A[3] => s_XOR[3].IN0
i_A[3] => mux2t1_N:JR_Select.i_D1[3]
i_A[4] => s_XOR[4].IN0
i_A[4] => mux2t1_N:JR_Select.i_D1[4]
i_A[5] => s_XOR[5].IN0
i_A[5] => mux2t1_N:JR_Select.i_D1[5]
i_A[6] => s_XOR[6].IN0
i_A[6] => mux2t1_N:JR_Select.i_D1[6]
i_A[7] => s_XOR[7].IN0
i_A[7] => mux2t1_N:JR_Select.i_D1[7]
i_A[8] => s_XOR[8].IN0
i_A[8] => mux2t1_N:JR_Select.i_D1[8]
i_A[9] => s_XOR[9].IN0
i_A[9] => mux2t1_N:JR_Select.i_D1[9]
i_A[10] => s_XOR[10].IN0
i_A[10] => mux2t1_N:JR_Select.i_D1[10]
i_A[11] => s_XOR[11].IN0
i_A[11] => mux2t1_N:JR_Select.i_D1[11]
i_A[12] => s_XOR[12].IN0
i_A[12] => mux2t1_N:JR_Select.i_D1[12]
i_A[13] => s_XOR[13].IN0
i_A[13] => mux2t1_N:JR_Select.i_D1[13]
i_A[14] => s_XOR[14].IN0
i_A[14] => mux2t1_N:JR_Select.i_D1[14]
i_A[15] => s_XOR[15].IN0
i_A[15] => mux2t1_N:JR_Select.i_D1[15]
i_A[16] => s_XOR[16].IN0
i_A[16] => mux2t1_N:JR_Select.i_D1[16]
i_A[17] => s_XOR[17].IN0
i_A[17] => mux2t1_N:JR_Select.i_D1[17]
i_A[18] => s_XOR[18].IN0
i_A[18] => mux2t1_N:JR_Select.i_D1[18]
i_A[19] => s_XOR[19].IN0
i_A[19] => mux2t1_N:JR_Select.i_D1[19]
i_A[20] => s_XOR[20].IN0
i_A[20] => mux2t1_N:JR_Select.i_D1[20]
i_A[21] => s_XOR[21].IN0
i_A[21] => mux2t1_N:JR_Select.i_D1[21]
i_A[22] => s_XOR[22].IN0
i_A[22] => mux2t1_N:JR_Select.i_D1[22]
i_A[23] => s_XOR[23].IN0
i_A[23] => mux2t1_N:JR_Select.i_D1[23]
i_A[24] => s_XOR[24].IN0
i_A[24] => mux2t1_N:JR_Select.i_D1[24]
i_A[25] => s_XOR[25].IN0
i_A[25] => mux2t1_N:JR_Select.i_D1[25]
i_A[26] => s_XOR[26].IN0
i_A[26] => mux2t1_N:JR_Select.i_D1[26]
i_A[27] => s_XOR[27].IN0
i_A[27] => mux2t1_N:JR_Select.i_D1[27]
i_A[28] => s_XOR[28].IN0
i_A[28] => mux2t1_N:JR_Select.i_D1[28]
i_A[29] => s_XOR[29].IN0
i_A[29] => mux2t1_N:JR_Select.i_D1[29]
i_A[30] => s_XOR[30].IN0
i_A[30] => mux2t1_N:JR_Select.i_D1[30]
i_A[31] => s_XOR[31].IN0
i_A[31] => mux2t1_N:JR_Select.i_D1[31]
i_B[0] => s_XOR[0].IN1
i_B[1] => s_XOR[1].IN1
i_B[2] => s_XOR[2].IN1
i_B[3] => s_XOR[3].IN1
i_B[4] => s_XOR[4].IN1
i_B[5] => s_XOR[5].IN1
i_B[6] => s_XOR[6].IN1
i_B[7] => s_XOR[7].IN1
i_B[8] => s_XOR[8].IN1
i_B[9] => s_XOR[9].IN1
i_B[10] => s_XOR[10].IN1
i_B[11] => s_XOR[11].IN1
i_B[12] => s_XOR[12].IN1
i_B[13] => s_XOR[13].IN1
i_B[14] => s_XOR[14].IN1
i_B[15] => s_XOR[15].IN1
i_B[16] => s_XOR[16].IN1
i_B[17] => s_XOR[17].IN1
i_B[18] => s_XOR[18].IN1
i_B[19] => s_XOR[19].IN1
i_B[20] => s_XOR[20].IN1
i_B[21] => s_XOR[21].IN1
i_B[22] => s_XOR[22].IN1
i_B[23] => s_XOR[23].IN1
i_B[24] => s_XOR[24].IN1
i_B[25] => s_XOR[25].IN1
i_B[26] => s_XOR[26].IN1
i_B[27] => s_XOR[27].IN1
i_B[28] => s_XOR[28].IN1
i_B[29] => s_XOR[29].IN1
i_B[30] => s_XOR[30].IN1
i_B[31] => s_XOR[31].IN1
i_Jr => mux2t1_N:JR_Select.i_S
i_Branch => s_toBranch.IN1
i_Bne => s_bne_branch.IN1
i_Jump => o_JumpOrBranch.IN1
i_Jump => mux2t1_N:Jump_Select.i_S
o_PC[0] <= mux2t1_N:JR_Select.o_O[0]
o_PC[1] <= mux2t1_N:JR_Select.o_O[1]
o_PC[2] <= mux2t1_N:JR_Select.o_O[2]
o_PC[3] <= mux2t1_N:JR_Select.o_O[3]
o_PC[4] <= mux2t1_N:JR_Select.o_O[4]
o_PC[5] <= mux2t1_N:JR_Select.o_O[5]
o_PC[6] <= mux2t1_N:JR_Select.o_O[6]
o_PC[7] <= mux2t1_N:JR_Select.o_O[7]
o_PC[8] <= mux2t1_N:JR_Select.o_O[8]
o_PC[9] <= mux2t1_N:JR_Select.o_O[9]
o_PC[10] <= mux2t1_N:JR_Select.o_O[10]
o_PC[11] <= mux2t1_N:JR_Select.o_O[11]
o_PC[12] <= mux2t1_N:JR_Select.o_O[12]
o_PC[13] <= mux2t1_N:JR_Select.o_O[13]
o_PC[14] <= mux2t1_N:JR_Select.o_O[14]
o_PC[15] <= mux2t1_N:JR_Select.o_O[15]
o_PC[16] <= mux2t1_N:JR_Select.o_O[16]
o_PC[17] <= mux2t1_N:JR_Select.o_O[17]
o_PC[18] <= mux2t1_N:JR_Select.o_O[18]
o_PC[19] <= mux2t1_N:JR_Select.o_O[19]
o_PC[20] <= mux2t1_N:JR_Select.o_O[20]
o_PC[21] <= mux2t1_N:JR_Select.o_O[21]
o_PC[22] <= mux2t1_N:JR_Select.o_O[22]
o_PC[23] <= mux2t1_N:JR_Select.o_O[23]
o_PC[24] <= mux2t1_N:JR_Select.o_O[24]
o_PC[25] <= mux2t1_N:JR_Select.o_O[25]
o_PC[26] <= mux2t1_N:JR_Select.o_O[26]
o_PC[27] <= mux2t1_N:JR_Select.o_O[27]
o_PC[28] <= mux2t1_N:JR_Select.o_O[28]
o_PC[29] <= mux2t1_N:JR_Select.o_O[29]
o_PC[30] <= mux2t1_N:JR_Select.o_O[30]
o_PC[31] <= mux2t1_N:JR_Select.o_O[31]
o_JumpOrBranch <= o_JumpOrBranch.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector
i_F[0] => org2:FIRST_OR:0:OR1.i_A
i_F[1] => org2:FIRST_OR:0:OR1.i_B
i_F[2] => org2:FIRST_OR:1:OR1.i_A
i_F[3] => org2:FIRST_OR:1:OR1.i_B
i_F[4] => org2:FIRST_OR:2:OR1.i_A
i_F[5] => org2:FIRST_OR:2:OR1.i_B
i_F[6] => org2:FIRST_OR:3:OR1.i_A
i_F[7] => org2:FIRST_OR:3:OR1.i_B
i_F[8] => org2:FIRST_OR:4:OR1.i_A
i_F[9] => org2:FIRST_OR:4:OR1.i_B
i_F[10] => org2:FIRST_OR:5:OR1.i_A
i_F[11] => org2:FIRST_OR:5:OR1.i_B
i_F[12] => org2:FIRST_OR:6:OR1.i_A
i_F[13] => org2:FIRST_OR:6:OR1.i_B
i_F[14] => org2:FIRST_OR:7:OR1.i_A
i_F[15] => org2:FIRST_OR:7:OR1.i_B
i_F[16] => org2:FIRST_OR:8:OR1.i_A
i_F[17] => org2:FIRST_OR:8:OR1.i_B
i_F[18] => org2:FIRST_OR:9:OR1.i_A
i_F[19] => org2:FIRST_OR:9:OR1.i_B
i_F[20] => org2:FIRST_OR:10:OR1.i_A
i_F[21] => org2:FIRST_OR:10:OR1.i_B
i_F[22] => org2:FIRST_OR:11:OR1.i_A
i_F[23] => org2:FIRST_OR:11:OR1.i_B
i_F[24] => org2:FIRST_OR:12:OR1.i_A
i_F[25] => org2:FIRST_OR:12:OR1.i_B
i_F[26] => org2:FIRST_OR:13:OR1.i_A
i_F[27] => org2:FIRST_OR:13:OR1.i_B
i_F[28] => org2:FIRST_OR:14:OR1.i_A
i_F[29] => org2:FIRST_OR:14:OR1.i_B
i_F[30] => org2:FIRST_OR:15:OR1.i_A
i_F[31] => org2:FIRST_OR:15:OR1.i_B
o_zero <= org2:ouput_or.o_F


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:0:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:1:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:2:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:3:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:4:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:5:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:6:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:7:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:8:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:9:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:10:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:11:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:12:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:13:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:14:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FIRST_OR:15:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:0:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:1:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:2:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:3:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:4:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:5:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:6:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\SECOND_OR:7:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\THIRD_OR:0:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\THIRD_OR:1:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\THIRD_OR:2:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\THIRD_OR:3:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FOURTH_OR:0:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:\FOURTH_OR:1:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|ZeroDetector:zero_detector|org2:ouput_or
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|BarrelShifter:instBranchShifter
i_data[0] => right_shift_stages[0][0].DATAA
i_data[0] => left_shift_stages[0][1].DATAB
i_data[0] => left_shift_stages[0][0].DATAA
i_data[1] => right_shift_stages[0][1].DATAA
i_data[1] => right_shift_stages[0][0].DATAB
i_data[1] => left_shift_stages[0][2].DATAB
i_data[1] => left_shift_stages[0][1].DATAA
i_data[2] => right_shift_stages[0][2].DATAA
i_data[2] => right_shift_stages[0][1].DATAB
i_data[2] => left_shift_stages[0][3].DATAB
i_data[2] => left_shift_stages[0][2].DATAA
i_data[3] => right_shift_stages[0][3].DATAA
i_data[3] => right_shift_stages[0][2].DATAB
i_data[3] => left_shift_stages[0][4].DATAB
i_data[3] => left_shift_stages[0][3].DATAA
i_data[4] => right_shift_stages[0][4].DATAA
i_data[4] => right_shift_stages[0][3].DATAB
i_data[4] => left_shift_stages[0][5].DATAB
i_data[4] => left_shift_stages[0][4].DATAA
i_data[5] => right_shift_stages[0][5].DATAA
i_data[5] => right_shift_stages[0][4].DATAB
i_data[5] => left_shift_stages[0][6].DATAB
i_data[5] => left_shift_stages[0][5].DATAA
i_data[6] => right_shift_stages[0][6].DATAA
i_data[6] => right_shift_stages[0][5].DATAB
i_data[6] => left_shift_stages[0][7].DATAB
i_data[6] => left_shift_stages[0][6].DATAA
i_data[7] => right_shift_stages[0][7].DATAA
i_data[7] => right_shift_stages[0][6].DATAB
i_data[7] => left_shift_stages[0][8].DATAB
i_data[7] => left_shift_stages[0][7].DATAA
i_data[8] => right_shift_stages[0][8].DATAA
i_data[8] => right_shift_stages[0][7].DATAB
i_data[8] => left_shift_stages[0][9].DATAB
i_data[8] => left_shift_stages[0][8].DATAA
i_data[9] => right_shift_stages[0][9].DATAA
i_data[9] => right_shift_stages[0][8].DATAB
i_data[9] => left_shift_stages[0][10].DATAB
i_data[9] => left_shift_stages[0][9].DATAA
i_data[10] => right_shift_stages[0][10].DATAA
i_data[10] => right_shift_stages[0][9].DATAB
i_data[10] => left_shift_stages[0][11].DATAB
i_data[10] => left_shift_stages[0][10].DATAA
i_data[11] => right_shift_stages[0][11].DATAA
i_data[11] => right_shift_stages[0][10].DATAB
i_data[11] => left_shift_stages[0][12].DATAB
i_data[11] => left_shift_stages[0][11].DATAA
i_data[12] => right_shift_stages[0][12].DATAA
i_data[12] => right_shift_stages[0][11].DATAB
i_data[12] => left_shift_stages[0][13].DATAB
i_data[12] => left_shift_stages[0][12].DATAA
i_data[13] => right_shift_stages[0][13].DATAA
i_data[13] => right_shift_stages[0][12].DATAB
i_data[13] => left_shift_stages[0][14].DATAB
i_data[13] => left_shift_stages[0][13].DATAA
i_data[14] => right_shift_stages[0][14].DATAA
i_data[14] => right_shift_stages[0][13].DATAB
i_data[14] => left_shift_stages[0][15].DATAB
i_data[14] => left_shift_stages[0][14].DATAA
i_data[15] => right_shift_stages[0][15].DATAA
i_data[15] => right_shift_stages[0][14].DATAB
i_data[15] => left_shift_stages[0][16].DATAB
i_data[15] => left_shift_stages[0][15].DATAA
i_data[16] => right_shift_stages[0][16].DATAA
i_data[16] => right_shift_stages[0][15].DATAB
i_data[16] => left_shift_stages[0][17].DATAB
i_data[16] => left_shift_stages[0][16].DATAA
i_data[17] => right_shift_stages[0][17].DATAA
i_data[17] => right_shift_stages[0][16].DATAB
i_data[17] => left_shift_stages[0][18].DATAB
i_data[17] => left_shift_stages[0][17].DATAA
i_data[18] => right_shift_stages[0][18].DATAA
i_data[18] => right_shift_stages[0][17].DATAB
i_data[18] => left_shift_stages[0][19].DATAB
i_data[18] => left_shift_stages[0][18].DATAA
i_data[19] => right_shift_stages[0][19].DATAA
i_data[19] => right_shift_stages[0][18].DATAB
i_data[19] => left_shift_stages[0][20].DATAB
i_data[19] => left_shift_stages[0][19].DATAA
i_data[20] => right_shift_stages[0][20].DATAA
i_data[20] => right_shift_stages[0][19].DATAB
i_data[20] => left_shift_stages[0][21].DATAB
i_data[20] => left_shift_stages[0][20].DATAA
i_data[21] => right_shift_stages[0][21].DATAA
i_data[21] => right_shift_stages[0][20].DATAB
i_data[21] => left_shift_stages[0][22].DATAB
i_data[21] => left_shift_stages[0][21].DATAA
i_data[22] => right_shift_stages[0][22].DATAA
i_data[22] => right_shift_stages[0][21].DATAB
i_data[22] => left_shift_stages[0][23].DATAB
i_data[22] => left_shift_stages[0][22].DATAA
i_data[23] => right_shift_stages[0][23].DATAA
i_data[23] => right_shift_stages[0][22].DATAB
i_data[23] => left_shift_stages[0][24].DATAB
i_data[23] => left_shift_stages[0][23].DATAA
i_data[24] => right_shift_stages[0][24].DATAA
i_data[24] => right_shift_stages[0][23].DATAB
i_data[24] => left_shift_stages[0][25].DATAB
i_data[24] => left_shift_stages[0][24].DATAA
i_data[25] => right_shift_stages[0][25].DATAA
i_data[25] => right_shift_stages[0][24].DATAB
i_data[25] => left_shift_stages[0][26].DATAB
i_data[25] => left_shift_stages[0][25].DATAA
i_data[26] => right_shift_stages[0][26].DATAA
i_data[26] => right_shift_stages[0][25].DATAB
i_data[26] => left_shift_stages[0][27].DATAB
i_data[26] => left_shift_stages[0][26].DATAA
i_data[27] => right_shift_stages[0][27].DATAA
i_data[27] => right_shift_stages[0][26].DATAB
i_data[27] => left_shift_stages[0][28].DATAB
i_data[27] => left_shift_stages[0][27].DATAA
i_data[28] => right_shift_stages[0][28].DATAA
i_data[28] => right_shift_stages[0][27].DATAB
i_data[28] => left_shift_stages[0][29].DATAB
i_data[28] => left_shift_stages[0][28].DATAA
i_data[29] => right_shift_stages[0][29].DATAA
i_data[29] => right_shift_stages[0][28].DATAB
i_data[29] => left_shift_stages[0][30].DATAB
i_data[29] => left_shift_stages[0][29].DATAA
i_data[30] => right_shift_stages[0][30].DATAA
i_data[30] => right_shift_stages[0][29].DATAB
i_data[30] => left_shift_stages[0][31].DATAB
i_data[30] => left_shift_stages[0][30].DATAA
i_data[31] => sign_bit.DATAA
i_data[31] => right_shift_stages[0][31].DATAA
i_data[31] => right_shift_stages[0][30].DATAB
i_data[31] => left_shift_stages[0][31].DATAA
i_logic_arithmetic => sign_bit.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][31].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][30].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][29].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][28].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][27].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][26].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][25].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][24].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][23].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][22].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][21].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][20].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][19].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][18].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][17].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][16].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][15].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][14].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][13].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][12].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][11].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][10].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][9].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][8].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][7].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][6].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][5].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][4].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][3].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][2].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][1].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][0].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][31].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][30].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][29].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][28].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][27].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][26].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][25].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][24].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][23].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][22].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][21].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][20].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][19].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][18].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][17].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][16].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][15].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][14].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][13].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][12].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][11].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][10].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][9].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][8].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][7].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][6].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][5].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][4].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][3].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][2].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][1].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][0].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][31].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][30].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][29].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][28].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][27].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][26].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][25].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][24].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][23].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][22].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][21].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][20].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][19].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][18].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][17].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][16].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][15].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][14].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][13].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][12].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][11].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][10].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][9].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][8].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][7].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][6].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][5].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][4].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][3].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][2].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][1].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][0].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][31].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][30].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][29].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][28].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][27].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][26].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][25].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][24].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][23].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][22].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][21].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][20].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][19].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][18].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][17].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][16].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][15].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][14].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][13].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][12].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][11].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][10].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][9].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][8].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][7].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][6].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][5].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][4].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][3].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][2].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][1].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][0].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][31].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][30].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][29].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][28].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][27].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][26].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][25].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][24].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][23].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][22].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][21].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][20].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][19].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][18].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][17].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][16].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][15].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][14].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][13].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][12].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][11].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][10].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][9].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][8].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][7].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][6].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][5].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][4].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][3].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][2].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][1].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][0].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][31].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][30].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][29].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][28].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][27].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][26].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][25].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][24].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][23].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][22].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][21].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][20].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][19].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][18].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][17].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][16].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][15].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][14].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][13].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][12].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][11].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][10].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][9].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][8].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][7].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][6].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][5].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][4].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][3].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][2].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][1].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][0].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][31].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][30].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][29].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][28].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][27].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][26].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][25].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][24].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][23].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][22].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][21].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][20].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][19].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][18].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][17].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][16].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][15].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][14].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][13].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][12].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][11].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][10].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][9].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][8].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][7].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][6].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][5].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][4].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][3].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][2].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][1].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][0].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][31].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][30].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][29].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][28].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][27].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][26].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][25].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][24].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][23].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][22].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][21].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][20].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][19].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][18].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][17].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][16].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][15].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][14].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][13].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][12].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][11].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][10].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][9].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][8].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][7].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][6].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][5].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][4].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][3].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][2].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][1].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][0].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[31].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[30].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[29].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[28].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[27].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[26].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[25].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[24].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[23].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[22].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[21].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[20].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[19].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[18].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[17].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[16].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[15].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[14].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[13].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[12].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[11].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[10].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[9].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[8].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[7].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[6].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[5].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[4].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[3].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[2].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[1].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[0].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[31].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[30].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[29].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[28].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[27].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[26].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[25].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[24].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[23].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[22].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[21].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[20].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[19].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[18].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[17].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[16].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[15].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[14].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[13].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[12].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[11].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[10].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[9].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[8].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[7].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[6].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[5].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[4].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[3].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[2].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[1].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[0].OUTPUTSELECT
o_Out[0] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[1] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[2] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[3] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[4] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[5] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[6] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[7] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[8] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[9] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[10] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[11] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[12] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[13] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[14] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[15] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[16] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[17] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[18] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[19] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[20] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[21] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[22] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[23] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[24] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[25] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[26] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[27] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[28] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[29] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[30] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[31] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder
i_C => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_C
i_A[0] => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_A
i_A[1] => Full_Adder:G_NBit_FullAdder:1:FullAdderI.i_A
i_A[2] => Full_Adder:G_NBit_FullAdder:2:FullAdderI.i_A
i_A[3] => Full_Adder:G_NBit_FullAdder:3:FullAdderI.i_A
i_A[4] => Full_Adder:G_NBit_FullAdder:4:FullAdderI.i_A
i_A[5] => Full_Adder:G_NBit_FullAdder:5:FullAdderI.i_A
i_A[6] => Full_Adder:G_NBit_FullAdder:6:FullAdderI.i_A
i_A[7] => Full_Adder:G_NBit_FullAdder:7:FullAdderI.i_A
i_A[8] => Full_Adder:G_NBit_FullAdder:8:FullAdderI.i_A
i_A[9] => Full_Adder:G_NBit_FullAdder:9:FullAdderI.i_A
i_A[10] => Full_Adder:G_NBit_FullAdder:10:FullAdderI.i_A
i_A[11] => Full_Adder:G_NBit_FullAdder:11:FullAdderI.i_A
i_A[12] => Full_Adder:G_NBit_FullAdder:12:FullAdderI.i_A
i_A[13] => Full_Adder:G_NBit_FullAdder:13:FullAdderI.i_A
i_A[14] => Full_Adder:G_NBit_FullAdder:14:FullAdderI.i_A
i_A[15] => Full_Adder:G_NBit_FullAdder:15:FullAdderI.i_A
i_A[16] => Full_Adder:G_NBit_FullAdder:16:FullAdderI.i_A
i_A[17] => Full_Adder:G_NBit_FullAdder:17:FullAdderI.i_A
i_A[18] => Full_Adder:G_NBit_FullAdder:18:FullAdderI.i_A
i_A[19] => Full_Adder:G_NBit_FullAdder:19:FullAdderI.i_A
i_A[20] => Full_Adder:G_NBit_FullAdder:20:FullAdderI.i_A
i_A[21] => Full_Adder:G_NBit_FullAdder:21:FullAdderI.i_A
i_A[22] => Full_Adder:G_NBit_FullAdder:22:FullAdderI.i_A
i_A[23] => Full_Adder:G_NBit_FullAdder:23:FullAdderI.i_A
i_A[24] => Full_Adder:G_NBit_FullAdder:24:FullAdderI.i_A
i_A[25] => Full_Adder:G_NBit_FullAdder:25:FullAdderI.i_A
i_A[26] => Full_Adder:G_NBit_FullAdder:26:FullAdderI.i_A
i_A[27] => Full_Adder:G_NBit_FullAdder:27:FullAdderI.i_A
i_A[28] => Full_Adder:G_NBit_FullAdder:28:FullAdderI.i_A
i_A[29] => Full_Adder:G_NBit_FullAdder:29:FullAdderI.i_A
i_A[30] => Full_Adder:G_NBit_FullAdder:30:FullAdderI.i_A
i_A[31] => Full_Adder:G_NBit_FullAdder:31:FullAdderI.i_A
i_B[0] => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_B
i_B[1] => Full_Adder:G_NBit_FullAdder:1:FullAdderI.i_B
i_B[2] => Full_Adder:G_NBit_FullAdder:2:FullAdderI.i_B
i_B[3] => Full_Adder:G_NBit_FullAdder:3:FullAdderI.i_B
i_B[4] => Full_Adder:G_NBit_FullAdder:4:FullAdderI.i_B
i_B[5] => Full_Adder:G_NBit_FullAdder:5:FullAdderI.i_B
i_B[6] => Full_Adder:G_NBit_FullAdder:6:FullAdderI.i_B
i_B[7] => Full_Adder:G_NBit_FullAdder:7:FullAdderI.i_B
i_B[8] => Full_Adder:G_NBit_FullAdder:8:FullAdderI.i_B
i_B[9] => Full_Adder:G_NBit_FullAdder:9:FullAdderI.i_B
i_B[10] => Full_Adder:G_NBit_FullAdder:10:FullAdderI.i_B
i_B[11] => Full_Adder:G_NBit_FullAdder:11:FullAdderI.i_B
i_B[12] => Full_Adder:G_NBit_FullAdder:12:FullAdderI.i_B
i_B[13] => Full_Adder:G_NBit_FullAdder:13:FullAdderI.i_B
i_B[14] => Full_Adder:G_NBit_FullAdder:14:FullAdderI.i_B
i_B[15] => Full_Adder:G_NBit_FullAdder:15:FullAdderI.i_B
i_B[16] => Full_Adder:G_NBit_FullAdder:16:FullAdderI.i_B
i_B[17] => Full_Adder:G_NBit_FullAdder:17:FullAdderI.i_B
i_B[18] => Full_Adder:G_NBit_FullAdder:18:FullAdderI.i_B
i_B[19] => Full_Adder:G_NBit_FullAdder:19:FullAdderI.i_B
i_B[20] => Full_Adder:G_NBit_FullAdder:20:FullAdderI.i_B
i_B[21] => Full_Adder:G_NBit_FullAdder:21:FullAdderI.i_B
i_B[22] => Full_Adder:G_NBit_FullAdder:22:FullAdderI.i_B
i_B[23] => Full_Adder:G_NBit_FullAdder:23:FullAdderI.i_B
i_B[24] => Full_Adder:G_NBit_FullAdder:24:FullAdderI.i_B
i_B[25] => Full_Adder:G_NBit_FullAdder:25:FullAdderI.i_B
i_B[26] => Full_Adder:G_NBit_FullAdder:26:FullAdderI.i_B
i_B[27] => Full_Adder:G_NBit_FullAdder:27:FullAdderI.i_B
i_B[28] => Full_Adder:G_NBit_FullAdder:28:FullAdderI.i_B
i_B[29] => Full_Adder:G_NBit_FullAdder:29:FullAdderI.i_B
i_B[30] => Full_Adder:G_NBit_FullAdder:30:FullAdderI.i_B
i_B[31] => Full_Adder:G_NBit_FullAdder:31:FullAdderI.i_B
o_S[0] <= Full_Adder:G_NBit_FullAdder:0:FullAdderI.o_S
o_S[1] <= Full_Adder:G_NBit_FullAdder:1:FullAdderI.o_S
o_S[2] <= Full_Adder:G_NBit_FullAdder:2:FullAdderI.o_S
o_S[3] <= Full_Adder:G_NBit_FullAdder:3:FullAdderI.o_S
o_S[4] <= Full_Adder:G_NBit_FullAdder:4:FullAdderI.o_S
o_S[5] <= Full_Adder:G_NBit_FullAdder:5:FullAdderI.o_S
o_S[6] <= Full_Adder:G_NBit_FullAdder:6:FullAdderI.o_S
o_S[7] <= Full_Adder:G_NBit_FullAdder:7:FullAdderI.o_S
o_S[8] <= Full_Adder:G_NBit_FullAdder:8:FullAdderI.o_S
o_S[9] <= Full_Adder:G_NBit_FullAdder:9:FullAdderI.o_S
o_S[10] <= Full_Adder:G_NBit_FullAdder:10:FullAdderI.o_S
o_S[11] <= Full_Adder:G_NBit_FullAdder:11:FullAdderI.o_S
o_S[12] <= Full_Adder:G_NBit_FullAdder:12:FullAdderI.o_S
o_S[13] <= Full_Adder:G_NBit_FullAdder:13:FullAdderI.o_S
o_S[14] <= Full_Adder:G_NBit_FullAdder:14:FullAdderI.o_S
o_S[15] <= Full_Adder:G_NBit_FullAdder:15:FullAdderI.o_S
o_S[16] <= Full_Adder:G_NBit_FullAdder:16:FullAdderI.o_S
o_S[17] <= Full_Adder:G_NBit_FullAdder:17:FullAdderI.o_S
o_S[18] <= Full_Adder:G_NBit_FullAdder:18:FullAdderI.o_S
o_S[19] <= Full_Adder:G_NBit_FullAdder:19:FullAdderI.o_S
o_S[20] <= Full_Adder:G_NBit_FullAdder:20:FullAdderI.o_S
o_S[21] <= Full_Adder:G_NBit_FullAdder:21:FullAdderI.o_S
o_S[22] <= Full_Adder:G_NBit_FullAdder:22:FullAdderI.o_S
o_S[23] <= Full_Adder:G_NBit_FullAdder:23:FullAdderI.o_S
o_S[24] <= Full_Adder:G_NBit_FullAdder:24:FullAdderI.o_S
o_S[25] <= Full_Adder:G_NBit_FullAdder:25:FullAdderI.o_S
o_S[26] <= Full_Adder:G_NBit_FullAdder:26:FullAdderI.o_S
o_S[27] <= Full_Adder:G_NBit_FullAdder:27:FullAdderI.o_S
o_S[28] <= Full_Adder:G_NBit_FullAdder:28:FullAdderI.o_S
o_S[29] <= Full_Adder:G_NBit_FullAdder:29:FullAdderI.o_S
o_S[30] <= Full_Adder:G_NBit_FullAdder:30:FullAdderI.o_S
o_S[31] <= Full_Adder:G_NBit_FullAdder:31:FullAdderI.o_S
o_C <= Full_Adder:G_NBit_FullAdder:31:FullAdderI.o_C
o_Overflow <= o_Overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:0:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:0:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:0:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:0:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:0:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:0:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:1:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:1:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:1:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:1:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:1:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:1:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:2:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:2:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:2:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:2:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:2:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:2:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:3:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:3:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:3:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:3:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:3:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:3:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:4:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:4:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:4:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:4:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:4:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:4:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:5:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:5:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:5:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:5:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:5:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:5:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:6:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:6:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:6:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:6:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:6:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:6:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:7:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:7:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:7:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:7:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:7:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:7:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:8:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:8:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:8:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:8:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:8:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:8:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:9:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:9:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:9:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:9:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:9:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:9:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:10:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:10:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:10:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:10:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:10:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:10:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:11:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:11:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:11:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:11:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:11:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:11:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:12:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:12:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:12:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:12:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:12:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:12:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:13:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:13:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:13:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:13:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:13:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:13:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:14:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:14:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:14:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:14:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:14:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:14:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:15:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:15:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:15:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:15:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:15:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:15:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:16:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:16:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:16:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:16:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:16:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:16:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:17:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:17:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:17:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:17:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:17:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:17:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:18:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:18:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:18:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:18:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:18:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:18:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:19:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:19:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:19:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:19:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:19:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:19:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:20:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:20:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:20:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:20:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:20:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:20:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:21:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:21:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:21:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:21:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:21:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:21:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:22:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:22:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:22:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:22:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:22:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:22:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:23:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:23:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:23:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:23:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:23:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:23:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:24:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:24:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:24:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:24:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:24:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:24:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:25:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:25:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:25:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:25:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:25:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:25:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:26:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:26:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:26:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:26:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:26:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:26:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:27:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:27:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:27:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:27:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:27:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:27:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:28:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:28:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:28:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:28:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:28:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:28:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:29:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:29:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:29:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:29:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:29:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:29:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:30:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:30:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:30:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:30:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:30:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:30:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:31:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:31:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:31:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:31:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:31:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|Full_Adder_N:instPCBranchAdder|full_adder:\G_NBit_FullAdder:31:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|BarrelShifter:instJumpAddressShift
i_data[0] => right_shift_stages[0][0].DATAA
i_data[0] => left_shift_stages[0][1].DATAB
i_data[0] => left_shift_stages[0][0].DATAA
i_data[1] => right_shift_stages[0][1].DATAA
i_data[1] => right_shift_stages[0][0].DATAB
i_data[1] => left_shift_stages[0][2].DATAB
i_data[1] => left_shift_stages[0][1].DATAA
i_data[2] => right_shift_stages[0][2].DATAA
i_data[2] => right_shift_stages[0][1].DATAB
i_data[2] => left_shift_stages[0][3].DATAB
i_data[2] => left_shift_stages[0][2].DATAA
i_data[3] => right_shift_stages[0][3].DATAA
i_data[3] => right_shift_stages[0][2].DATAB
i_data[3] => left_shift_stages[0][4].DATAB
i_data[3] => left_shift_stages[0][3].DATAA
i_data[4] => right_shift_stages[0][4].DATAA
i_data[4] => right_shift_stages[0][3].DATAB
i_data[4] => left_shift_stages[0][5].DATAB
i_data[4] => left_shift_stages[0][4].DATAA
i_data[5] => right_shift_stages[0][5].DATAA
i_data[5] => right_shift_stages[0][4].DATAB
i_data[5] => left_shift_stages[0][6].DATAB
i_data[5] => left_shift_stages[0][5].DATAA
i_data[6] => right_shift_stages[0][6].DATAA
i_data[6] => right_shift_stages[0][5].DATAB
i_data[6] => left_shift_stages[0][7].DATAB
i_data[6] => left_shift_stages[0][6].DATAA
i_data[7] => right_shift_stages[0][7].DATAA
i_data[7] => right_shift_stages[0][6].DATAB
i_data[7] => left_shift_stages[0][8].DATAB
i_data[7] => left_shift_stages[0][7].DATAA
i_data[8] => right_shift_stages[0][8].DATAA
i_data[8] => right_shift_stages[0][7].DATAB
i_data[8] => left_shift_stages[0][9].DATAB
i_data[8] => left_shift_stages[0][8].DATAA
i_data[9] => right_shift_stages[0][9].DATAA
i_data[9] => right_shift_stages[0][8].DATAB
i_data[9] => left_shift_stages[0][10].DATAB
i_data[9] => left_shift_stages[0][9].DATAA
i_data[10] => right_shift_stages[0][10].DATAA
i_data[10] => right_shift_stages[0][9].DATAB
i_data[10] => left_shift_stages[0][11].DATAB
i_data[10] => left_shift_stages[0][10].DATAA
i_data[11] => right_shift_stages[0][11].DATAA
i_data[11] => right_shift_stages[0][10].DATAB
i_data[11] => left_shift_stages[0][12].DATAB
i_data[11] => left_shift_stages[0][11].DATAA
i_data[12] => right_shift_stages[0][12].DATAA
i_data[12] => right_shift_stages[0][11].DATAB
i_data[12] => left_shift_stages[0][13].DATAB
i_data[12] => left_shift_stages[0][12].DATAA
i_data[13] => right_shift_stages[0][13].DATAA
i_data[13] => right_shift_stages[0][12].DATAB
i_data[13] => left_shift_stages[0][14].DATAB
i_data[13] => left_shift_stages[0][13].DATAA
i_data[14] => right_shift_stages[0][14].DATAA
i_data[14] => right_shift_stages[0][13].DATAB
i_data[14] => left_shift_stages[0][15].DATAB
i_data[14] => left_shift_stages[0][14].DATAA
i_data[15] => right_shift_stages[0][15].DATAA
i_data[15] => right_shift_stages[0][14].DATAB
i_data[15] => left_shift_stages[0][16].DATAB
i_data[15] => left_shift_stages[0][15].DATAA
i_data[16] => right_shift_stages[0][16].DATAA
i_data[16] => right_shift_stages[0][15].DATAB
i_data[16] => left_shift_stages[0][17].DATAB
i_data[16] => left_shift_stages[0][16].DATAA
i_data[17] => right_shift_stages[0][17].DATAA
i_data[17] => right_shift_stages[0][16].DATAB
i_data[17] => left_shift_stages[0][18].DATAB
i_data[17] => left_shift_stages[0][17].DATAA
i_data[18] => right_shift_stages[0][18].DATAA
i_data[18] => right_shift_stages[0][17].DATAB
i_data[18] => left_shift_stages[0][19].DATAB
i_data[18] => left_shift_stages[0][18].DATAA
i_data[19] => right_shift_stages[0][19].DATAA
i_data[19] => right_shift_stages[0][18].DATAB
i_data[19] => left_shift_stages[0][20].DATAB
i_data[19] => left_shift_stages[0][19].DATAA
i_data[20] => right_shift_stages[0][20].DATAA
i_data[20] => right_shift_stages[0][19].DATAB
i_data[20] => left_shift_stages[0][21].DATAB
i_data[20] => left_shift_stages[0][20].DATAA
i_data[21] => right_shift_stages[0][21].DATAA
i_data[21] => right_shift_stages[0][20].DATAB
i_data[21] => left_shift_stages[0][22].DATAB
i_data[21] => left_shift_stages[0][21].DATAA
i_data[22] => right_shift_stages[0][22].DATAA
i_data[22] => right_shift_stages[0][21].DATAB
i_data[22] => left_shift_stages[0][23].DATAB
i_data[22] => left_shift_stages[0][22].DATAA
i_data[23] => right_shift_stages[0][23].DATAA
i_data[23] => right_shift_stages[0][22].DATAB
i_data[23] => left_shift_stages[0][24].DATAB
i_data[23] => left_shift_stages[0][23].DATAA
i_data[24] => right_shift_stages[0][24].DATAA
i_data[24] => right_shift_stages[0][23].DATAB
i_data[24] => left_shift_stages[0][25].DATAB
i_data[24] => left_shift_stages[0][24].DATAA
i_data[25] => right_shift_stages[0][25].DATAA
i_data[25] => right_shift_stages[0][24].DATAB
i_data[25] => left_shift_stages[0][26].DATAB
i_data[25] => left_shift_stages[0][25].DATAA
i_data[26] => right_shift_stages[0][26].DATAA
i_data[26] => right_shift_stages[0][25].DATAB
i_data[26] => left_shift_stages[0][27].DATAB
i_data[26] => left_shift_stages[0][26].DATAA
i_data[27] => right_shift_stages[0][27].DATAA
i_data[27] => right_shift_stages[0][26].DATAB
i_data[27] => left_shift_stages[0][28].DATAB
i_data[27] => left_shift_stages[0][27].DATAA
i_data[28] => right_shift_stages[0][28].DATAA
i_data[28] => right_shift_stages[0][27].DATAB
i_data[28] => left_shift_stages[0][29].DATAB
i_data[28] => left_shift_stages[0][28].DATAA
i_data[29] => right_shift_stages[0][29].DATAA
i_data[29] => right_shift_stages[0][28].DATAB
i_data[29] => left_shift_stages[0][30].DATAB
i_data[29] => left_shift_stages[0][29].DATAA
i_data[30] => right_shift_stages[0][30].DATAA
i_data[30] => right_shift_stages[0][29].DATAB
i_data[30] => left_shift_stages[0][31].DATAB
i_data[30] => left_shift_stages[0][30].DATAA
i_data[31] => sign_bit.DATAA
i_data[31] => right_shift_stages[0][31].DATAA
i_data[31] => right_shift_stages[0][30].DATAB
i_data[31] => left_shift_stages[0][31].DATAA
i_logic_arithmetic => sign_bit.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][31].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][30].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][29].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][28].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][27].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][26].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][25].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][24].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][23].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][22].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][21].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][20].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][19].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][18].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][17].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][16].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][15].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][14].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][13].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][12].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][11].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][10].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][9].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][8].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][7].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][6].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][5].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][4].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][3].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][2].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][1].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][0].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][31].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][30].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][29].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][28].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][27].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][26].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][25].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][24].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][23].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][22].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][21].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][20].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][19].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][18].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][17].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][16].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][15].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][14].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][13].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][12].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][11].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][10].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][9].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][8].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][7].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][6].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][5].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][4].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][3].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][2].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][1].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][0].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][31].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][30].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][29].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][28].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][27].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][26].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][25].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][24].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][23].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][22].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][21].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][20].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][19].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][18].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][17].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][16].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][15].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][14].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][13].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][12].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][11].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][10].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][9].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][8].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][7].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][6].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][5].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][4].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][3].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][2].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][1].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][0].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][31].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][30].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][29].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][28].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][27].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][26].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][25].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][24].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][23].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][22].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][21].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][20].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][19].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][18].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][17].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][16].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][15].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][14].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][13].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][12].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][11].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][10].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][9].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][8].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][7].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][6].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][5].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][4].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][3].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][2].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][1].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][0].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][31].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][30].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][29].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][28].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][27].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][26].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][25].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][24].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][23].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][22].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][21].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][20].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][19].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][18].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][17].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][16].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][15].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][14].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][13].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][12].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][11].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][10].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][9].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][8].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][7].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][6].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][5].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][4].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][3].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][2].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][1].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][0].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][31].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][30].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][29].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][28].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][27].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][26].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][25].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][24].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][23].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][22].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][21].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][20].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][19].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][18].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][17].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][16].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][15].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][14].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][13].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][12].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][11].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][10].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][9].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][8].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][7].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][6].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][5].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][4].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][3].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][2].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][1].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][0].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][31].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][30].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][29].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][28].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][27].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][26].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][25].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][24].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][23].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][22].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][21].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][20].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][19].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][18].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][17].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][16].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][15].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][14].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][13].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][12].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][11].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][10].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][9].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][8].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][7].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][6].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][5].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][4].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][3].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][2].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][1].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][0].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][31].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][30].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][29].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][28].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][27].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][26].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][25].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][24].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][23].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][22].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][21].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][20].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][19].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][18].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][17].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][16].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][15].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][14].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][13].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][12].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][11].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][10].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][9].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][8].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][7].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][6].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][5].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][4].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][3].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][2].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][1].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][0].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[31].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[30].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[29].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[28].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[27].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[26].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[25].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[24].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[23].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[22].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[21].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[20].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[19].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[18].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[17].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[16].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[15].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[14].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[13].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[12].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[11].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[10].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[9].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[8].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[7].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[6].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[5].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[4].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[3].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[2].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[1].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[0].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[31].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[30].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[29].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[28].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[27].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[26].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[25].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[24].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[23].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[22].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[21].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[20].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[19].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[18].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[17].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[16].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[15].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[14].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[13].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[12].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[11].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[10].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[9].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[8].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[7].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[6].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[5].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[4].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[3].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[2].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[1].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[0].OUTPUTSELECT
o_Out[0] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[1] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[2] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[3] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[4] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[5] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[6] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[7] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[8] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[9] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[10] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[11] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[12] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[13] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[14] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[15] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[16] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[17] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[18] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[19] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[20] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[21] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[22] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[23] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[24] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[25] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[26] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[27] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[28] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[29] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[30] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[31] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Branch_Select|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:Jump_Select|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|FetchUnit:instFetchUnit|mux2t1_N:JR_Select|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender16t32:instSignExtend
i_I[0] => o_O[0].DATAIN
i_I[1] => o_O[1].DATAIN
i_I[2] => o_O[2].DATAIN
i_I[3] => o_O[3].DATAIN
i_I[4] => o_O[4].DATAIN
i_I[5] => o_O[5].DATAIN
i_I[6] => o_O[6].DATAIN
i_I[7] => o_O[7].DATAIN
i_I[8] => o_O[8].DATAIN
i_I[9] => o_O[9].DATAIN
i_I[10] => o_O[10].DATAIN
i_I[11] => o_O[11].DATAIN
i_I[12] => o_O[12].DATAIN
i_I[13] => o_O[13].DATAIN
i_I[14] => o_O[14].DATAIN
i_I[15] => ext_bit.DATAA
i_I[15] => o_O[15].DATAIN
i_C => ext_bit.OUTPUTSELECT
o_O[0] <= i_I[0].DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= i_I[1].DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= i_I[2].DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= i_I[3].DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= i_I[4].DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= i_I[5].DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= i_I[6].DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= i_I[7].DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= i_I[8].DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= i_I[9].DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= i_I[10].DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= i_I[11].DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= i_I[12].DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= i_I[13].DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= i_I[14].DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= i_I[15].DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= ext_bit.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instImmMux|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU
i_A[0] => AdderSubtractor:instAdderSub.i_A[0]
i_A[0] => logic_N:instLogicGates.i_A[0]
i_A[1] => AdderSubtractor:instAdderSub.i_A[1]
i_A[1] => logic_N:instLogicGates.i_A[1]
i_A[2] => AdderSubtractor:instAdderSub.i_A[2]
i_A[2] => logic_N:instLogicGates.i_A[2]
i_A[3] => AdderSubtractor:instAdderSub.i_A[3]
i_A[3] => logic_N:instLogicGates.i_A[3]
i_A[4] => AdderSubtractor:instAdderSub.i_A[4]
i_A[4] => logic_N:instLogicGates.i_A[4]
i_A[5] => AdderSubtractor:instAdderSub.i_A[5]
i_A[5] => logic_N:instLogicGates.i_A[5]
i_A[6] => AdderSubtractor:instAdderSub.i_A[6]
i_A[6] => logic_N:instLogicGates.i_A[6]
i_A[7] => AdderSubtractor:instAdderSub.i_A[7]
i_A[7] => logic_N:instLogicGates.i_A[7]
i_A[8] => AdderSubtractor:instAdderSub.i_A[8]
i_A[8] => logic_N:instLogicGates.i_A[8]
i_A[9] => AdderSubtractor:instAdderSub.i_A[9]
i_A[9] => logic_N:instLogicGates.i_A[9]
i_A[10] => AdderSubtractor:instAdderSub.i_A[10]
i_A[10] => logic_N:instLogicGates.i_A[10]
i_A[11] => AdderSubtractor:instAdderSub.i_A[11]
i_A[11] => logic_N:instLogicGates.i_A[11]
i_A[12] => AdderSubtractor:instAdderSub.i_A[12]
i_A[12] => logic_N:instLogicGates.i_A[12]
i_A[13] => AdderSubtractor:instAdderSub.i_A[13]
i_A[13] => logic_N:instLogicGates.i_A[13]
i_A[14] => AdderSubtractor:instAdderSub.i_A[14]
i_A[14] => logic_N:instLogicGates.i_A[14]
i_A[15] => AdderSubtractor:instAdderSub.i_A[15]
i_A[15] => logic_N:instLogicGates.i_A[15]
i_A[16] => AdderSubtractor:instAdderSub.i_A[16]
i_A[16] => logic_N:instLogicGates.i_A[16]
i_A[17] => AdderSubtractor:instAdderSub.i_A[17]
i_A[17] => logic_N:instLogicGates.i_A[17]
i_A[18] => AdderSubtractor:instAdderSub.i_A[18]
i_A[18] => logic_N:instLogicGates.i_A[18]
i_A[19] => AdderSubtractor:instAdderSub.i_A[19]
i_A[19] => logic_N:instLogicGates.i_A[19]
i_A[20] => AdderSubtractor:instAdderSub.i_A[20]
i_A[20] => logic_N:instLogicGates.i_A[20]
i_A[21] => AdderSubtractor:instAdderSub.i_A[21]
i_A[21] => logic_N:instLogicGates.i_A[21]
i_A[22] => AdderSubtractor:instAdderSub.i_A[22]
i_A[22] => logic_N:instLogicGates.i_A[22]
i_A[23] => AdderSubtractor:instAdderSub.i_A[23]
i_A[23] => logic_N:instLogicGates.i_A[23]
i_A[24] => AdderSubtractor:instAdderSub.i_A[24]
i_A[24] => logic_N:instLogicGates.i_A[24]
i_A[25] => AdderSubtractor:instAdderSub.i_A[25]
i_A[25] => logic_N:instLogicGates.i_A[25]
i_A[26] => AdderSubtractor:instAdderSub.i_A[26]
i_A[26] => logic_N:instLogicGates.i_A[26]
i_A[27] => AdderSubtractor:instAdderSub.i_A[27]
i_A[27] => logic_N:instLogicGates.i_A[27]
i_A[28] => AdderSubtractor:instAdderSub.i_A[28]
i_A[28] => logic_N:instLogicGates.i_A[28]
i_A[29] => AdderSubtractor:instAdderSub.i_A[29]
i_A[29] => logic_N:instLogicGates.i_A[29]
i_A[30] => AdderSubtractor:instAdderSub.i_A[30]
i_A[30] => logic_N:instLogicGates.i_A[30]
i_A[31] => AdderSubtractor:instAdderSub.i_A[31]
i_A[31] => logic_N:instLogicGates.i_A[31]
i_B[0] => BarrelShifter:instBarrelShifter.i_data[0]
i_B[0] => AdderSubtractor:instAdderSub.i_B[0]
i_B[0] => logic_N:instLogicGates.i_B[0]
i_B[1] => BarrelShifter:instBarrelShifter.i_data[1]
i_B[1] => AdderSubtractor:instAdderSub.i_B[1]
i_B[1] => logic_N:instLogicGates.i_B[1]
i_B[2] => BarrelShifter:instBarrelShifter.i_data[2]
i_B[2] => AdderSubtractor:instAdderSub.i_B[2]
i_B[2] => logic_N:instLogicGates.i_B[2]
i_B[3] => BarrelShifter:instBarrelShifter.i_data[3]
i_B[3] => AdderSubtractor:instAdderSub.i_B[3]
i_B[3] => logic_N:instLogicGates.i_B[3]
i_B[4] => BarrelShifter:instBarrelShifter.i_data[4]
i_B[4] => AdderSubtractor:instAdderSub.i_B[4]
i_B[4] => logic_N:instLogicGates.i_B[4]
i_B[5] => BarrelShifter:instBarrelShifter.i_data[5]
i_B[5] => AdderSubtractor:instAdderSub.i_B[5]
i_B[5] => logic_N:instLogicGates.i_B[5]
i_B[6] => BarrelShifter:instBarrelShifter.i_data[6]
i_B[6] => AdderSubtractor:instAdderSub.i_B[6]
i_B[6] => logic_N:instLogicGates.i_B[6]
i_B[7] => BarrelShifter:instBarrelShifter.i_data[7]
i_B[7] => AdderSubtractor:instAdderSub.i_B[7]
i_B[7] => logic_N:instLogicGates.i_B[7]
i_B[8] => BarrelShifter:instBarrelShifter.i_data[8]
i_B[8] => AdderSubtractor:instAdderSub.i_B[8]
i_B[8] => logic_N:instLogicGates.i_B[8]
i_B[9] => BarrelShifter:instBarrelShifter.i_data[9]
i_B[9] => AdderSubtractor:instAdderSub.i_B[9]
i_B[9] => logic_N:instLogicGates.i_B[9]
i_B[10] => BarrelShifter:instBarrelShifter.i_data[10]
i_B[10] => AdderSubtractor:instAdderSub.i_B[10]
i_B[10] => logic_N:instLogicGates.i_B[10]
i_B[11] => BarrelShifter:instBarrelShifter.i_data[11]
i_B[11] => AdderSubtractor:instAdderSub.i_B[11]
i_B[11] => logic_N:instLogicGates.i_B[11]
i_B[12] => BarrelShifter:instBarrelShifter.i_data[12]
i_B[12] => AdderSubtractor:instAdderSub.i_B[12]
i_B[12] => logic_N:instLogicGates.i_B[12]
i_B[13] => BarrelShifter:instBarrelShifter.i_data[13]
i_B[13] => AdderSubtractor:instAdderSub.i_B[13]
i_B[13] => logic_N:instLogicGates.i_B[13]
i_B[14] => BarrelShifter:instBarrelShifter.i_data[14]
i_B[14] => AdderSubtractor:instAdderSub.i_B[14]
i_B[14] => logic_N:instLogicGates.i_B[14]
i_B[15] => BarrelShifter:instBarrelShifter.i_data[15]
i_B[15] => AdderSubtractor:instAdderSub.i_B[15]
i_B[15] => logic_N:instLogicGates.i_B[15]
i_B[16] => BarrelShifter:instBarrelShifter.i_data[16]
i_B[16] => AdderSubtractor:instAdderSub.i_B[16]
i_B[16] => logic_N:instLogicGates.i_B[16]
i_B[17] => BarrelShifter:instBarrelShifter.i_data[17]
i_B[17] => AdderSubtractor:instAdderSub.i_B[17]
i_B[17] => logic_N:instLogicGates.i_B[17]
i_B[18] => BarrelShifter:instBarrelShifter.i_data[18]
i_B[18] => AdderSubtractor:instAdderSub.i_B[18]
i_B[18] => logic_N:instLogicGates.i_B[18]
i_B[19] => BarrelShifter:instBarrelShifter.i_data[19]
i_B[19] => AdderSubtractor:instAdderSub.i_B[19]
i_B[19] => logic_N:instLogicGates.i_B[19]
i_B[20] => BarrelShifter:instBarrelShifter.i_data[20]
i_B[20] => AdderSubtractor:instAdderSub.i_B[20]
i_B[20] => logic_N:instLogicGates.i_B[20]
i_B[21] => BarrelShifter:instBarrelShifter.i_data[21]
i_B[21] => AdderSubtractor:instAdderSub.i_B[21]
i_B[21] => logic_N:instLogicGates.i_B[21]
i_B[22] => BarrelShifter:instBarrelShifter.i_data[22]
i_B[22] => AdderSubtractor:instAdderSub.i_B[22]
i_B[22] => logic_N:instLogicGates.i_B[22]
i_B[23] => BarrelShifter:instBarrelShifter.i_data[23]
i_B[23] => AdderSubtractor:instAdderSub.i_B[23]
i_B[23] => logic_N:instLogicGates.i_B[23]
i_B[24] => BarrelShifter:instBarrelShifter.i_data[24]
i_B[24] => AdderSubtractor:instAdderSub.i_B[24]
i_B[24] => logic_N:instLogicGates.i_B[24]
i_B[25] => BarrelShifter:instBarrelShifter.i_data[25]
i_B[25] => AdderSubtractor:instAdderSub.i_B[25]
i_B[25] => logic_N:instLogicGates.i_B[25]
i_B[26] => BarrelShifter:instBarrelShifter.i_data[26]
i_B[26] => AdderSubtractor:instAdderSub.i_B[26]
i_B[26] => logic_N:instLogicGates.i_B[26]
i_B[27] => BarrelShifter:instBarrelShifter.i_data[27]
i_B[27] => AdderSubtractor:instAdderSub.i_B[27]
i_B[27] => logic_N:instLogicGates.i_B[27]
i_B[28] => BarrelShifter:instBarrelShifter.i_data[28]
i_B[28] => AdderSubtractor:instAdderSub.i_B[28]
i_B[28] => logic_N:instLogicGates.i_B[28]
i_B[29] => BarrelShifter:instBarrelShifter.i_data[29]
i_B[29] => AdderSubtractor:instAdderSub.i_B[29]
i_B[29] => logic_N:instLogicGates.i_B[29]
i_B[30] => BarrelShifter:instBarrelShifter.i_data[30]
i_B[30] => AdderSubtractor:instAdderSub.i_B[30]
i_B[30] => logic_N:instLogicGates.i_B[30]
i_B[31] => BarrelShifter:instBarrelShifter.i_data[31]
i_B[31] => AdderSubtractor:instAdderSub.i_B[31]
i_B[31] => logic_N:instLogicGates.i_B[31]
i_ALUOP[0] => Mux0.IN19
i_ALUOP[0] => Mux1.IN10
i_ALUOP[0] => Mux2.IN19
i_ALUOP[0] => Mux3.IN19
i_ALUOP[0] => Mux4.IN19
i_ALUOP[0] => Mux5.IN19
i_ALUOP[0] => Mux6.IN19
i_ALUOP[0] => Mux7.IN19
i_ALUOP[0] => Mux8.IN19
i_ALUOP[1] => Mux0.IN18
i_ALUOP[1] => Mux2.IN18
i_ALUOP[1] => Mux3.IN18
i_ALUOP[1] => Mux4.IN18
i_ALUOP[1] => Mux5.IN18
i_ALUOP[1] => Mux6.IN18
i_ALUOP[1] => Mux7.IN18
i_ALUOP[1] => Mux8.IN18
i_ALUOP[2] => Mux0.IN17
i_ALUOP[2] => Mux1.IN9
i_ALUOP[2] => Mux2.IN17
i_ALUOP[2] => Mux3.IN17
i_ALUOP[2] => Mux4.IN17
i_ALUOP[2] => Mux5.IN17
i_ALUOP[2] => Mux6.IN17
i_ALUOP[2] => Mux7.IN17
i_ALUOP[2] => Mux8.IN17
i_ALUOP[3] => Mux0.IN16
i_ALUOP[3] => Mux1.IN8
i_ALUOP[3] => Mux2.IN16
i_ALUOP[3] => Mux3.IN16
i_ALUOP[3] => Mux4.IN16
i_ALUOP[3] => Mux5.IN16
i_ALUOP[3] => Mux6.IN16
i_ALUOP[3] => Mux7.IN16
i_ALUOP[3] => Mux8.IN16
i_Shamt[0] => mux2t1_N:instLuiMux.i_D0[0]
i_Shamt[1] => mux2t1_N:instLuiMux.i_D0[1]
i_Shamt[2] => mux2t1_N:instLuiMux.i_D0[2]
i_Shamt[3] => mux2t1_N:instLuiMux.i_D0[3]
i_Shamt[4] => mux2t1_N:instLuiMux.i_D0[4]
o_Result[0] <= mux8t1_N:instOutputMux.o_O[0]
o_Result[1] <= mux8t1_N:instOutputMux.o_O[1]
o_Result[2] <= mux8t1_N:instOutputMux.o_O[2]
o_Result[3] <= mux8t1_N:instOutputMux.o_O[3]
o_Result[4] <= mux8t1_N:instOutputMux.o_O[4]
o_Result[5] <= mux8t1_N:instOutputMux.o_O[5]
o_Result[6] <= mux8t1_N:instOutputMux.o_O[6]
o_Result[7] <= mux8t1_N:instOutputMux.o_O[7]
o_Result[8] <= mux8t1_N:instOutputMux.o_O[8]
o_Result[9] <= mux8t1_N:instOutputMux.o_O[9]
o_Result[10] <= mux8t1_N:instOutputMux.o_O[10]
o_Result[11] <= mux8t1_N:instOutputMux.o_O[11]
o_Result[12] <= mux8t1_N:instOutputMux.o_O[12]
o_Result[13] <= mux8t1_N:instOutputMux.o_O[13]
o_Result[14] <= mux8t1_N:instOutputMux.o_O[14]
o_Result[15] <= mux8t1_N:instOutputMux.o_O[15]
o_Result[16] <= mux8t1_N:instOutputMux.o_O[16]
o_Result[17] <= mux8t1_N:instOutputMux.o_O[17]
o_Result[18] <= mux8t1_N:instOutputMux.o_O[18]
o_Result[19] <= mux8t1_N:instOutputMux.o_O[19]
o_Result[20] <= mux8t1_N:instOutputMux.o_O[20]
o_Result[21] <= mux8t1_N:instOutputMux.o_O[21]
o_Result[22] <= mux8t1_N:instOutputMux.o_O[22]
o_Result[23] <= mux8t1_N:instOutputMux.o_O[23]
o_Result[24] <= mux8t1_N:instOutputMux.o_O[24]
o_Result[25] <= mux8t1_N:instOutputMux.o_O[25]
o_Result[26] <= mux8t1_N:instOutputMux.o_O[26]
o_Result[27] <= mux8t1_N:instOutputMux.o_O[27]
o_Result[28] <= mux8t1_N:instOutputMux.o_O[28]
o_Result[29] <= mux8t1_N:instOutputMux.o_O[29]
o_Result[30] <= mux8t1_N:instOutputMux.o_O[30]
o_Result[31] <= mux8t1_N:instOutputMux.o_O[31]
o_CarryOut <= AdderSubtractor:instAdderSub.o_C
o_Overflow <= o_Overflow.DB_MAX_OUTPUT_PORT_TYPE
o_Zero <= o_Zero.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instLuiMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|ALU:instALU|mux2t1_N:instLuiMux|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instLuiMux|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instLuiMux|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instLuiMux|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instLuiMux|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|BarrelShifter:instBarrelShifter
i_data[0] => right_shift_stages[0][0].DATAA
i_data[0] => left_shift_stages[0][1].DATAB
i_data[0] => left_shift_stages[0][0].DATAA
i_data[1] => right_shift_stages[0][1].DATAA
i_data[1] => right_shift_stages[0][0].DATAB
i_data[1] => left_shift_stages[0][2].DATAB
i_data[1] => left_shift_stages[0][1].DATAA
i_data[2] => right_shift_stages[0][2].DATAA
i_data[2] => right_shift_stages[0][1].DATAB
i_data[2] => left_shift_stages[0][3].DATAB
i_data[2] => left_shift_stages[0][2].DATAA
i_data[3] => right_shift_stages[0][3].DATAA
i_data[3] => right_shift_stages[0][2].DATAB
i_data[3] => left_shift_stages[0][4].DATAB
i_data[3] => left_shift_stages[0][3].DATAA
i_data[4] => right_shift_stages[0][4].DATAA
i_data[4] => right_shift_stages[0][3].DATAB
i_data[4] => left_shift_stages[0][5].DATAB
i_data[4] => left_shift_stages[0][4].DATAA
i_data[5] => right_shift_stages[0][5].DATAA
i_data[5] => right_shift_stages[0][4].DATAB
i_data[5] => left_shift_stages[0][6].DATAB
i_data[5] => left_shift_stages[0][5].DATAA
i_data[6] => right_shift_stages[0][6].DATAA
i_data[6] => right_shift_stages[0][5].DATAB
i_data[6] => left_shift_stages[0][7].DATAB
i_data[6] => left_shift_stages[0][6].DATAA
i_data[7] => right_shift_stages[0][7].DATAA
i_data[7] => right_shift_stages[0][6].DATAB
i_data[7] => left_shift_stages[0][8].DATAB
i_data[7] => left_shift_stages[0][7].DATAA
i_data[8] => right_shift_stages[0][8].DATAA
i_data[8] => right_shift_stages[0][7].DATAB
i_data[8] => left_shift_stages[0][9].DATAB
i_data[8] => left_shift_stages[0][8].DATAA
i_data[9] => right_shift_stages[0][9].DATAA
i_data[9] => right_shift_stages[0][8].DATAB
i_data[9] => left_shift_stages[0][10].DATAB
i_data[9] => left_shift_stages[0][9].DATAA
i_data[10] => right_shift_stages[0][10].DATAA
i_data[10] => right_shift_stages[0][9].DATAB
i_data[10] => left_shift_stages[0][11].DATAB
i_data[10] => left_shift_stages[0][10].DATAA
i_data[11] => right_shift_stages[0][11].DATAA
i_data[11] => right_shift_stages[0][10].DATAB
i_data[11] => left_shift_stages[0][12].DATAB
i_data[11] => left_shift_stages[0][11].DATAA
i_data[12] => right_shift_stages[0][12].DATAA
i_data[12] => right_shift_stages[0][11].DATAB
i_data[12] => left_shift_stages[0][13].DATAB
i_data[12] => left_shift_stages[0][12].DATAA
i_data[13] => right_shift_stages[0][13].DATAA
i_data[13] => right_shift_stages[0][12].DATAB
i_data[13] => left_shift_stages[0][14].DATAB
i_data[13] => left_shift_stages[0][13].DATAA
i_data[14] => right_shift_stages[0][14].DATAA
i_data[14] => right_shift_stages[0][13].DATAB
i_data[14] => left_shift_stages[0][15].DATAB
i_data[14] => left_shift_stages[0][14].DATAA
i_data[15] => right_shift_stages[0][15].DATAA
i_data[15] => right_shift_stages[0][14].DATAB
i_data[15] => left_shift_stages[0][16].DATAB
i_data[15] => left_shift_stages[0][15].DATAA
i_data[16] => right_shift_stages[0][16].DATAA
i_data[16] => right_shift_stages[0][15].DATAB
i_data[16] => left_shift_stages[0][17].DATAB
i_data[16] => left_shift_stages[0][16].DATAA
i_data[17] => right_shift_stages[0][17].DATAA
i_data[17] => right_shift_stages[0][16].DATAB
i_data[17] => left_shift_stages[0][18].DATAB
i_data[17] => left_shift_stages[0][17].DATAA
i_data[18] => right_shift_stages[0][18].DATAA
i_data[18] => right_shift_stages[0][17].DATAB
i_data[18] => left_shift_stages[0][19].DATAB
i_data[18] => left_shift_stages[0][18].DATAA
i_data[19] => right_shift_stages[0][19].DATAA
i_data[19] => right_shift_stages[0][18].DATAB
i_data[19] => left_shift_stages[0][20].DATAB
i_data[19] => left_shift_stages[0][19].DATAA
i_data[20] => right_shift_stages[0][20].DATAA
i_data[20] => right_shift_stages[0][19].DATAB
i_data[20] => left_shift_stages[0][21].DATAB
i_data[20] => left_shift_stages[0][20].DATAA
i_data[21] => right_shift_stages[0][21].DATAA
i_data[21] => right_shift_stages[0][20].DATAB
i_data[21] => left_shift_stages[0][22].DATAB
i_data[21] => left_shift_stages[0][21].DATAA
i_data[22] => right_shift_stages[0][22].DATAA
i_data[22] => right_shift_stages[0][21].DATAB
i_data[22] => left_shift_stages[0][23].DATAB
i_data[22] => left_shift_stages[0][22].DATAA
i_data[23] => right_shift_stages[0][23].DATAA
i_data[23] => right_shift_stages[0][22].DATAB
i_data[23] => left_shift_stages[0][24].DATAB
i_data[23] => left_shift_stages[0][23].DATAA
i_data[24] => right_shift_stages[0][24].DATAA
i_data[24] => right_shift_stages[0][23].DATAB
i_data[24] => left_shift_stages[0][25].DATAB
i_data[24] => left_shift_stages[0][24].DATAA
i_data[25] => right_shift_stages[0][25].DATAA
i_data[25] => right_shift_stages[0][24].DATAB
i_data[25] => left_shift_stages[0][26].DATAB
i_data[25] => left_shift_stages[0][25].DATAA
i_data[26] => right_shift_stages[0][26].DATAA
i_data[26] => right_shift_stages[0][25].DATAB
i_data[26] => left_shift_stages[0][27].DATAB
i_data[26] => left_shift_stages[0][26].DATAA
i_data[27] => right_shift_stages[0][27].DATAA
i_data[27] => right_shift_stages[0][26].DATAB
i_data[27] => left_shift_stages[0][28].DATAB
i_data[27] => left_shift_stages[0][27].DATAA
i_data[28] => right_shift_stages[0][28].DATAA
i_data[28] => right_shift_stages[0][27].DATAB
i_data[28] => left_shift_stages[0][29].DATAB
i_data[28] => left_shift_stages[0][28].DATAA
i_data[29] => right_shift_stages[0][29].DATAA
i_data[29] => right_shift_stages[0][28].DATAB
i_data[29] => left_shift_stages[0][30].DATAB
i_data[29] => left_shift_stages[0][29].DATAA
i_data[30] => right_shift_stages[0][30].DATAA
i_data[30] => right_shift_stages[0][29].DATAB
i_data[30] => left_shift_stages[0][31].DATAB
i_data[30] => left_shift_stages[0][30].DATAA
i_data[31] => sign_bit.DATAA
i_data[31] => right_shift_stages[0][31].DATAA
i_data[31] => right_shift_stages[0][30].DATAB
i_data[31] => left_shift_stages[0][31].DATAA
i_logic_arithmetic => sign_bit.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_left_right => o_Out.OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][31].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][30].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][29].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][28].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][27].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][26].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][25].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][24].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][23].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][22].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][21].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][20].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][19].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][18].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][17].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][16].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][15].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][14].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][13].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][12].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][11].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][10].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][9].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][8].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][7].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][6].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][5].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][4].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][3].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][2].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][1].OUTPUTSELECT
i_shamt[0] => right_shift_stages[0][0].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][31].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][30].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][29].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][28].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][27].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][26].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][25].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][24].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][23].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][22].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][21].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][20].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][19].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][18].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][17].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][16].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][15].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][14].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][13].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][12].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][11].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][10].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][9].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][8].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][7].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][6].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][5].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][4].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][3].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][2].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][1].OUTPUTSELECT
i_shamt[0] => left_shift_stages[0][0].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][31].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][30].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][29].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][28].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][27].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][26].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][25].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][24].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][23].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][22].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][21].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][20].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][19].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][18].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][17].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][16].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][15].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][14].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][13].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][12].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][11].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][10].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][9].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][8].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][7].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][6].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][5].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][4].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][3].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][2].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][1].OUTPUTSELECT
i_shamt[1] => right_shift_stages[1][0].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][31].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][30].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][29].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][28].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][27].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][26].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][25].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][24].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][23].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][22].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][21].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][20].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][19].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][18].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][17].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][16].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][15].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][14].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][13].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][12].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][11].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][10].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][9].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][8].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][7].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][6].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][5].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][4].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][3].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][2].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][1].OUTPUTSELECT
i_shamt[1] => left_shift_stages[1][0].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][31].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][30].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][29].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][28].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][27].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][26].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][25].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][24].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][23].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][22].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][21].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][20].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][19].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][18].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][17].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][16].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][15].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][14].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][13].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][12].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][11].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][10].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][9].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][8].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][7].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][6].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][5].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][4].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][3].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][2].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][1].OUTPUTSELECT
i_shamt[2] => right_shift_stages[2][0].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][31].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][30].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][29].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][28].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][27].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][26].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][25].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][24].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][23].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][22].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][21].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][20].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][19].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][18].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][17].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][16].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][15].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][14].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][13].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][12].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][11].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][10].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][9].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][8].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][7].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][6].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][5].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][4].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][3].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][2].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][1].OUTPUTSELECT
i_shamt[2] => left_shift_stages[2][0].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][31].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][30].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][29].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][28].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][27].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][26].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][25].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][24].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][23].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][22].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][21].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][20].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][19].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][18].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][17].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][16].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][15].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][14].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][13].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][12].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][11].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][10].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][9].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][8].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][7].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][6].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][5].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][4].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][3].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][2].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][1].OUTPUTSELECT
i_shamt[3] => right_shift_stages[3][0].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][31].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][30].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][29].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][28].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][27].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][26].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][25].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][24].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][23].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][22].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][21].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][20].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][19].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][18].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][17].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][16].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][15].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][14].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][13].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][12].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][11].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][10].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][9].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][8].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][7].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][6].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][5].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][4].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][3].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][2].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][1].OUTPUTSELECT
i_shamt[3] => left_shift_stages[3][0].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[31].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[30].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[29].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[28].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[27].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[26].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[25].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[24].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[23].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[22].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[21].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[20].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[19].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[18].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[17].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[16].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[15].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[14].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[13].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[12].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[11].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[10].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[9].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[8].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[7].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[6].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[5].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[4].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[3].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[2].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[1].OUTPUTSELECT
i_shamt[4] => \shift_process:right_temp[0].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[31].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[30].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[29].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[28].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[27].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[26].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[25].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[24].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[23].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[22].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[21].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[20].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[19].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[18].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[17].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[16].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[15].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[14].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[13].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[12].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[11].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[10].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[9].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[8].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[7].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[6].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[5].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[4].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[3].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[2].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[1].OUTPUTSELECT
i_shamt[4] => \shift_process:left_temp[0].OUTPUTSELECT
o_Out[0] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[1] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[2] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[3] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[4] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[5] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[6] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[7] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[8] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[9] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[10] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[11] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[12] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[13] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[14] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[15] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[16] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[17] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[18] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[19] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[20] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[21] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[22] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[23] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[24] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[25] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[26] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[27] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[28] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[29] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[30] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[31] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub
nAdd_Sub => mux2t1_N:instMux2t1s.i_S
nAdd_Sub => full_adder_N:instFullAdders.i_C
i_A[0] => full_adder_N:instFullAdders.i_A[0]
i_A[1] => full_adder_N:instFullAdders.i_A[1]
i_A[2] => full_adder_N:instFullAdders.i_A[2]
i_A[3] => full_adder_N:instFullAdders.i_A[3]
i_A[4] => full_adder_N:instFullAdders.i_A[4]
i_A[5] => full_adder_N:instFullAdders.i_A[5]
i_A[6] => full_adder_N:instFullAdders.i_A[6]
i_A[7] => full_adder_N:instFullAdders.i_A[7]
i_A[8] => full_adder_N:instFullAdders.i_A[8]
i_A[9] => full_adder_N:instFullAdders.i_A[9]
i_A[10] => full_adder_N:instFullAdders.i_A[10]
i_A[11] => full_adder_N:instFullAdders.i_A[11]
i_A[12] => full_adder_N:instFullAdders.i_A[12]
i_A[13] => full_adder_N:instFullAdders.i_A[13]
i_A[14] => full_adder_N:instFullAdders.i_A[14]
i_A[15] => full_adder_N:instFullAdders.i_A[15]
i_A[16] => full_adder_N:instFullAdders.i_A[16]
i_A[17] => full_adder_N:instFullAdders.i_A[17]
i_A[18] => full_adder_N:instFullAdders.i_A[18]
i_A[19] => full_adder_N:instFullAdders.i_A[19]
i_A[20] => full_adder_N:instFullAdders.i_A[20]
i_A[21] => full_adder_N:instFullAdders.i_A[21]
i_A[22] => full_adder_N:instFullAdders.i_A[22]
i_A[23] => full_adder_N:instFullAdders.i_A[23]
i_A[24] => full_adder_N:instFullAdders.i_A[24]
i_A[25] => full_adder_N:instFullAdders.i_A[25]
i_A[26] => full_adder_N:instFullAdders.i_A[26]
i_A[27] => full_adder_N:instFullAdders.i_A[27]
i_A[28] => full_adder_N:instFullAdders.i_A[28]
i_A[29] => full_adder_N:instFullAdders.i_A[29]
i_A[30] => full_adder_N:instFullAdders.i_A[30]
i_A[31] => full_adder_N:instFullAdders.i_A[31]
i_B[0] => comp1_N:instOnesComps.i_D0[0]
i_B[0] => mux2t1_N:instMux2t1s.i_D0[0]
i_B[1] => comp1_N:instOnesComps.i_D0[1]
i_B[1] => mux2t1_N:instMux2t1s.i_D0[1]
i_B[2] => comp1_N:instOnesComps.i_D0[2]
i_B[2] => mux2t1_N:instMux2t1s.i_D0[2]
i_B[3] => comp1_N:instOnesComps.i_D0[3]
i_B[3] => mux2t1_N:instMux2t1s.i_D0[3]
i_B[4] => comp1_N:instOnesComps.i_D0[4]
i_B[4] => mux2t1_N:instMux2t1s.i_D0[4]
i_B[5] => comp1_N:instOnesComps.i_D0[5]
i_B[5] => mux2t1_N:instMux2t1s.i_D0[5]
i_B[6] => comp1_N:instOnesComps.i_D0[6]
i_B[6] => mux2t1_N:instMux2t1s.i_D0[6]
i_B[7] => comp1_N:instOnesComps.i_D0[7]
i_B[7] => mux2t1_N:instMux2t1s.i_D0[7]
i_B[8] => comp1_N:instOnesComps.i_D0[8]
i_B[8] => mux2t1_N:instMux2t1s.i_D0[8]
i_B[9] => comp1_N:instOnesComps.i_D0[9]
i_B[9] => mux2t1_N:instMux2t1s.i_D0[9]
i_B[10] => comp1_N:instOnesComps.i_D0[10]
i_B[10] => mux2t1_N:instMux2t1s.i_D0[10]
i_B[11] => comp1_N:instOnesComps.i_D0[11]
i_B[11] => mux2t1_N:instMux2t1s.i_D0[11]
i_B[12] => comp1_N:instOnesComps.i_D0[12]
i_B[12] => mux2t1_N:instMux2t1s.i_D0[12]
i_B[13] => comp1_N:instOnesComps.i_D0[13]
i_B[13] => mux2t1_N:instMux2t1s.i_D0[13]
i_B[14] => comp1_N:instOnesComps.i_D0[14]
i_B[14] => mux2t1_N:instMux2t1s.i_D0[14]
i_B[15] => comp1_N:instOnesComps.i_D0[15]
i_B[15] => mux2t1_N:instMux2t1s.i_D0[15]
i_B[16] => comp1_N:instOnesComps.i_D0[16]
i_B[16] => mux2t1_N:instMux2t1s.i_D0[16]
i_B[17] => comp1_N:instOnesComps.i_D0[17]
i_B[17] => mux2t1_N:instMux2t1s.i_D0[17]
i_B[18] => comp1_N:instOnesComps.i_D0[18]
i_B[18] => mux2t1_N:instMux2t1s.i_D0[18]
i_B[19] => comp1_N:instOnesComps.i_D0[19]
i_B[19] => mux2t1_N:instMux2t1s.i_D0[19]
i_B[20] => comp1_N:instOnesComps.i_D0[20]
i_B[20] => mux2t1_N:instMux2t1s.i_D0[20]
i_B[21] => comp1_N:instOnesComps.i_D0[21]
i_B[21] => mux2t1_N:instMux2t1s.i_D0[21]
i_B[22] => comp1_N:instOnesComps.i_D0[22]
i_B[22] => mux2t1_N:instMux2t1s.i_D0[22]
i_B[23] => comp1_N:instOnesComps.i_D0[23]
i_B[23] => mux2t1_N:instMux2t1s.i_D0[23]
i_B[24] => comp1_N:instOnesComps.i_D0[24]
i_B[24] => mux2t1_N:instMux2t1s.i_D0[24]
i_B[25] => comp1_N:instOnesComps.i_D0[25]
i_B[25] => mux2t1_N:instMux2t1s.i_D0[25]
i_B[26] => comp1_N:instOnesComps.i_D0[26]
i_B[26] => mux2t1_N:instMux2t1s.i_D0[26]
i_B[27] => comp1_N:instOnesComps.i_D0[27]
i_B[27] => mux2t1_N:instMux2t1s.i_D0[27]
i_B[28] => comp1_N:instOnesComps.i_D0[28]
i_B[28] => mux2t1_N:instMux2t1s.i_D0[28]
i_B[29] => comp1_N:instOnesComps.i_D0[29]
i_B[29] => mux2t1_N:instMux2t1s.i_D0[29]
i_B[30] => comp1_N:instOnesComps.i_D0[30]
i_B[30] => mux2t1_N:instMux2t1s.i_D0[30]
i_B[31] => comp1_N:instOnesComps.i_D0[31]
i_B[31] => mux2t1_N:instMux2t1s.i_D0[31]
o_S[0] <= full_adder_N:instFullAdders.o_S[0]
o_S[1] <= full_adder_N:instFullAdders.o_S[1]
o_S[2] <= full_adder_N:instFullAdders.o_S[2]
o_S[3] <= full_adder_N:instFullAdders.o_S[3]
o_S[4] <= full_adder_N:instFullAdders.o_S[4]
o_S[5] <= full_adder_N:instFullAdders.o_S[5]
o_S[6] <= full_adder_N:instFullAdders.o_S[6]
o_S[7] <= full_adder_N:instFullAdders.o_S[7]
o_S[8] <= full_adder_N:instFullAdders.o_S[8]
o_S[9] <= full_adder_N:instFullAdders.o_S[9]
o_S[10] <= full_adder_N:instFullAdders.o_S[10]
o_S[11] <= full_adder_N:instFullAdders.o_S[11]
o_S[12] <= full_adder_N:instFullAdders.o_S[12]
o_S[13] <= full_adder_N:instFullAdders.o_S[13]
o_S[14] <= full_adder_N:instFullAdders.o_S[14]
o_S[15] <= full_adder_N:instFullAdders.o_S[15]
o_S[16] <= full_adder_N:instFullAdders.o_S[16]
o_S[17] <= full_adder_N:instFullAdders.o_S[17]
o_S[18] <= full_adder_N:instFullAdders.o_S[18]
o_S[19] <= full_adder_N:instFullAdders.o_S[19]
o_S[20] <= full_adder_N:instFullAdders.o_S[20]
o_S[21] <= full_adder_N:instFullAdders.o_S[21]
o_S[22] <= full_adder_N:instFullAdders.o_S[22]
o_S[23] <= full_adder_N:instFullAdders.o_S[23]
o_S[24] <= full_adder_N:instFullAdders.o_S[24]
o_S[25] <= full_adder_N:instFullAdders.o_S[25]
o_S[26] <= full_adder_N:instFullAdders.o_S[26]
o_S[27] <= full_adder_N:instFullAdders.o_S[27]
o_S[28] <= full_adder_N:instFullAdders.o_S[28]
o_S[29] <= full_adder_N:instFullAdders.o_S[29]
o_S[30] <= full_adder_N:instFullAdders.o_S[30]
o_S[31] <= full_adder_N:instFullAdders.o_S[31]
o_C <= full_adder_N:instFullAdders.o_C
o_OF <= full_adder_N:instFullAdders.o_Overflow


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps
i_D0[0] => invg:G_NBit_Comp1:0:comp1_I.i_A
i_D0[1] => invg:G_NBit_Comp1:1:comp1_I.i_A
i_D0[2] => invg:G_NBit_Comp1:2:comp1_I.i_A
i_D0[3] => invg:G_NBit_Comp1:3:comp1_I.i_A
i_D0[4] => invg:G_NBit_Comp1:4:comp1_I.i_A
i_D0[5] => invg:G_NBit_Comp1:5:comp1_I.i_A
i_D0[6] => invg:G_NBit_Comp1:6:comp1_I.i_A
i_D0[7] => invg:G_NBit_Comp1:7:comp1_I.i_A
i_D0[8] => invg:G_NBit_Comp1:8:comp1_I.i_A
i_D0[9] => invg:G_NBit_Comp1:9:comp1_I.i_A
i_D0[10] => invg:G_NBit_Comp1:10:comp1_I.i_A
i_D0[11] => invg:G_NBit_Comp1:11:comp1_I.i_A
i_D0[12] => invg:G_NBit_Comp1:12:comp1_I.i_A
i_D0[13] => invg:G_NBit_Comp1:13:comp1_I.i_A
i_D0[14] => invg:G_NBit_Comp1:14:comp1_I.i_A
i_D0[15] => invg:G_NBit_Comp1:15:comp1_I.i_A
i_D0[16] => invg:G_NBit_Comp1:16:comp1_I.i_A
i_D0[17] => invg:G_NBit_Comp1:17:comp1_I.i_A
i_D0[18] => invg:G_NBit_Comp1:18:comp1_I.i_A
i_D0[19] => invg:G_NBit_Comp1:19:comp1_I.i_A
i_D0[20] => invg:G_NBit_Comp1:20:comp1_I.i_A
i_D0[21] => invg:G_NBit_Comp1:21:comp1_I.i_A
i_D0[22] => invg:G_NBit_Comp1:22:comp1_I.i_A
i_D0[23] => invg:G_NBit_Comp1:23:comp1_I.i_A
i_D0[24] => invg:G_NBit_Comp1:24:comp1_I.i_A
i_D0[25] => invg:G_NBit_Comp1:25:comp1_I.i_A
i_D0[26] => invg:G_NBit_Comp1:26:comp1_I.i_A
i_D0[27] => invg:G_NBit_Comp1:27:comp1_I.i_A
i_D0[28] => invg:G_NBit_Comp1:28:comp1_I.i_A
i_D0[29] => invg:G_NBit_Comp1:29:comp1_I.i_A
i_D0[30] => invg:G_NBit_Comp1:30:comp1_I.i_A
i_D0[31] => invg:G_NBit_Comp1:31:comp1_I.i_A
o_O[0] <= invg:G_NBit_Comp1:0:comp1_I.o_F
o_O[1] <= invg:G_NBit_Comp1:1:comp1_I.o_F
o_O[2] <= invg:G_NBit_Comp1:2:comp1_I.o_F
o_O[3] <= invg:G_NBit_Comp1:3:comp1_I.o_F
o_O[4] <= invg:G_NBit_Comp1:4:comp1_I.o_F
o_O[5] <= invg:G_NBit_Comp1:5:comp1_I.o_F
o_O[6] <= invg:G_NBit_Comp1:6:comp1_I.o_F
o_O[7] <= invg:G_NBit_Comp1:7:comp1_I.o_F
o_O[8] <= invg:G_NBit_Comp1:8:comp1_I.o_F
o_O[9] <= invg:G_NBit_Comp1:9:comp1_I.o_F
o_O[10] <= invg:G_NBit_Comp1:10:comp1_I.o_F
o_O[11] <= invg:G_NBit_Comp1:11:comp1_I.o_F
o_O[12] <= invg:G_NBit_Comp1:12:comp1_I.o_F
o_O[13] <= invg:G_NBit_Comp1:13:comp1_I.o_F
o_O[14] <= invg:G_NBit_Comp1:14:comp1_I.o_F
o_O[15] <= invg:G_NBit_Comp1:15:comp1_I.o_F
o_O[16] <= invg:G_NBit_Comp1:16:comp1_I.o_F
o_O[17] <= invg:G_NBit_Comp1:17:comp1_I.o_F
o_O[18] <= invg:G_NBit_Comp1:18:comp1_I.o_F
o_O[19] <= invg:G_NBit_Comp1:19:comp1_I.o_F
o_O[20] <= invg:G_NBit_Comp1:20:comp1_I.o_F
o_O[21] <= invg:G_NBit_Comp1:21:comp1_I.o_F
o_O[22] <= invg:G_NBit_Comp1:22:comp1_I.o_F
o_O[23] <= invg:G_NBit_Comp1:23:comp1_I.o_F
o_O[24] <= invg:G_NBit_Comp1:24:comp1_I.o_F
o_O[25] <= invg:G_NBit_Comp1:25:comp1_I.o_F
o_O[26] <= invg:G_NBit_Comp1:26:comp1_I.o_F
o_O[27] <= invg:G_NBit_Comp1:27:comp1_I.o_F
o_O[28] <= invg:G_NBit_Comp1:28:comp1_I.o_F
o_O[29] <= invg:G_NBit_Comp1:29:comp1_I.o_F
o_O[30] <= invg:G_NBit_Comp1:30:comp1_I.o_F
o_O[31] <= invg:G_NBit_Comp1:31:comp1_I.o_F


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:0:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:1:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:2:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:3:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:4:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:5:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:6:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:7:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:8:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:9:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:10:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:11:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:12:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:13:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:14:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:15:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:16:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:17:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:18:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:19:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:20:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:21:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:22:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:23:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:24:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:25:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:26:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:27:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:28:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:29:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:30:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|comp1_N:instOnesComps|invg:\G_NBit_Comp1:31:comp1_I
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|mux2t1_N:instMux2t1s|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders
i_C => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_C
i_A[0] => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_A
i_A[1] => Full_Adder:G_NBit_FullAdder:1:FullAdderI.i_A
i_A[2] => Full_Adder:G_NBit_FullAdder:2:FullAdderI.i_A
i_A[3] => Full_Adder:G_NBit_FullAdder:3:FullAdderI.i_A
i_A[4] => Full_Adder:G_NBit_FullAdder:4:FullAdderI.i_A
i_A[5] => Full_Adder:G_NBit_FullAdder:5:FullAdderI.i_A
i_A[6] => Full_Adder:G_NBit_FullAdder:6:FullAdderI.i_A
i_A[7] => Full_Adder:G_NBit_FullAdder:7:FullAdderI.i_A
i_A[8] => Full_Adder:G_NBit_FullAdder:8:FullAdderI.i_A
i_A[9] => Full_Adder:G_NBit_FullAdder:9:FullAdderI.i_A
i_A[10] => Full_Adder:G_NBit_FullAdder:10:FullAdderI.i_A
i_A[11] => Full_Adder:G_NBit_FullAdder:11:FullAdderI.i_A
i_A[12] => Full_Adder:G_NBit_FullAdder:12:FullAdderI.i_A
i_A[13] => Full_Adder:G_NBit_FullAdder:13:FullAdderI.i_A
i_A[14] => Full_Adder:G_NBit_FullAdder:14:FullAdderI.i_A
i_A[15] => Full_Adder:G_NBit_FullAdder:15:FullAdderI.i_A
i_A[16] => Full_Adder:G_NBit_FullAdder:16:FullAdderI.i_A
i_A[17] => Full_Adder:G_NBit_FullAdder:17:FullAdderI.i_A
i_A[18] => Full_Adder:G_NBit_FullAdder:18:FullAdderI.i_A
i_A[19] => Full_Adder:G_NBit_FullAdder:19:FullAdderI.i_A
i_A[20] => Full_Adder:G_NBit_FullAdder:20:FullAdderI.i_A
i_A[21] => Full_Adder:G_NBit_FullAdder:21:FullAdderI.i_A
i_A[22] => Full_Adder:G_NBit_FullAdder:22:FullAdderI.i_A
i_A[23] => Full_Adder:G_NBit_FullAdder:23:FullAdderI.i_A
i_A[24] => Full_Adder:G_NBit_FullAdder:24:FullAdderI.i_A
i_A[25] => Full_Adder:G_NBit_FullAdder:25:FullAdderI.i_A
i_A[26] => Full_Adder:G_NBit_FullAdder:26:FullAdderI.i_A
i_A[27] => Full_Adder:G_NBit_FullAdder:27:FullAdderI.i_A
i_A[28] => Full_Adder:G_NBit_FullAdder:28:FullAdderI.i_A
i_A[29] => Full_Adder:G_NBit_FullAdder:29:FullAdderI.i_A
i_A[30] => Full_Adder:G_NBit_FullAdder:30:FullAdderI.i_A
i_A[31] => Full_Adder:G_NBit_FullAdder:31:FullAdderI.i_A
i_B[0] => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_B
i_B[1] => Full_Adder:G_NBit_FullAdder:1:FullAdderI.i_B
i_B[2] => Full_Adder:G_NBit_FullAdder:2:FullAdderI.i_B
i_B[3] => Full_Adder:G_NBit_FullAdder:3:FullAdderI.i_B
i_B[4] => Full_Adder:G_NBit_FullAdder:4:FullAdderI.i_B
i_B[5] => Full_Adder:G_NBit_FullAdder:5:FullAdderI.i_B
i_B[6] => Full_Adder:G_NBit_FullAdder:6:FullAdderI.i_B
i_B[7] => Full_Adder:G_NBit_FullAdder:7:FullAdderI.i_B
i_B[8] => Full_Adder:G_NBit_FullAdder:8:FullAdderI.i_B
i_B[9] => Full_Adder:G_NBit_FullAdder:9:FullAdderI.i_B
i_B[10] => Full_Adder:G_NBit_FullAdder:10:FullAdderI.i_B
i_B[11] => Full_Adder:G_NBit_FullAdder:11:FullAdderI.i_B
i_B[12] => Full_Adder:G_NBit_FullAdder:12:FullAdderI.i_B
i_B[13] => Full_Adder:G_NBit_FullAdder:13:FullAdderI.i_B
i_B[14] => Full_Adder:G_NBit_FullAdder:14:FullAdderI.i_B
i_B[15] => Full_Adder:G_NBit_FullAdder:15:FullAdderI.i_B
i_B[16] => Full_Adder:G_NBit_FullAdder:16:FullAdderI.i_B
i_B[17] => Full_Adder:G_NBit_FullAdder:17:FullAdderI.i_B
i_B[18] => Full_Adder:G_NBit_FullAdder:18:FullAdderI.i_B
i_B[19] => Full_Adder:G_NBit_FullAdder:19:FullAdderI.i_B
i_B[20] => Full_Adder:G_NBit_FullAdder:20:FullAdderI.i_B
i_B[21] => Full_Adder:G_NBit_FullAdder:21:FullAdderI.i_B
i_B[22] => Full_Adder:G_NBit_FullAdder:22:FullAdderI.i_B
i_B[23] => Full_Adder:G_NBit_FullAdder:23:FullAdderI.i_B
i_B[24] => Full_Adder:G_NBit_FullAdder:24:FullAdderI.i_B
i_B[25] => Full_Adder:G_NBit_FullAdder:25:FullAdderI.i_B
i_B[26] => Full_Adder:G_NBit_FullAdder:26:FullAdderI.i_B
i_B[27] => Full_Adder:G_NBit_FullAdder:27:FullAdderI.i_B
i_B[28] => Full_Adder:G_NBit_FullAdder:28:FullAdderI.i_B
i_B[29] => Full_Adder:G_NBit_FullAdder:29:FullAdderI.i_B
i_B[30] => Full_Adder:G_NBit_FullAdder:30:FullAdderI.i_B
i_B[31] => Full_Adder:G_NBit_FullAdder:31:FullAdderI.i_B
o_S[0] <= Full_Adder:G_NBit_FullAdder:0:FullAdderI.o_S
o_S[1] <= Full_Adder:G_NBit_FullAdder:1:FullAdderI.o_S
o_S[2] <= Full_Adder:G_NBit_FullAdder:2:FullAdderI.o_S
o_S[3] <= Full_Adder:G_NBit_FullAdder:3:FullAdderI.o_S
o_S[4] <= Full_Adder:G_NBit_FullAdder:4:FullAdderI.o_S
o_S[5] <= Full_Adder:G_NBit_FullAdder:5:FullAdderI.o_S
o_S[6] <= Full_Adder:G_NBit_FullAdder:6:FullAdderI.o_S
o_S[7] <= Full_Adder:G_NBit_FullAdder:7:FullAdderI.o_S
o_S[8] <= Full_Adder:G_NBit_FullAdder:8:FullAdderI.o_S
o_S[9] <= Full_Adder:G_NBit_FullAdder:9:FullAdderI.o_S
o_S[10] <= Full_Adder:G_NBit_FullAdder:10:FullAdderI.o_S
o_S[11] <= Full_Adder:G_NBit_FullAdder:11:FullAdderI.o_S
o_S[12] <= Full_Adder:G_NBit_FullAdder:12:FullAdderI.o_S
o_S[13] <= Full_Adder:G_NBit_FullAdder:13:FullAdderI.o_S
o_S[14] <= Full_Adder:G_NBit_FullAdder:14:FullAdderI.o_S
o_S[15] <= Full_Adder:G_NBit_FullAdder:15:FullAdderI.o_S
o_S[16] <= Full_Adder:G_NBit_FullAdder:16:FullAdderI.o_S
o_S[17] <= Full_Adder:G_NBit_FullAdder:17:FullAdderI.o_S
o_S[18] <= Full_Adder:G_NBit_FullAdder:18:FullAdderI.o_S
o_S[19] <= Full_Adder:G_NBit_FullAdder:19:FullAdderI.o_S
o_S[20] <= Full_Adder:G_NBit_FullAdder:20:FullAdderI.o_S
o_S[21] <= Full_Adder:G_NBit_FullAdder:21:FullAdderI.o_S
o_S[22] <= Full_Adder:G_NBit_FullAdder:22:FullAdderI.o_S
o_S[23] <= Full_Adder:G_NBit_FullAdder:23:FullAdderI.o_S
o_S[24] <= Full_Adder:G_NBit_FullAdder:24:FullAdderI.o_S
o_S[25] <= Full_Adder:G_NBit_FullAdder:25:FullAdderI.o_S
o_S[26] <= Full_Adder:G_NBit_FullAdder:26:FullAdderI.o_S
o_S[27] <= Full_Adder:G_NBit_FullAdder:27:FullAdderI.o_S
o_S[28] <= Full_Adder:G_NBit_FullAdder:28:FullAdderI.o_S
o_S[29] <= Full_Adder:G_NBit_FullAdder:29:FullAdderI.o_S
o_S[30] <= Full_Adder:G_NBit_FullAdder:30:FullAdderI.o_S
o_S[31] <= Full_Adder:G_NBit_FullAdder:31:FullAdderI.o_S
o_C <= Full_Adder:G_NBit_FullAdder:31:FullAdderI.o_C
o_Overflow <= o_Overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:0:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:0:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:0:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:0:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:0:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:0:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:1:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:1:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:1:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:1:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:1:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:1:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:2:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:2:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:2:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:2:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:2:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:2:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:3:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:3:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:3:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:3:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:3:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:3:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:4:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:4:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:4:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:4:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:4:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:4:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:5:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:5:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:5:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:5:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:5:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:5:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:6:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:6:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:6:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:6:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:6:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:6:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:7:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:7:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:7:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:7:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:7:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:7:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:8:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:8:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:8:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:8:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:8:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:8:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:9:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:9:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:9:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:9:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:9:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:9:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:10:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:10:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:10:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:10:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:10:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:10:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:11:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:11:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:11:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:11:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:11:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:11:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:12:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:12:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:12:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:12:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:12:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:12:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:13:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:13:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:13:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:13:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:13:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:13:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:14:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:14:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:14:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:14:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:14:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:14:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:15:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:15:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:15:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:15:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:15:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:15:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:16:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:16:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:16:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:16:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:16:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:16:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:17:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:17:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:17:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:17:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:17:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:17:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:18:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:18:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:18:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:18:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:18:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:18:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:19:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:19:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:19:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:19:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:19:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:19:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:20:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:20:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:20:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:20:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:20:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:20:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:21:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:21:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:21:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:21:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:21:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:21:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:22:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:22:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:22:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:22:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:22:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:22:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:23:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:23:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:23:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:23:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:23:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:23:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:24:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:24:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:24:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:24:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:24:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:24:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:25:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:25:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:25:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:25:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:25:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:25:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:26:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:26:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:26:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:26:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:26:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:26:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:27:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:27:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:27:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:27:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:27:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:27:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:28:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:28:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:28:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:28:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:28:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:28:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:29:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:29:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:29:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:29:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:29:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:29:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:30:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:30:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:30:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:30:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:30:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:30:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:31:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:31:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:31:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:31:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:31:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|AdderSubtractor:instAdderSub|Full_Adder_N:instFullAdders|full_adder:\G_NBit_FullAdder:31:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector
i_F[0] => org2:FIRST_OR:0:OR1.i_A
i_F[1] => org2:FIRST_OR:0:OR1.i_B
i_F[2] => org2:FIRST_OR:1:OR1.i_A
i_F[3] => org2:FIRST_OR:1:OR1.i_B
i_F[4] => org2:FIRST_OR:2:OR1.i_A
i_F[5] => org2:FIRST_OR:2:OR1.i_B
i_F[6] => org2:FIRST_OR:3:OR1.i_A
i_F[7] => org2:FIRST_OR:3:OR1.i_B
i_F[8] => org2:FIRST_OR:4:OR1.i_A
i_F[9] => org2:FIRST_OR:4:OR1.i_B
i_F[10] => org2:FIRST_OR:5:OR1.i_A
i_F[11] => org2:FIRST_OR:5:OR1.i_B
i_F[12] => org2:FIRST_OR:6:OR1.i_A
i_F[13] => org2:FIRST_OR:6:OR1.i_B
i_F[14] => org2:FIRST_OR:7:OR1.i_A
i_F[15] => org2:FIRST_OR:7:OR1.i_B
i_F[16] => org2:FIRST_OR:8:OR1.i_A
i_F[17] => org2:FIRST_OR:8:OR1.i_B
i_F[18] => org2:FIRST_OR:9:OR1.i_A
i_F[19] => org2:FIRST_OR:9:OR1.i_B
i_F[20] => org2:FIRST_OR:10:OR1.i_A
i_F[21] => org2:FIRST_OR:10:OR1.i_B
i_F[22] => org2:FIRST_OR:11:OR1.i_A
i_F[23] => org2:FIRST_OR:11:OR1.i_B
i_F[24] => org2:FIRST_OR:12:OR1.i_A
i_F[25] => org2:FIRST_OR:12:OR1.i_B
i_F[26] => org2:FIRST_OR:13:OR1.i_A
i_F[27] => org2:FIRST_OR:13:OR1.i_B
i_F[28] => org2:FIRST_OR:14:OR1.i_A
i_F[29] => org2:FIRST_OR:14:OR1.i_B
i_F[30] => org2:FIRST_OR:15:OR1.i_A
i_F[31] => org2:FIRST_OR:15:OR1.i_B
o_zero <= org2:ouput_or.o_F


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:0:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:1:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:2:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:3:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:4:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:5:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:6:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:7:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:8:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:9:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:10:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:11:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:12:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:13:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:14:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FIRST_OR:15:OR1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:0:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:1:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:2:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:3:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:4:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:5:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:6:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\SECOND_OR:7:OR2
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\THIRD_OR:0:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\THIRD_OR:1:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\THIRD_OR:2:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\THIRD_OR:3:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FOURTH_OR:0:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:\FOURTH_OR:1:OR3
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|ZeroDetector:instZeroDetector|org2:ouput_or
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|logic_N:instLogicGates
i_A[0] => o_OR.IN0
i_A[0] => o_AND.IN0
i_A[0] => o_XOR.IN0
i_A[0] => o_NOR.IN0
i_A[1] => o_OR.IN0
i_A[1] => o_AND.IN0
i_A[1] => o_XOR.IN0
i_A[1] => o_NOR.IN0
i_A[2] => o_OR.IN0
i_A[2] => o_AND.IN0
i_A[2] => o_XOR.IN0
i_A[2] => o_NOR.IN0
i_A[3] => o_OR.IN0
i_A[3] => o_AND.IN0
i_A[3] => o_XOR.IN0
i_A[3] => o_NOR.IN0
i_A[4] => o_OR.IN0
i_A[4] => o_AND.IN0
i_A[4] => o_XOR.IN0
i_A[4] => o_NOR.IN0
i_A[5] => o_OR.IN0
i_A[5] => o_AND.IN0
i_A[5] => o_XOR.IN0
i_A[5] => o_NOR.IN0
i_A[6] => o_OR.IN0
i_A[6] => o_AND.IN0
i_A[6] => o_XOR.IN0
i_A[6] => o_NOR.IN0
i_A[7] => o_OR.IN0
i_A[7] => o_AND.IN0
i_A[7] => o_XOR.IN0
i_A[7] => o_NOR.IN0
i_A[8] => o_OR.IN0
i_A[8] => o_AND.IN0
i_A[8] => o_XOR.IN0
i_A[8] => o_NOR.IN0
i_A[9] => o_OR.IN0
i_A[9] => o_AND.IN0
i_A[9] => o_XOR.IN0
i_A[9] => o_NOR.IN0
i_A[10] => o_OR.IN0
i_A[10] => o_AND.IN0
i_A[10] => o_XOR.IN0
i_A[10] => o_NOR.IN0
i_A[11] => o_OR.IN0
i_A[11] => o_AND.IN0
i_A[11] => o_XOR.IN0
i_A[11] => o_NOR.IN0
i_A[12] => o_OR.IN0
i_A[12] => o_AND.IN0
i_A[12] => o_XOR.IN0
i_A[12] => o_NOR.IN0
i_A[13] => o_OR.IN0
i_A[13] => o_AND.IN0
i_A[13] => o_XOR.IN0
i_A[13] => o_NOR.IN0
i_A[14] => o_OR.IN0
i_A[14] => o_AND.IN0
i_A[14] => o_XOR.IN0
i_A[14] => o_NOR.IN0
i_A[15] => o_OR.IN0
i_A[15] => o_AND.IN0
i_A[15] => o_XOR.IN0
i_A[15] => o_NOR.IN0
i_A[16] => o_OR.IN0
i_A[16] => o_AND.IN0
i_A[16] => o_XOR.IN0
i_A[16] => o_NOR.IN0
i_A[17] => o_OR.IN0
i_A[17] => o_AND.IN0
i_A[17] => o_XOR.IN0
i_A[17] => o_NOR.IN0
i_A[18] => o_OR.IN0
i_A[18] => o_AND.IN0
i_A[18] => o_XOR.IN0
i_A[18] => o_NOR.IN0
i_A[19] => o_OR.IN0
i_A[19] => o_AND.IN0
i_A[19] => o_XOR.IN0
i_A[19] => o_NOR.IN0
i_A[20] => o_OR.IN0
i_A[20] => o_AND.IN0
i_A[20] => o_XOR.IN0
i_A[20] => o_NOR.IN0
i_A[21] => o_OR.IN0
i_A[21] => o_AND.IN0
i_A[21] => o_XOR.IN0
i_A[21] => o_NOR.IN0
i_A[22] => o_OR.IN0
i_A[22] => o_AND.IN0
i_A[22] => o_XOR.IN0
i_A[22] => o_NOR.IN0
i_A[23] => o_OR.IN0
i_A[23] => o_AND.IN0
i_A[23] => o_XOR.IN0
i_A[23] => o_NOR.IN0
i_A[24] => o_OR.IN0
i_A[24] => o_AND.IN0
i_A[24] => o_XOR.IN0
i_A[24] => o_NOR.IN0
i_A[25] => o_OR.IN0
i_A[25] => o_AND.IN0
i_A[25] => o_XOR.IN0
i_A[25] => o_NOR.IN0
i_A[26] => o_OR.IN0
i_A[26] => o_AND.IN0
i_A[26] => o_XOR.IN0
i_A[26] => o_NOR.IN0
i_A[27] => o_OR.IN0
i_A[27] => o_AND.IN0
i_A[27] => o_XOR.IN0
i_A[27] => o_NOR.IN0
i_A[28] => o_OR.IN0
i_A[28] => o_AND.IN0
i_A[28] => o_XOR.IN0
i_A[28] => o_NOR.IN0
i_A[29] => o_OR.IN0
i_A[29] => o_AND.IN0
i_A[29] => o_XOR.IN0
i_A[29] => o_NOR.IN0
i_A[30] => o_OR.IN0
i_A[30] => o_AND.IN0
i_A[30] => o_XOR.IN0
i_A[30] => o_NOR.IN0
i_A[31] => o_OR.IN0
i_A[31] => o_AND.IN0
i_A[31] => o_XOR.IN0
i_A[31] => o_NOR.IN0
i_B[0] => o_OR.IN1
i_B[0] => o_AND.IN1
i_B[0] => o_XOR.IN1
i_B[0] => o_NOR.IN1
i_B[1] => o_OR.IN1
i_B[1] => o_AND.IN1
i_B[1] => o_XOR.IN1
i_B[1] => o_NOR.IN1
i_B[2] => o_OR.IN1
i_B[2] => o_AND.IN1
i_B[2] => o_XOR.IN1
i_B[2] => o_NOR.IN1
i_B[3] => o_OR.IN1
i_B[3] => o_AND.IN1
i_B[3] => o_XOR.IN1
i_B[3] => o_NOR.IN1
i_B[4] => o_OR.IN1
i_B[4] => o_AND.IN1
i_B[4] => o_XOR.IN1
i_B[4] => o_NOR.IN1
i_B[5] => o_OR.IN1
i_B[5] => o_AND.IN1
i_B[5] => o_XOR.IN1
i_B[5] => o_NOR.IN1
i_B[6] => o_OR.IN1
i_B[6] => o_AND.IN1
i_B[6] => o_XOR.IN1
i_B[6] => o_NOR.IN1
i_B[7] => o_OR.IN1
i_B[7] => o_AND.IN1
i_B[7] => o_XOR.IN1
i_B[7] => o_NOR.IN1
i_B[8] => o_OR.IN1
i_B[8] => o_AND.IN1
i_B[8] => o_XOR.IN1
i_B[8] => o_NOR.IN1
i_B[9] => o_OR.IN1
i_B[9] => o_AND.IN1
i_B[9] => o_XOR.IN1
i_B[9] => o_NOR.IN1
i_B[10] => o_OR.IN1
i_B[10] => o_AND.IN1
i_B[10] => o_XOR.IN1
i_B[10] => o_NOR.IN1
i_B[11] => o_OR.IN1
i_B[11] => o_AND.IN1
i_B[11] => o_XOR.IN1
i_B[11] => o_NOR.IN1
i_B[12] => o_OR.IN1
i_B[12] => o_AND.IN1
i_B[12] => o_XOR.IN1
i_B[12] => o_NOR.IN1
i_B[13] => o_OR.IN1
i_B[13] => o_AND.IN1
i_B[13] => o_XOR.IN1
i_B[13] => o_NOR.IN1
i_B[14] => o_OR.IN1
i_B[14] => o_AND.IN1
i_B[14] => o_XOR.IN1
i_B[14] => o_NOR.IN1
i_B[15] => o_OR.IN1
i_B[15] => o_AND.IN1
i_B[15] => o_XOR.IN1
i_B[15] => o_NOR.IN1
i_B[16] => o_OR.IN1
i_B[16] => o_AND.IN1
i_B[16] => o_XOR.IN1
i_B[16] => o_NOR.IN1
i_B[17] => o_OR.IN1
i_B[17] => o_AND.IN1
i_B[17] => o_XOR.IN1
i_B[17] => o_NOR.IN1
i_B[18] => o_OR.IN1
i_B[18] => o_AND.IN1
i_B[18] => o_XOR.IN1
i_B[18] => o_NOR.IN1
i_B[19] => o_OR.IN1
i_B[19] => o_AND.IN1
i_B[19] => o_XOR.IN1
i_B[19] => o_NOR.IN1
i_B[20] => o_OR.IN1
i_B[20] => o_AND.IN1
i_B[20] => o_XOR.IN1
i_B[20] => o_NOR.IN1
i_B[21] => o_OR.IN1
i_B[21] => o_AND.IN1
i_B[21] => o_XOR.IN1
i_B[21] => o_NOR.IN1
i_B[22] => o_OR.IN1
i_B[22] => o_AND.IN1
i_B[22] => o_XOR.IN1
i_B[22] => o_NOR.IN1
i_B[23] => o_OR.IN1
i_B[23] => o_AND.IN1
i_B[23] => o_XOR.IN1
i_B[23] => o_NOR.IN1
i_B[24] => o_OR.IN1
i_B[24] => o_AND.IN1
i_B[24] => o_XOR.IN1
i_B[24] => o_NOR.IN1
i_B[25] => o_OR.IN1
i_B[25] => o_AND.IN1
i_B[25] => o_XOR.IN1
i_B[25] => o_NOR.IN1
i_B[26] => o_OR.IN1
i_B[26] => o_AND.IN1
i_B[26] => o_XOR.IN1
i_B[26] => o_NOR.IN1
i_B[27] => o_OR.IN1
i_B[27] => o_AND.IN1
i_B[27] => o_XOR.IN1
i_B[27] => o_NOR.IN1
i_B[28] => o_OR.IN1
i_B[28] => o_AND.IN1
i_B[28] => o_XOR.IN1
i_B[28] => o_NOR.IN1
i_B[29] => o_OR.IN1
i_B[29] => o_AND.IN1
i_B[29] => o_XOR.IN1
i_B[29] => o_NOR.IN1
i_B[30] => o_OR.IN1
i_B[30] => o_AND.IN1
i_B[30] => o_XOR.IN1
i_B[30] => o_NOR.IN1
i_B[31] => o_OR.IN1
i_B[31] => o_AND.IN1
i_B[31] => o_XOR.IN1
i_B[31] => o_NOR.IN1
o_OR[0] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[1] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[2] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[3] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[4] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[5] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[6] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[7] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[8] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[9] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[10] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[11] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[12] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[13] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[14] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[15] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[16] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[17] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[18] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[19] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[20] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[21] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[22] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[23] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[24] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[25] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[26] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[27] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[28] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[29] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[30] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_OR[31] <= o_OR.DB_MAX_OUTPUT_PORT_TYPE
o_AND[0] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[1] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[2] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[3] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[4] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[5] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[6] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[7] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[8] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[9] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[10] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[11] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[12] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[13] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[14] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[15] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[16] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[17] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[18] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[19] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[20] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[21] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[22] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[23] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[24] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[25] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[26] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[27] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[28] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[29] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[30] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_AND[31] <= o_AND.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[0] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[1] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[2] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[3] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[4] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[5] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[6] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[7] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[8] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[9] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[10] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[11] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[12] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[13] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[14] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[15] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[16] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[17] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[18] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[19] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[20] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[21] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[22] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[23] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[24] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[25] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[26] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[27] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[28] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[29] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[30] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_XOR[31] <= o_XOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[0] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[1] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[2] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[3] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[4] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[5] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[6] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[7] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[8] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[9] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[10] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[11] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[12] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[13] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[14] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[15] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[16] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[17] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[18] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[19] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[20] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[21] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[22] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[23] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[24] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[25] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[26] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[27] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[28] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[29] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[30] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE
o_NOR[31] <= o_NOR.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux2t1_N:instNegSetMux|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux
i_S[0] => mux8t1:G_NBit_MUX:0:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:1:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:2:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:3:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:4:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:5:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:6:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:7:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:8:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:9:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:10:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:11:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:12:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:13:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:14:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:15:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:16:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:17:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:18:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:19:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:20:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:21:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:22:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:23:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:24:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:25:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:26:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:27:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:28:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:29:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:30:MUXI.i_S[0]
i_S[0] => mux8t1:G_NBit_MUX:31:MUXI.i_S[0]
i_S[1] => mux8t1:G_NBit_MUX:0:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:1:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:2:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:3:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:4:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:5:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:6:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:7:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:8:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:9:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:10:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:11:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:12:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:13:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:14:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:15:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:16:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:17:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:18:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:19:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:20:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:21:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:22:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:23:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:24:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:25:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:26:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:27:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:28:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:29:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:30:MUXI.i_S[1]
i_S[1] => mux8t1:G_NBit_MUX:31:MUXI.i_S[1]
i_S[2] => mux8t1:G_NBit_MUX:0:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:1:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:2:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:3:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:4:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:5:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:6:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:7:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:8:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:9:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:10:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:11:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:12:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:13:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:14:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:15:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:16:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:17:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:18:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:19:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:20:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:21:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:22:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:23:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:24:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:25:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:26:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:27:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:28:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:29:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:30:MUXI.i_S[2]
i_S[2] => mux8t1:G_NBit_MUX:31:MUXI.i_S[2]
i_D0[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D1
i_D2[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D2
i_D2[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D2
i_D2[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D2
i_D2[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D2
i_D2[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D2
i_D2[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D2
i_D2[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D2
i_D2[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D2
i_D2[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D2
i_D2[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D2
i_D2[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D2
i_D2[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D2
i_D2[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D2
i_D2[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D2
i_D2[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D2
i_D2[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D2
i_D2[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D2
i_D2[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D2
i_D2[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D2
i_D2[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D2
i_D2[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D2
i_D2[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D2
i_D2[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D2
i_D2[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D2
i_D2[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D2
i_D2[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D2
i_D2[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D2
i_D2[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D2
i_D2[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D2
i_D2[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D2
i_D2[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D2
i_D2[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D2
i_D3[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D3
i_D3[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D3
i_D3[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D3
i_D3[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D3
i_D3[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D3
i_D3[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D3
i_D3[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D3
i_D3[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D3
i_D3[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D3
i_D3[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D3
i_D3[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D3
i_D3[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D3
i_D3[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D3
i_D3[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D3
i_D3[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D3
i_D3[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D3
i_D3[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D3
i_D3[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D3
i_D3[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D3
i_D3[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D3
i_D3[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D3
i_D3[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D3
i_D3[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D3
i_D3[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D3
i_D3[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D3
i_D3[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D3
i_D3[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D3
i_D3[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D3
i_D3[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D3
i_D3[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D3
i_D3[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D3
i_D3[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D3
i_D4[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D4
i_D4[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D4
i_D4[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D4
i_D4[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D4
i_D4[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D4
i_D4[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D4
i_D4[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D4
i_D4[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D4
i_D4[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D4
i_D4[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D4
i_D4[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D4
i_D4[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D4
i_D4[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D4
i_D4[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D4
i_D4[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D4
i_D4[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D4
i_D4[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D4
i_D4[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D4
i_D4[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D4
i_D4[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D4
i_D4[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D4
i_D4[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D4
i_D4[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D4
i_D4[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D4
i_D4[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D4
i_D4[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D4
i_D4[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D4
i_D4[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D4
i_D4[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D4
i_D4[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D4
i_D4[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D4
i_D4[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D4
i_D5[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D5
i_D5[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D5
i_D5[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D5
i_D5[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D5
i_D5[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D5
i_D5[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D5
i_D5[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D5
i_D5[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D5
i_D5[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D5
i_D5[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D5
i_D5[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D5
i_D5[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D5
i_D5[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D5
i_D5[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D5
i_D5[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D5
i_D5[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D5
i_D5[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D5
i_D5[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D5
i_D5[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D5
i_D5[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D5
i_D5[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D5
i_D5[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D5
i_D5[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D5
i_D5[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D5
i_D5[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D5
i_D5[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D5
i_D5[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D5
i_D5[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D5
i_D5[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D5
i_D5[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D5
i_D5[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D5
i_D5[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D5
i_D6[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D6
i_D6[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D6
i_D6[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D6
i_D6[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D6
i_D6[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D6
i_D6[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D6
i_D6[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D6
i_D6[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D6
i_D6[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D6
i_D6[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D6
i_D6[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D6
i_D6[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D6
i_D6[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D6
i_D6[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D6
i_D6[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D6
i_D6[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D6
i_D6[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D6
i_D6[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D6
i_D6[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D6
i_D6[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D6
i_D6[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D6
i_D6[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D6
i_D6[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D6
i_D6[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D6
i_D6[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D6
i_D6[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D6
i_D6[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D6
i_D6[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D6
i_D6[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D6
i_D6[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D6
i_D6[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D6
i_D6[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D6
i_D7[0] => mux8t1:G_NBit_MUX:0:MUXI.i_D7
i_D7[1] => mux8t1:G_NBit_MUX:1:MUXI.i_D7
i_D7[2] => mux8t1:G_NBit_MUX:2:MUXI.i_D7
i_D7[3] => mux8t1:G_NBit_MUX:3:MUXI.i_D7
i_D7[4] => mux8t1:G_NBit_MUX:4:MUXI.i_D7
i_D7[5] => mux8t1:G_NBit_MUX:5:MUXI.i_D7
i_D7[6] => mux8t1:G_NBit_MUX:6:MUXI.i_D7
i_D7[7] => mux8t1:G_NBit_MUX:7:MUXI.i_D7
i_D7[8] => mux8t1:G_NBit_MUX:8:MUXI.i_D7
i_D7[9] => mux8t1:G_NBit_MUX:9:MUXI.i_D7
i_D7[10] => mux8t1:G_NBit_MUX:10:MUXI.i_D7
i_D7[11] => mux8t1:G_NBit_MUX:11:MUXI.i_D7
i_D7[12] => mux8t1:G_NBit_MUX:12:MUXI.i_D7
i_D7[13] => mux8t1:G_NBit_MUX:13:MUXI.i_D7
i_D7[14] => mux8t1:G_NBit_MUX:14:MUXI.i_D7
i_D7[15] => mux8t1:G_NBit_MUX:15:MUXI.i_D7
i_D7[16] => mux8t1:G_NBit_MUX:16:MUXI.i_D7
i_D7[17] => mux8t1:G_NBit_MUX:17:MUXI.i_D7
i_D7[18] => mux8t1:G_NBit_MUX:18:MUXI.i_D7
i_D7[19] => mux8t1:G_NBit_MUX:19:MUXI.i_D7
i_D7[20] => mux8t1:G_NBit_MUX:20:MUXI.i_D7
i_D7[21] => mux8t1:G_NBit_MUX:21:MUXI.i_D7
i_D7[22] => mux8t1:G_NBit_MUX:22:MUXI.i_D7
i_D7[23] => mux8t1:G_NBit_MUX:23:MUXI.i_D7
i_D7[24] => mux8t1:G_NBit_MUX:24:MUXI.i_D7
i_D7[25] => mux8t1:G_NBit_MUX:25:MUXI.i_D7
i_D7[26] => mux8t1:G_NBit_MUX:26:MUXI.i_D7
i_D7[27] => mux8t1:G_NBit_MUX:27:MUXI.i_D7
i_D7[28] => mux8t1:G_NBit_MUX:28:MUXI.i_D7
i_D7[29] => mux8t1:G_NBit_MUX:29:MUXI.i_D7
i_D7[30] => mux8t1:G_NBit_MUX:30:MUXI.i_D7
i_D7[31] => mux8t1:G_NBit_MUX:31:MUXI.i_D7
o_O[0] <= mux8t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux8t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux8t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux8t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux8t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux8t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux8t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux8t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux8t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux8t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux8t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux8t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux8t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux8t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux8t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux8t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux8t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux8t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux8t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux8t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux8t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux8t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux8t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux8t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux8t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux8t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux8t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux8t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux8t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux8t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux8t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux8t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:0:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:1:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:2:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:3:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:4:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:5:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:6:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:7:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:8:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:9:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:10:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:11:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:12:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:13:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:14:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:15:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:16:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:17:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:18:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:19:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:20:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:21:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:22:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:23:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:24:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:25:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:26:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:27:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:28:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:29:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:30:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:instALU|mux8t1_N:instOutputMux|mux8t1:\G_NBit_MUX:31:MUXI
i_S[0] => Equal0.IN2
i_S[0] => Equal1.IN0
i_S[0] => Equal2.IN2
i_S[0] => Equal3.IN1
i_S[0] => Equal4.IN2
i_S[0] => Equal5.IN1
i_S[0] => Equal6.IN2
i_S[0] => Equal7.IN2
i_S[1] => Equal0.IN1
i_S[1] => Equal1.IN2
i_S[1] => Equal2.IN0
i_S[1] => Equal3.IN0
i_S[1] => Equal4.IN1
i_S[1] => Equal5.IN2
i_S[1] => Equal6.IN1
i_S[1] => Equal7.IN1
i_S[2] => Equal0.IN0
i_S[2] => Equal1.IN1
i_S[2] => Equal2.IN1
i_S[2] => Equal3.IN2
i_S[2] => Equal4.IN0
i_S[2] => Equal5.IN0
i_S[2] => Equal6.IN0
i_S[2] => Equal7.IN0
i_D0 => o_O.DATAB
i_D1 => o_O.DATAB
i_D2 => o_O.DATAB
i_D3 => o_O.DATAB
i_D4 => o_O.DATAB
i_D5 => o_O.DATAB
i_D6 => o_O.DATAB
i_D7 => o_O.DATAB
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instMemToRegMux|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:instRegAddrMux|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder
i_C => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_C
i_A[0] => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_A
i_A[1] => Full_Adder:G_NBit_FullAdder:1:FullAdderI.i_A
i_A[2] => Full_Adder:G_NBit_FullAdder:2:FullAdderI.i_A
i_A[3] => Full_Adder:G_NBit_FullAdder:3:FullAdderI.i_A
i_A[4] => Full_Adder:G_NBit_FullAdder:4:FullAdderI.i_A
i_A[5] => Full_Adder:G_NBit_FullAdder:5:FullAdderI.i_A
i_A[6] => Full_Adder:G_NBit_FullAdder:6:FullAdderI.i_A
i_A[7] => Full_Adder:G_NBit_FullAdder:7:FullAdderI.i_A
i_A[8] => Full_Adder:G_NBit_FullAdder:8:FullAdderI.i_A
i_A[9] => Full_Adder:G_NBit_FullAdder:9:FullAdderI.i_A
i_A[10] => Full_Adder:G_NBit_FullAdder:10:FullAdderI.i_A
i_A[11] => Full_Adder:G_NBit_FullAdder:11:FullAdderI.i_A
i_A[12] => Full_Adder:G_NBit_FullAdder:12:FullAdderI.i_A
i_A[13] => Full_Adder:G_NBit_FullAdder:13:FullAdderI.i_A
i_A[14] => Full_Adder:G_NBit_FullAdder:14:FullAdderI.i_A
i_A[15] => Full_Adder:G_NBit_FullAdder:15:FullAdderI.i_A
i_A[16] => Full_Adder:G_NBit_FullAdder:16:FullAdderI.i_A
i_A[17] => Full_Adder:G_NBit_FullAdder:17:FullAdderI.i_A
i_A[18] => Full_Adder:G_NBit_FullAdder:18:FullAdderI.i_A
i_A[19] => Full_Adder:G_NBit_FullAdder:19:FullAdderI.i_A
i_A[20] => Full_Adder:G_NBit_FullAdder:20:FullAdderI.i_A
i_A[21] => Full_Adder:G_NBit_FullAdder:21:FullAdderI.i_A
i_A[22] => Full_Adder:G_NBit_FullAdder:22:FullAdderI.i_A
i_A[23] => Full_Adder:G_NBit_FullAdder:23:FullAdderI.i_A
i_A[24] => Full_Adder:G_NBit_FullAdder:24:FullAdderI.i_A
i_A[25] => Full_Adder:G_NBit_FullAdder:25:FullAdderI.i_A
i_A[26] => Full_Adder:G_NBit_FullAdder:26:FullAdderI.i_A
i_A[27] => Full_Adder:G_NBit_FullAdder:27:FullAdderI.i_A
i_A[28] => Full_Adder:G_NBit_FullAdder:28:FullAdderI.i_A
i_A[29] => Full_Adder:G_NBit_FullAdder:29:FullAdderI.i_A
i_A[30] => Full_Adder:G_NBit_FullAdder:30:FullAdderI.i_A
i_A[31] => Full_Adder:G_NBit_FullAdder:31:FullAdderI.i_A
i_B[0] => Full_Adder:G_NBit_FullAdder:0:FullAdderI.i_B
i_B[1] => Full_Adder:G_NBit_FullAdder:1:FullAdderI.i_B
i_B[2] => Full_Adder:G_NBit_FullAdder:2:FullAdderI.i_B
i_B[3] => Full_Adder:G_NBit_FullAdder:3:FullAdderI.i_B
i_B[4] => Full_Adder:G_NBit_FullAdder:4:FullAdderI.i_B
i_B[5] => Full_Adder:G_NBit_FullAdder:5:FullAdderI.i_B
i_B[6] => Full_Adder:G_NBit_FullAdder:6:FullAdderI.i_B
i_B[7] => Full_Adder:G_NBit_FullAdder:7:FullAdderI.i_B
i_B[8] => Full_Adder:G_NBit_FullAdder:8:FullAdderI.i_B
i_B[9] => Full_Adder:G_NBit_FullAdder:9:FullAdderI.i_B
i_B[10] => Full_Adder:G_NBit_FullAdder:10:FullAdderI.i_B
i_B[11] => Full_Adder:G_NBit_FullAdder:11:FullAdderI.i_B
i_B[12] => Full_Adder:G_NBit_FullAdder:12:FullAdderI.i_B
i_B[13] => Full_Adder:G_NBit_FullAdder:13:FullAdderI.i_B
i_B[14] => Full_Adder:G_NBit_FullAdder:14:FullAdderI.i_B
i_B[15] => Full_Adder:G_NBit_FullAdder:15:FullAdderI.i_B
i_B[16] => Full_Adder:G_NBit_FullAdder:16:FullAdderI.i_B
i_B[17] => Full_Adder:G_NBit_FullAdder:17:FullAdderI.i_B
i_B[18] => Full_Adder:G_NBit_FullAdder:18:FullAdderI.i_B
i_B[19] => Full_Adder:G_NBit_FullAdder:19:FullAdderI.i_B
i_B[20] => Full_Adder:G_NBit_FullAdder:20:FullAdderI.i_B
i_B[21] => Full_Adder:G_NBit_FullAdder:21:FullAdderI.i_B
i_B[22] => Full_Adder:G_NBit_FullAdder:22:FullAdderI.i_B
i_B[23] => Full_Adder:G_NBit_FullAdder:23:FullAdderI.i_B
i_B[24] => Full_Adder:G_NBit_FullAdder:24:FullAdderI.i_B
i_B[25] => Full_Adder:G_NBit_FullAdder:25:FullAdderI.i_B
i_B[26] => Full_Adder:G_NBit_FullAdder:26:FullAdderI.i_B
i_B[27] => Full_Adder:G_NBit_FullAdder:27:FullAdderI.i_B
i_B[28] => Full_Adder:G_NBit_FullAdder:28:FullAdderI.i_B
i_B[29] => Full_Adder:G_NBit_FullAdder:29:FullAdderI.i_B
i_B[30] => Full_Adder:G_NBit_FullAdder:30:FullAdderI.i_B
i_B[31] => Full_Adder:G_NBit_FullAdder:31:FullAdderI.i_B
o_S[0] <= Full_Adder:G_NBit_FullAdder:0:FullAdderI.o_S
o_S[1] <= Full_Adder:G_NBit_FullAdder:1:FullAdderI.o_S
o_S[2] <= Full_Adder:G_NBit_FullAdder:2:FullAdderI.o_S
o_S[3] <= Full_Adder:G_NBit_FullAdder:3:FullAdderI.o_S
o_S[4] <= Full_Adder:G_NBit_FullAdder:4:FullAdderI.o_S
o_S[5] <= Full_Adder:G_NBit_FullAdder:5:FullAdderI.o_S
o_S[6] <= Full_Adder:G_NBit_FullAdder:6:FullAdderI.o_S
o_S[7] <= Full_Adder:G_NBit_FullAdder:7:FullAdderI.o_S
o_S[8] <= Full_Adder:G_NBit_FullAdder:8:FullAdderI.o_S
o_S[9] <= Full_Adder:G_NBit_FullAdder:9:FullAdderI.o_S
o_S[10] <= Full_Adder:G_NBit_FullAdder:10:FullAdderI.o_S
o_S[11] <= Full_Adder:G_NBit_FullAdder:11:FullAdderI.o_S
o_S[12] <= Full_Adder:G_NBit_FullAdder:12:FullAdderI.o_S
o_S[13] <= Full_Adder:G_NBit_FullAdder:13:FullAdderI.o_S
o_S[14] <= Full_Adder:G_NBit_FullAdder:14:FullAdderI.o_S
o_S[15] <= Full_Adder:G_NBit_FullAdder:15:FullAdderI.o_S
o_S[16] <= Full_Adder:G_NBit_FullAdder:16:FullAdderI.o_S
o_S[17] <= Full_Adder:G_NBit_FullAdder:17:FullAdderI.o_S
o_S[18] <= Full_Adder:G_NBit_FullAdder:18:FullAdderI.o_S
o_S[19] <= Full_Adder:G_NBit_FullAdder:19:FullAdderI.o_S
o_S[20] <= Full_Adder:G_NBit_FullAdder:20:FullAdderI.o_S
o_S[21] <= Full_Adder:G_NBit_FullAdder:21:FullAdderI.o_S
o_S[22] <= Full_Adder:G_NBit_FullAdder:22:FullAdderI.o_S
o_S[23] <= Full_Adder:G_NBit_FullAdder:23:FullAdderI.o_S
o_S[24] <= Full_Adder:G_NBit_FullAdder:24:FullAdderI.o_S
o_S[25] <= Full_Adder:G_NBit_FullAdder:25:FullAdderI.o_S
o_S[26] <= Full_Adder:G_NBit_FullAdder:26:FullAdderI.o_S
o_S[27] <= Full_Adder:G_NBit_FullAdder:27:FullAdderI.o_S
o_S[28] <= Full_Adder:G_NBit_FullAdder:28:FullAdderI.o_S
o_S[29] <= Full_Adder:G_NBit_FullAdder:29:FullAdderI.o_S
o_S[30] <= Full_Adder:G_NBit_FullAdder:30:FullAdderI.o_S
o_S[31] <= Full_Adder:G_NBit_FullAdder:31:FullAdderI.o_S
o_C <= Full_Adder:G_NBit_FullAdder:31:FullAdderI.o_C
o_Overflow <= o_Overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:0:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:0:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:0:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:0:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:0:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:0:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:1:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:1:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:1:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:1:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:1:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:1:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:2:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:2:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:2:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:2:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:2:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:2:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:3:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:3:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:3:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:3:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:3:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:3:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:4:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:4:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:4:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:4:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:4:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:4:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:5:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:5:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:5:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:5:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:5:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:5:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:6:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:6:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:6:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:6:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:6:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:6:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:7:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:7:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:7:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:7:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:7:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:7:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:8:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:8:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:8:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:8:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:8:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:8:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:9:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:9:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:9:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:9:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:9:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:9:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:10:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:10:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:10:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:10:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:10:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:10:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:11:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:11:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:11:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:11:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:11:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:11:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:12:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:12:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:12:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:12:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:12:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:12:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:13:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:13:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:13:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:13:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:13:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:13:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:14:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:14:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:14:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:14:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:14:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:14:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:15:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:15:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:15:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:15:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:15:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:15:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:16:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:16:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:16:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:16:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:16:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:16:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:17:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:17:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:17:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:17:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:17:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:17:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:18:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:18:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:18:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:18:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:18:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:18:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:19:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:19:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:19:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:19:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:19:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:19:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:20:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:20:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:20:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:20:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:20:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:20:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:21:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:21:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:21:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:21:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:21:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:21:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:22:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:22:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:22:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:22:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:22:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:22:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:23:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:23:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:23:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:23:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:23:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:23:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:24:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:24:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:24:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:24:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:24:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:24:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:25:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:25:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:25:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:25:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:25:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:25:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:26:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:26:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:26:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:26:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:26:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:26:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:27:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:27:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:27:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:27:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:27:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:27:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:28:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:28:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:28:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:28:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:28:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:28:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:29:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:29:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:29:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:29:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:29:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:29:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:30:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:30:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:30:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:30:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:30:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:30:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:31:FullAdderI
i_A => xorg2:xor1.i_a
i_A => andg2:and2.i_a
i_B => xorg2:xor1.i_b
i_B => andg2:and2.i_b
i_C => xorg2:xor2.i_b
i_C => andg2:and1.i_b
o_S <= xorg2:xor2.o_f
o_C <= org2:or1.o_f


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:31:FullAdderI|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:31:FullAdderI|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:31:FullAdderI|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:31:FullAdderI|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Full_Adder_N:instPC4Adder|full_adder:\G_NBit_FullAdder:31:FullAdderI|org2:or1
i_a => o_f.IN0
i_b => o_f.IN1
o_f <= o_f.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:0:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:1:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:2:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:3:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:4:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:5:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:6:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:7:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:8:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:9:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:10:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:11:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:12:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:13:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:14:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:15:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:16:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:17:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:18:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:19:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:20:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:21:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:22:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:23:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:24:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:25:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:26:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:27:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:28:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:29:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:30:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:branchjumpMUX|mux2t1:\G_NBit_MUX:31:MUXI
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID
i_CLK => dffg_N:instPCPlus4Reg.i_CLK
i_CLK => dffg_N:instInstructionReg.i_CLK
i_RST => dffg_N:instPCPlus4Reg.i_RST
i_RST => dffg_N:instInstructionReg.i_RST
i_Stall => dffg_N:instPCPlus4Reg.i_WE
i_Stall => dffg_N:instInstructionReg.i_WE
i_PC4[0] => dffg_N:instPCPlus4Reg.i_D[0]
i_PC4[1] => dffg_N:instPCPlus4Reg.i_D[1]
i_PC4[2] => dffg_N:instPCPlus4Reg.i_D[2]
i_PC4[3] => dffg_N:instPCPlus4Reg.i_D[3]
i_PC4[4] => dffg_N:instPCPlus4Reg.i_D[4]
i_PC4[5] => dffg_N:instPCPlus4Reg.i_D[5]
i_PC4[6] => dffg_N:instPCPlus4Reg.i_D[6]
i_PC4[7] => dffg_N:instPCPlus4Reg.i_D[7]
i_PC4[8] => dffg_N:instPCPlus4Reg.i_D[8]
i_PC4[9] => dffg_N:instPCPlus4Reg.i_D[9]
i_PC4[10] => dffg_N:instPCPlus4Reg.i_D[10]
i_PC4[11] => dffg_N:instPCPlus4Reg.i_D[11]
i_PC4[12] => dffg_N:instPCPlus4Reg.i_D[12]
i_PC4[13] => dffg_N:instPCPlus4Reg.i_D[13]
i_PC4[14] => dffg_N:instPCPlus4Reg.i_D[14]
i_PC4[15] => dffg_N:instPCPlus4Reg.i_D[15]
i_PC4[16] => dffg_N:instPCPlus4Reg.i_D[16]
i_PC4[17] => dffg_N:instPCPlus4Reg.i_D[17]
i_PC4[18] => dffg_N:instPCPlus4Reg.i_D[18]
i_PC4[19] => dffg_N:instPCPlus4Reg.i_D[19]
i_PC4[20] => dffg_N:instPCPlus4Reg.i_D[20]
i_PC4[21] => dffg_N:instPCPlus4Reg.i_D[21]
i_PC4[22] => dffg_N:instPCPlus4Reg.i_D[22]
i_PC4[23] => dffg_N:instPCPlus4Reg.i_D[23]
i_PC4[24] => dffg_N:instPCPlus4Reg.i_D[24]
i_PC4[25] => dffg_N:instPCPlus4Reg.i_D[25]
i_PC4[26] => dffg_N:instPCPlus4Reg.i_D[26]
i_PC4[27] => dffg_N:instPCPlus4Reg.i_D[27]
i_PC4[28] => dffg_N:instPCPlus4Reg.i_D[28]
i_PC4[29] => dffg_N:instPCPlus4Reg.i_D[29]
i_PC4[30] => dffg_N:instPCPlus4Reg.i_D[30]
i_PC4[31] => dffg_N:instPCPlus4Reg.i_D[31]
i_Instruction[0] => dffg_N:instInstructionReg.i_D[0]
i_Instruction[1] => dffg_N:instInstructionReg.i_D[1]
i_Instruction[2] => dffg_N:instInstructionReg.i_D[2]
i_Instruction[3] => dffg_N:instInstructionReg.i_D[3]
i_Instruction[4] => dffg_N:instInstructionReg.i_D[4]
i_Instruction[5] => dffg_N:instInstructionReg.i_D[5]
i_Instruction[6] => dffg_N:instInstructionReg.i_D[6]
i_Instruction[7] => dffg_N:instInstructionReg.i_D[7]
i_Instruction[8] => dffg_N:instInstructionReg.i_D[8]
i_Instruction[9] => dffg_N:instInstructionReg.i_D[9]
i_Instruction[10] => dffg_N:instInstructionReg.i_D[10]
i_Instruction[11] => dffg_N:instInstructionReg.i_D[11]
i_Instruction[12] => dffg_N:instInstructionReg.i_D[12]
i_Instruction[13] => dffg_N:instInstructionReg.i_D[13]
i_Instruction[14] => dffg_N:instInstructionReg.i_D[14]
i_Instruction[15] => dffg_N:instInstructionReg.i_D[15]
i_Instruction[16] => dffg_N:instInstructionReg.i_D[16]
i_Instruction[17] => dffg_N:instInstructionReg.i_D[17]
i_Instruction[18] => dffg_N:instInstructionReg.i_D[18]
i_Instruction[19] => dffg_N:instInstructionReg.i_D[19]
i_Instruction[20] => dffg_N:instInstructionReg.i_D[20]
i_Instruction[21] => dffg_N:instInstructionReg.i_D[21]
i_Instruction[22] => dffg_N:instInstructionReg.i_D[22]
i_Instruction[23] => dffg_N:instInstructionReg.i_D[23]
i_Instruction[24] => dffg_N:instInstructionReg.i_D[24]
i_Instruction[25] => dffg_N:instInstructionReg.i_D[25]
i_Instruction[26] => dffg_N:instInstructionReg.i_D[26]
i_Instruction[27] => dffg_N:instInstructionReg.i_D[27]
i_Instruction[28] => dffg_N:instInstructionReg.i_D[28]
i_Instruction[29] => dffg_N:instInstructionReg.i_D[29]
i_Instruction[30] => dffg_N:instInstructionReg.i_D[30]
i_Instruction[31] => dffg_N:instInstructionReg.i_D[31]
o_PC4[0] <= dffg_N:instPCPlus4Reg.o_Q[0]
o_PC4[1] <= dffg_N:instPCPlus4Reg.o_Q[1]
o_PC4[2] <= dffg_N:instPCPlus4Reg.o_Q[2]
o_PC4[3] <= dffg_N:instPCPlus4Reg.o_Q[3]
o_PC4[4] <= dffg_N:instPCPlus4Reg.o_Q[4]
o_PC4[5] <= dffg_N:instPCPlus4Reg.o_Q[5]
o_PC4[6] <= dffg_N:instPCPlus4Reg.o_Q[6]
o_PC4[7] <= dffg_N:instPCPlus4Reg.o_Q[7]
o_PC4[8] <= dffg_N:instPCPlus4Reg.o_Q[8]
o_PC4[9] <= dffg_N:instPCPlus4Reg.o_Q[9]
o_PC4[10] <= dffg_N:instPCPlus4Reg.o_Q[10]
o_PC4[11] <= dffg_N:instPCPlus4Reg.o_Q[11]
o_PC4[12] <= dffg_N:instPCPlus4Reg.o_Q[12]
o_PC4[13] <= dffg_N:instPCPlus4Reg.o_Q[13]
o_PC4[14] <= dffg_N:instPCPlus4Reg.o_Q[14]
o_PC4[15] <= dffg_N:instPCPlus4Reg.o_Q[15]
o_PC4[16] <= dffg_N:instPCPlus4Reg.o_Q[16]
o_PC4[17] <= dffg_N:instPCPlus4Reg.o_Q[17]
o_PC4[18] <= dffg_N:instPCPlus4Reg.o_Q[18]
o_PC4[19] <= dffg_N:instPCPlus4Reg.o_Q[19]
o_PC4[20] <= dffg_N:instPCPlus4Reg.o_Q[20]
o_PC4[21] <= dffg_N:instPCPlus4Reg.o_Q[21]
o_PC4[22] <= dffg_N:instPCPlus4Reg.o_Q[22]
o_PC4[23] <= dffg_N:instPCPlus4Reg.o_Q[23]
o_PC4[24] <= dffg_N:instPCPlus4Reg.o_Q[24]
o_PC4[25] <= dffg_N:instPCPlus4Reg.o_Q[25]
o_PC4[26] <= dffg_N:instPCPlus4Reg.o_Q[26]
o_PC4[27] <= dffg_N:instPCPlus4Reg.o_Q[27]
o_PC4[28] <= dffg_N:instPCPlus4Reg.o_Q[28]
o_PC4[29] <= dffg_N:instPCPlus4Reg.o_Q[29]
o_PC4[30] <= dffg_N:instPCPlus4Reg.o_Q[30]
o_PC4[31] <= dffg_N:instPCPlus4Reg.o_Q[31]
o_Instruction[0] <= dffg_N:instInstructionReg.o_Q[0]
o_Instruction[1] <= dffg_N:instInstructionReg.o_Q[1]
o_Instruction[2] <= dffg_N:instInstructionReg.o_Q[2]
o_Instruction[3] <= dffg_N:instInstructionReg.o_Q[3]
o_Instruction[4] <= dffg_N:instInstructionReg.o_Q[4]
o_Instruction[5] <= dffg_N:instInstructionReg.o_Q[5]
o_Instruction[6] <= dffg_N:instInstructionReg.o_Q[6]
o_Instruction[7] <= dffg_N:instInstructionReg.o_Q[7]
o_Instruction[8] <= dffg_N:instInstructionReg.o_Q[8]
o_Instruction[9] <= dffg_N:instInstructionReg.o_Q[9]
o_Instruction[10] <= dffg_N:instInstructionReg.o_Q[10]
o_Instruction[11] <= dffg_N:instInstructionReg.o_Q[11]
o_Instruction[12] <= dffg_N:instInstructionReg.o_Q[12]
o_Instruction[13] <= dffg_N:instInstructionReg.o_Q[13]
o_Instruction[14] <= dffg_N:instInstructionReg.o_Q[14]
o_Instruction[15] <= dffg_N:instInstructionReg.o_Q[15]
o_Instruction[16] <= dffg_N:instInstructionReg.o_Q[16]
o_Instruction[17] <= dffg_N:instInstructionReg.o_Q[17]
o_Instruction[18] <= dffg_N:instInstructionReg.o_Q[18]
o_Instruction[19] <= dffg_N:instInstructionReg.o_Q[19]
o_Instruction[20] <= dffg_N:instInstructionReg.o_Q[20]
o_Instruction[21] <= dffg_N:instInstructionReg.o_Q[21]
o_Instruction[22] <= dffg_N:instInstructionReg.o_Q[22]
o_Instruction[23] <= dffg_N:instInstructionReg.o_Q[23]
o_Instruction[24] <= dffg_N:instInstructionReg.o_Q[24]
o_Instruction[25] <= dffg_N:instInstructionReg.o_Q[25]
o_Instruction[26] <= dffg_N:instInstructionReg.o_Q[26]
o_Instruction[27] <= dffg_N:instInstructionReg.o_Q[27]
o_Instruction[28] <= dffg_N:instInstructionReg.o_Q[28]
o_Instruction[29] <= dffg_N:instInstructionReg.o_Q[29]
o_Instruction[30] <= dffg_N:instInstructionReg.o_Q[30]
o_Instruction[31] <= dffg_N:instInstructionReg.o_Q[31]


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instPCPlus4Reg|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IF_ID:instIFID|dffg_n:instInstructionReg|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1:instWBMux
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1:instMEMRdMUX
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX
i_CLK => dffg_N:instPCPlus4Reg.i_CLK
i_CLK => dffg_N:instReadAReg.i_CLK
i_CLK => dffg_N:instReadBReg.i_CLK
i_CLK => dffg_N:instImmExtReg.i_CLK
i_CLK => dffg_N:instRs.i_CLK
i_CLK => dffg_N:instRtReg.i_CLK
i_CLK => dffg_N:instRdReg.i_CLK
i_CLK => dffg:instRegDstReg.i_CLK
i_CLK => dffg:instRegWriteReg.i_CLK
i_CLK => dffg:instMemToRegReg.i_CLK
i_CLK => dffg:instMemWriteReg.i_CLK
i_CLK => dffg:instALUSrcReg.i_CLK
i_CLK => dffg_N:instALUOpReg.i_CLK
i_CLK => dffg:instJalReg.i_CLK
i_CLK => dffg:instHaltReg.i_CLK
i_CLK => dffg:instMemoryRd.i_CLK
i_Reset => dffg_N:instPCPlus4Reg.i_RST
i_Reset => dffg_N:instReadAReg.i_RST
i_Reset => dffg_N:instReadBReg.i_RST
i_Reset => dffg_N:instImmExtReg.i_RST
i_Reset => dffg_N:instRs.i_RST
i_Reset => dffg_N:instRtReg.i_RST
i_Reset => dffg_N:instRdReg.i_RST
i_Reset => dffg:instRegDstReg.i_RST
i_Reset => dffg:instRegWriteReg.i_RST
i_Reset => dffg:instMemToRegReg.i_RST
i_Reset => dffg:instMemWriteReg.i_RST
i_Reset => dffg:instALUSrcReg.i_RST
i_Reset => dffg_N:instALUOpReg.i_RST
i_Reset => dffg:instJalReg.i_RST
i_Reset => dffg:instHaltReg.i_RST
i_Reset => dffg:instMemoryRd.i_RST
i_Stall => dffg_N:instPCPlus4Reg.i_WE
i_Stall => dffg_N:instReadAReg.i_WE
i_Stall => dffg_N:instReadBReg.i_WE
i_Stall => dffg_N:instImmExtReg.i_WE
i_Stall => dffg_N:instRs.i_WE
i_Stall => dffg_N:instRtReg.i_WE
i_Stall => dffg_N:instRdReg.i_WE
i_Stall => dffg:instRegDstReg.i_WE
i_Stall => dffg:instRegWriteReg.i_WE
i_Stall => dffg:instMemToRegReg.i_WE
i_Stall => dffg:instMemWriteReg.i_WE
i_Stall => dffg:instALUSrcReg.i_WE
i_Stall => dffg_N:instALUOpReg.i_WE
i_Stall => dffg:instJalReg.i_WE
i_Stall => dffg:instHaltReg.i_WE
i_Stall => dffg:instMemoryRd.i_WE
i_PC4[0] => dffg_N:instPCPlus4Reg.i_D[0]
i_PC4[1] => dffg_N:instPCPlus4Reg.i_D[1]
i_PC4[2] => dffg_N:instPCPlus4Reg.i_D[2]
i_PC4[3] => dffg_N:instPCPlus4Reg.i_D[3]
i_PC4[4] => dffg_N:instPCPlus4Reg.i_D[4]
i_PC4[5] => dffg_N:instPCPlus4Reg.i_D[5]
i_PC4[6] => dffg_N:instPCPlus4Reg.i_D[6]
i_PC4[7] => dffg_N:instPCPlus4Reg.i_D[7]
i_PC4[8] => dffg_N:instPCPlus4Reg.i_D[8]
i_PC4[9] => dffg_N:instPCPlus4Reg.i_D[9]
i_PC4[10] => dffg_N:instPCPlus4Reg.i_D[10]
i_PC4[11] => dffg_N:instPCPlus4Reg.i_D[11]
i_PC4[12] => dffg_N:instPCPlus4Reg.i_D[12]
i_PC4[13] => dffg_N:instPCPlus4Reg.i_D[13]
i_PC4[14] => dffg_N:instPCPlus4Reg.i_D[14]
i_PC4[15] => dffg_N:instPCPlus4Reg.i_D[15]
i_PC4[16] => dffg_N:instPCPlus4Reg.i_D[16]
i_PC4[17] => dffg_N:instPCPlus4Reg.i_D[17]
i_PC4[18] => dffg_N:instPCPlus4Reg.i_D[18]
i_PC4[19] => dffg_N:instPCPlus4Reg.i_D[19]
i_PC4[20] => dffg_N:instPCPlus4Reg.i_D[20]
i_PC4[21] => dffg_N:instPCPlus4Reg.i_D[21]
i_PC4[22] => dffg_N:instPCPlus4Reg.i_D[22]
i_PC4[23] => dffg_N:instPCPlus4Reg.i_D[23]
i_PC4[24] => dffg_N:instPCPlus4Reg.i_D[24]
i_PC4[25] => dffg_N:instPCPlus4Reg.i_D[25]
i_PC4[26] => dffg_N:instPCPlus4Reg.i_D[26]
i_PC4[27] => dffg_N:instPCPlus4Reg.i_D[27]
i_PC4[28] => dffg_N:instPCPlus4Reg.i_D[28]
i_PC4[29] => dffg_N:instPCPlus4Reg.i_D[29]
i_PC4[30] => dffg_N:instPCPlus4Reg.i_D[30]
i_PC4[31] => dffg_N:instPCPlus4Reg.i_D[31]
i_RegisterFileReadA[0] => dffg_N:instReadAReg.i_D[0]
i_RegisterFileReadA[1] => dffg_N:instReadAReg.i_D[1]
i_RegisterFileReadA[2] => dffg_N:instReadAReg.i_D[2]
i_RegisterFileReadA[3] => dffg_N:instReadAReg.i_D[3]
i_RegisterFileReadA[4] => dffg_N:instReadAReg.i_D[4]
i_RegisterFileReadA[5] => dffg_N:instReadAReg.i_D[5]
i_RegisterFileReadA[6] => dffg_N:instReadAReg.i_D[6]
i_RegisterFileReadA[7] => dffg_N:instReadAReg.i_D[7]
i_RegisterFileReadA[8] => dffg_N:instReadAReg.i_D[8]
i_RegisterFileReadA[9] => dffg_N:instReadAReg.i_D[9]
i_RegisterFileReadA[10] => dffg_N:instReadAReg.i_D[10]
i_RegisterFileReadA[11] => dffg_N:instReadAReg.i_D[11]
i_RegisterFileReadA[12] => dffg_N:instReadAReg.i_D[12]
i_RegisterFileReadA[13] => dffg_N:instReadAReg.i_D[13]
i_RegisterFileReadA[14] => dffg_N:instReadAReg.i_D[14]
i_RegisterFileReadA[15] => dffg_N:instReadAReg.i_D[15]
i_RegisterFileReadA[16] => dffg_N:instReadAReg.i_D[16]
i_RegisterFileReadA[17] => dffg_N:instReadAReg.i_D[17]
i_RegisterFileReadA[18] => dffg_N:instReadAReg.i_D[18]
i_RegisterFileReadA[19] => dffg_N:instReadAReg.i_D[19]
i_RegisterFileReadA[20] => dffg_N:instReadAReg.i_D[20]
i_RegisterFileReadA[21] => dffg_N:instReadAReg.i_D[21]
i_RegisterFileReadA[22] => dffg_N:instReadAReg.i_D[22]
i_RegisterFileReadA[23] => dffg_N:instReadAReg.i_D[23]
i_RegisterFileReadA[24] => dffg_N:instReadAReg.i_D[24]
i_RegisterFileReadA[25] => dffg_N:instReadAReg.i_D[25]
i_RegisterFileReadA[26] => dffg_N:instReadAReg.i_D[26]
i_RegisterFileReadA[27] => dffg_N:instReadAReg.i_D[27]
i_RegisterFileReadA[28] => dffg_N:instReadAReg.i_D[28]
i_RegisterFileReadA[29] => dffg_N:instReadAReg.i_D[29]
i_RegisterFileReadA[30] => dffg_N:instReadAReg.i_D[30]
i_RegisterFileReadA[31] => dffg_N:instReadAReg.i_D[31]
i_RegisterFileReadB[0] => dffg_N:instReadBReg.i_D[0]
i_RegisterFileReadB[1] => dffg_N:instReadBReg.i_D[1]
i_RegisterFileReadB[2] => dffg_N:instReadBReg.i_D[2]
i_RegisterFileReadB[3] => dffg_N:instReadBReg.i_D[3]
i_RegisterFileReadB[4] => dffg_N:instReadBReg.i_D[4]
i_RegisterFileReadB[5] => dffg_N:instReadBReg.i_D[5]
i_RegisterFileReadB[6] => dffg_N:instReadBReg.i_D[6]
i_RegisterFileReadB[7] => dffg_N:instReadBReg.i_D[7]
i_RegisterFileReadB[8] => dffg_N:instReadBReg.i_D[8]
i_RegisterFileReadB[9] => dffg_N:instReadBReg.i_D[9]
i_RegisterFileReadB[10] => dffg_N:instReadBReg.i_D[10]
i_RegisterFileReadB[11] => dffg_N:instReadBReg.i_D[11]
i_RegisterFileReadB[12] => dffg_N:instReadBReg.i_D[12]
i_RegisterFileReadB[13] => dffg_N:instReadBReg.i_D[13]
i_RegisterFileReadB[14] => dffg_N:instReadBReg.i_D[14]
i_RegisterFileReadB[15] => dffg_N:instReadBReg.i_D[15]
i_RegisterFileReadB[16] => dffg_N:instReadBReg.i_D[16]
i_RegisterFileReadB[17] => dffg_N:instReadBReg.i_D[17]
i_RegisterFileReadB[18] => dffg_N:instReadBReg.i_D[18]
i_RegisterFileReadB[19] => dffg_N:instReadBReg.i_D[19]
i_RegisterFileReadB[20] => dffg_N:instReadBReg.i_D[20]
i_RegisterFileReadB[21] => dffg_N:instReadBReg.i_D[21]
i_RegisterFileReadB[22] => dffg_N:instReadBReg.i_D[22]
i_RegisterFileReadB[23] => dffg_N:instReadBReg.i_D[23]
i_RegisterFileReadB[24] => dffg_N:instReadBReg.i_D[24]
i_RegisterFileReadB[25] => dffg_N:instReadBReg.i_D[25]
i_RegisterFileReadB[26] => dffg_N:instReadBReg.i_D[26]
i_RegisterFileReadB[27] => dffg_N:instReadBReg.i_D[27]
i_RegisterFileReadB[28] => dffg_N:instReadBReg.i_D[28]
i_RegisterFileReadB[29] => dffg_N:instReadBReg.i_D[29]
i_RegisterFileReadB[30] => dffg_N:instReadBReg.i_D[30]
i_RegisterFileReadB[31] => dffg_N:instReadBReg.i_D[31]
i_ImmediateExtended[0] => dffg_N:instImmExtReg.i_D[0]
i_ImmediateExtended[1] => dffg_N:instImmExtReg.i_D[1]
i_ImmediateExtended[2] => dffg_N:instImmExtReg.i_D[2]
i_ImmediateExtended[3] => dffg_N:instImmExtReg.i_D[3]
i_ImmediateExtended[4] => dffg_N:instImmExtReg.i_D[4]
i_ImmediateExtended[5] => dffg_N:instImmExtReg.i_D[5]
i_ImmediateExtended[6] => dffg_N:instImmExtReg.i_D[6]
i_ImmediateExtended[7] => dffg_N:instImmExtReg.i_D[7]
i_ImmediateExtended[8] => dffg_N:instImmExtReg.i_D[8]
i_ImmediateExtended[9] => dffg_N:instImmExtReg.i_D[9]
i_ImmediateExtended[10] => dffg_N:instImmExtReg.i_D[10]
i_ImmediateExtended[11] => dffg_N:instImmExtReg.i_D[11]
i_ImmediateExtended[12] => dffg_N:instImmExtReg.i_D[12]
i_ImmediateExtended[13] => dffg_N:instImmExtReg.i_D[13]
i_ImmediateExtended[14] => dffg_N:instImmExtReg.i_D[14]
i_ImmediateExtended[15] => dffg_N:instImmExtReg.i_D[15]
i_ImmediateExtended[16] => dffg_N:instImmExtReg.i_D[16]
i_ImmediateExtended[17] => dffg_N:instImmExtReg.i_D[17]
i_ImmediateExtended[18] => dffg_N:instImmExtReg.i_D[18]
i_ImmediateExtended[19] => dffg_N:instImmExtReg.i_D[19]
i_ImmediateExtended[20] => dffg_N:instImmExtReg.i_D[20]
i_ImmediateExtended[21] => dffg_N:instImmExtReg.i_D[21]
i_ImmediateExtended[22] => dffg_N:instImmExtReg.i_D[22]
i_ImmediateExtended[23] => dffg_N:instImmExtReg.i_D[23]
i_ImmediateExtended[24] => dffg_N:instImmExtReg.i_D[24]
i_ImmediateExtended[25] => dffg_N:instImmExtReg.i_D[25]
i_ImmediateExtended[26] => dffg_N:instImmExtReg.i_D[26]
i_ImmediateExtended[27] => dffg_N:instImmExtReg.i_D[27]
i_ImmediateExtended[28] => dffg_N:instImmExtReg.i_D[28]
i_ImmediateExtended[29] => dffg_N:instImmExtReg.i_D[29]
i_ImmediateExtended[30] => dffg_N:instImmExtReg.i_D[30]
i_ImmediateExtended[31] => dffg_N:instImmExtReg.i_D[31]
i_IDRt[0] => dffg_N:instRtReg.i_D[0]
i_IDRt[1] => dffg_N:instRtReg.i_D[1]
i_IDRt[2] => dffg_N:instRtReg.i_D[2]
i_IDRt[3] => dffg_N:instRtReg.i_D[3]
i_IDRt[4] => dffg_N:instRtReg.i_D[4]
i_IDRd[0] => dffg_N:instRdReg.i_D[0]
i_IDRd[1] => dffg_N:instRdReg.i_D[1]
i_IDRd[2] => dffg_N:instRdReg.i_D[2]
i_IDRd[3] => dffg_N:instRdReg.i_D[3]
i_IDRd[4] => dffg_N:instRdReg.i_D[4]
i_RegDst => dffg:instRegDstReg.i_D
i_RegWrite => dffg:instRegWriteReg.i_D
i_MemToReg => dffg:instMemToRegReg.i_D
i_MemWrite => dffg:instMemWriteReg.i_D
i_ALUSrc => dffg:instALUSrcReg.i_D
i_ALUOp[0] => dffg_N:instALUOpReg.i_D[0]
i_ALUOp[1] => dffg_N:instALUOpReg.i_D[1]
i_ALUOp[2] => dffg_N:instALUOpReg.i_D[2]
i_ALUOp[3] => dffg_N:instALUOpReg.i_D[3]
i_Jal => dffg:instJalReg.i_D
i_Halt => dffg:instHaltReg.i_D
i_RS[0] => dffg_N:instRs.i_D[0]
i_RS[1] => dffg_N:instRs.i_D[1]
i_RS[2] => dffg_N:instRs.i_D[2]
i_RS[3] => dffg_N:instRs.i_D[3]
i_RS[4] => dffg_N:instRs.i_D[4]
i_MEMRd => dffg:instMemoryRd.i_D
o_RS[0] <= dffg_N:instRs.o_Q[0]
o_RS[1] <= dffg_N:instRs.o_Q[1]
o_RS[2] <= dffg_N:instRs.o_Q[2]
o_RS[3] <= dffg_N:instRs.o_Q[3]
o_RS[4] <= dffg_N:instRs.o_Q[4]
o_PC4[0] <= dffg_N:instPCPlus4Reg.o_Q[0]
o_PC4[1] <= dffg_N:instPCPlus4Reg.o_Q[1]
o_PC4[2] <= dffg_N:instPCPlus4Reg.o_Q[2]
o_PC4[3] <= dffg_N:instPCPlus4Reg.o_Q[3]
o_PC4[4] <= dffg_N:instPCPlus4Reg.o_Q[4]
o_PC4[5] <= dffg_N:instPCPlus4Reg.o_Q[5]
o_PC4[6] <= dffg_N:instPCPlus4Reg.o_Q[6]
o_PC4[7] <= dffg_N:instPCPlus4Reg.o_Q[7]
o_PC4[8] <= dffg_N:instPCPlus4Reg.o_Q[8]
o_PC4[9] <= dffg_N:instPCPlus4Reg.o_Q[9]
o_PC4[10] <= dffg_N:instPCPlus4Reg.o_Q[10]
o_PC4[11] <= dffg_N:instPCPlus4Reg.o_Q[11]
o_PC4[12] <= dffg_N:instPCPlus4Reg.o_Q[12]
o_PC4[13] <= dffg_N:instPCPlus4Reg.o_Q[13]
o_PC4[14] <= dffg_N:instPCPlus4Reg.o_Q[14]
o_PC4[15] <= dffg_N:instPCPlus4Reg.o_Q[15]
o_PC4[16] <= dffg_N:instPCPlus4Reg.o_Q[16]
o_PC4[17] <= dffg_N:instPCPlus4Reg.o_Q[17]
o_PC4[18] <= dffg_N:instPCPlus4Reg.o_Q[18]
o_PC4[19] <= dffg_N:instPCPlus4Reg.o_Q[19]
o_PC4[20] <= dffg_N:instPCPlus4Reg.o_Q[20]
o_PC4[21] <= dffg_N:instPCPlus4Reg.o_Q[21]
o_PC4[22] <= dffg_N:instPCPlus4Reg.o_Q[22]
o_PC4[23] <= dffg_N:instPCPlus4Reg.o_Q[23]
o_PC4[24] <= dffg_N:instPCPlus4Reg.o_Q[24]
o_PC4[25] <= dffg_N:instPCPlus4Reg.o_Q[25]
o_PC4[26] <= dffg_N:instPCPlus4Reg.o_Q[26]
o_PC4[27] <= dffg_N:instPCPlus4Reg.o_Q[27]
o_PC4[28] <= dffg_N:instPCPlus4Reg.o_Q[28]
o_PC4[29] <= dffg_N:instPCPlus4Reg.o_Q[29]
o_PC4[30] <= dffg_N:instPCPlus4Reg.o_Q[30]
o_PC4[31] <= dffg_N:instPCPlus4Reg.o_Q[31]
o_RegisterFileReadA[0] <= dffg_N:instReadAReg.o_Q[0]
o_RegisterFileReadA[1] <= dffg_N:instReadAReg.o_Q[1]
o_RegisterFileReadA[2] <= dffg_N:instReadAReg.o_Q[2]
o_RegisterFileReadA[3] <= dffg_N:instReadAReg.o_Q[3]
o_RegisterFileReadA[4] <= dffg_N:instReadAReg.o_Q[4]
o_RegisterFileReadA[5] <= dffg_N:instReadAReg.o_Q[5]
o_RegisterFileReadA[6] <= dffg_N:instReadAReg.o_Q[6]
o_RegisterFileReadA[7] <= dffg_N:instReadAReg.o_Q[7]
o_RegisterFileReadA[8] <= dffg_N:instReadAReg.o_Q[8]
o_RegisterFileReadA[9] <= dffg_N:instReadAReg.o_Q[9]
o_RegisterFileReadA[10] <= dffg_N:instReadAReg.o_Q[10]
o_RegisterFileReadA[11] <= dffg_N:instReadAReg.o_Q[11]
o_RegisterFileReadA[12] <= dffg_N:instReadAReg.o_Q[12]
o_RegisterFileReadA[13] <= dffg_N:instReadAReg.o_Q[13]
o_RegisterFileReadA[14] <= dffg_N:instReadAReg.o_Q[14]
o_RegisterFileReadA[15] <= dffg_N:instReadAReg.o_Q[15]
o_RegisterFileReadA[16] <= dffg_N:instReadAReg.o_Q[16]
o_RegisterFileReadA[17] <= dffg_N:instReadAReg.o_Q[17]
o_RegisterFileReadA[18] <= dffg_N:instReadAReg.o_Q[18]
o_RegisterFileReadA[19] <= dffg_N:instReadAReg.o_Q[19]
o_RegisterFileReadA[20] <= dffg_N:instReadAReg.o_Q[20]
o_RegisterFileReadA[21] <= dffg_N:instReadAReg.o_Q[21]
o_RegisterFileReadA[22] <= dffg_N:instReadAReg.o_Q[22]
o_RegisterFileReadA[23] <= dffg_N:instReadAReg.o_Q[23]
o_RegisterFileReadA[24] <= dffg_N:instReadAReg.o_Q[24]
o_RegisterFileReadA[25] <= dffg_N:instReadAReg.o_Q[25]
o_RegisterFileReadA[26] <= dffg_N:instReadAReg.o_Q[26]
o_RegisterFileReadA[27] <= dffg_N:instReadAReg.o_Q[27]
o_RegisterFileReadA[28] <= dffg_N:instReadAReg.o_Q[28]
o_RegisterFileReadA[29] <= dffg_N:instReadAReg.o_Q[29]
o_RegisterFileReadA[30] <= dffg_N:instReadAReg.o_Q[30]
o_RegisterFileReadA[31] <= dffg_N:instReadAReg.o_Q[31]
o_RegisterFileReadB[0] <= dffg_N:instReadBReg.o_Q[0]
o_RegisterFileReadB[1] <= dffg_N:instReadBReg.o_Q[1]
o_RegisterFileReadB[2] <= dffg_N:instReadBReg.o_Q[2]
o_RegisterFileReadB[3] <= dffg_N:instReadBReg.o_Q[3]
o_RegisterFileReadB[4] <= dffg_N:instReadBReg.o_Q[4]
o_RegisterFileReadB[5] <= dffg_N:instReadBReg.o_Q[5]
o_RegisterFileReadB[6] <= dffg_N:instReadBReg.o_Q[6]
o_RegisterFileReadB[7] <= dffg_N:instReadBReg.o_Q[7]
o_RegisterFileReadB[8] <= dffg_N:instReadBReg.o_Q[8]
o_RegisterFileReadB[9] <= dffg_N:instReadBReg.o_Q[9]
o_RegisterFileReadB[10] <= dffg_N:instReadBReg.o_Q[10]
o_RegisterFileReadB[11] <= dffg_N:instReadBReg.o_Q[11]
o_RegisterFileReadB[12] <= dffg_N:instReadBReg.o_Q[12]
o_RegisterFileReadB[13] <= dffg_N:instReadBReg.o_Q[13]
o_RegisterFileReadB[14] <= dffg_N:instReadBReg.o_Q[14]
o_RegisterFileReadB[15] <= dffg_N:instReadBReg.o_Q[15]
o_RegisterFileReadB[16] <= dffg_N:instReadBReg.o_Q[16]
o_RegisterFileReadB[17] <= dffg_N:instReadBReg.o_Q[17]
o_RegisterFileReadB[18] <= dffg_N:instReadBReg.o_Q[18]
o_RegisterFileReadB[19] <= dffg_N:instReadBReg.o_Q[19]
o_RegisterFileReadB[20] <= dffg_N:instReadBReg.o_Q[20]
o_RegisterFileReadB[21] <= dffg_N:instReadBReg.o_Q[21]
o_RegisterFileReadB[22] <= dffg_N:instReadBReg.o_Q[22]
o_RegisterFileReadB[23] <= dffg_N:instReadBReg.o_Q[23]
o_RegisterFileReadB[24] <= dffg_N:instReadBReg.o_Q[24]
o_RegisterFileReadB[25] <= dffg_N:instReadBReg.o_Q[25]
o_RegisterFileReadB[26] <= dffg_N:instReadBReg.o_Q[26]
o_RegisterFileReadB[27] <= dffg_N:instReadBReg.o_Q[27]
o_RegisterFileReadB[28] <= dffg_N:instReadBReg.o_Q[28]
o_RegisterFileReadB[29] <= dffg_N:instReadBReg.o_Q[29]
o_RegisterFileReadB[30] <= dffg_N:instReadBReg.o_Q[30]
o_RegisterFileReadB[31] <= dffg_N:instReadBReg.o_Q[31]
o_ImmediateExtended[0] <= dffg_N:instImmExtReg.o_Q[0]
o_ImmediateExtended[1] <= dffg_N:instImmExtReg.o_Q[1]
o_ImmediateExtended[2] <= dffg_N:instImmExtReg.o_Q[2]
o_ImmediateExtended[3] <= dffg_N:instImmExtReg.o_Q[3]
o_ImmediateExtended[4] <= dffg_N:instImmExtReg.o_Q[4]
o_ImmediateExtended[5] <= dffg_N:instImmExtReg.o_Q[5]
o_ImmediateExtended[6] <= dffg_N:instImmExtReg.o_Q[6]
o_ImmediateExtended[7] <= dffg_N:instImmExtReg.o_Q[7]
o_ImmediateExtended[8] <= dffg_N:instImmExtReg.o_Q[8]
o_ImmediateExtended[9] <= dffg_N:instImmExtReg.o_Q[9]
o_ImmediateExtended[10] <= dffg_N:instImmExtReg.o_Q[10]
o_ImmediateExtended[11] <= dffg_N:instImmExtReg.o_Q[11]
o_ImmediateExtended[12] <= dffg_N:instImmExtReg.o_Q[12]
o_ImmediateExtended[13] <= dffg_N:instImmExtReg.o_Q[13]
o_ImmediateExtended[14] <= dffg_N:instImmExtReg.o_Q[14]
o_ImmediateExtended[15] <= dffg_N:instImmExtReg.o_Q[15]
o_ImmediateExtended[16] <= dffg_N:instImmExtReg.o_Q[16]
o_ImmediateExtended[17] <= dffg_N:instImmExtReg.o_Q[17]
o_ImmediateExtended[18] <= dffg_N:instImmExtReg.o_Q[18]
o_ImmediateExtended[19] <= dffg_N:instImmExtReg.o_Q[19]
o_ImmediateExtended[20] <= dffg_N:instImmExtReg.o_Q[20]
o_ImmediateExtended[21] <= dffg_N:instImmExtReg.o_Q[21]
o_ImmediateExtended[22] <= dffg_N:instImmExtReg.o_Q[22]
o_ImmediateExtended[23] <= dffg_N:instImmExtReg.o_Q[23]
o_ImmediateExtended[24] <= dffg_N:instImmExtReg.o_Q[24]
o_ImmediateExtended[25] <= dffg_N:instImmExtReg.o_Q[25]
o_ImmediateExtended[26] <= dffg_N:instImmExtReg.o_Q[26]
o_ImmediateExtended[27] <= dffg_N:instImmExtReg.o_Q[27]
o_ImmediateExtended[28] <= dffg_N:instImmExtReg.o_Q[28]
o_ImmediateExtended[29] <= dffg_N:instImmExtReg.o_Q[29]
o_ImmediateExtended[30] <= dffg_N:instImmExtReg.o_Q[30]
o_ImmediateExtended[31] <= dffg_N:instImmExtReg.o_Q[31]
o_Rt[0] <= dffg_N:instRtReg.o_Q[0]
o_Rt[1] <= dffg_N:instRtReg.o_Q[1]
o_Rt[2] <= dffg_N:instRtReg.o_Q[2]
o_Rt[3] <= dffg_N:instRtReg.o_Q[3]
o_Rt[4] <= dffg_N:instRtReg.o_Q[4]
o_Rd[0] <= dffg_N:instRdReg.o_Q[0]
o_Rd[1] <= dffg_N:instRdReg.o_Q[1]
o_Rd[2] <= dffg_N:instRdReg.o_Q[2]
o_Rd[3] <= dffg_N:instRdReg.o_Q[3]
o_Rd[4] <= dffg_N:instRdReg.o_Q[4]
o_RegDst <= dffg:instRegDstReg.o_Q
o_RegWrite <= dffg:instRegWriteReg.o_Q
o_memToReg <= dffg:instMemToRegReg.o_Q
o_MemWrite <= dffg:instMemWriteReg.o_Q
o_ALUSrc <= dffg:instALUSrcReg.o_Q
o_ALUOp[0] <= dffg_N:instALUOpReg.o_Q[0]
o_ALUOp[1] <= dffg_N:instALUOpReg.o_Q[1]
o_ALUOp[2] <= dffg_N:instALUOpReg.o_Q[2]
o_ALUOp[3] <= dffg_N:instALUOpReg.o_Q[3]
o_Jal <= dffg:instJalReg.o_Q
o_Halt <= dffg:instHaltReg.o_Q
o_MEMRd <= dffg:instMemoryRd.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instPCPlus4Reg|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadAReg|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instReadBReg|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_CLK => dffg:G1:5:flipflop.i_CLK
i_CLK => dffg:G1:6:flipflop.i_CLK
i_CLK => dffg:G1:7:flipflop.i_CLK
i_CLK => dffg:G1:8:flipflop.i_CLK
i_CLK => dffg:G1:9:flipflop.i_CLK
i_CLK => dffg:G1:10:flipflop.i_CLK
i_CLK => dffg:G1:11:flipflop.i_CLK
i_CLK => dffg:G1:12:flipflop.i_CLK
i_CLK => dffg:G1:13:flipflop.i_CLK
i_CLK => dffg:G1:14:flipflop.i_CLK
i_CLK => dffg:G1:15:flipflop.i_CLK
i_CLK => dffg:G1:16:flipflop.i_CLK
i_CLK => dffg:G1:17:flipflop.i_CLK
i_CLK => dffg:G1:18:flipflop.i_CLK
i_CLK => dffg:G1:19:flipflop.i_CLK
i_CLK => dffg:G1:20:flipflop.i_CLK
i_CLK => dffg:G1:21:flipflop.i_CLK
i_CLK => dffg:G1:22:flipflop.i_CLK
i_CLK => dffg:G1:23:flipflop.i_CLK
i_CLK => dffg:G1:24:flipflop.i_CLK
i_CLK => dffg:G1:25:flipflop.i_CLK
i_CLK => dffg:G1:26:flipflop.i_CLK
i_CLK => dffg:G1:27:flipflop.i_CLK
i_CLK => dffg:G1:28:flipflop.i_CLK
i_CLK => dffg:G1:29:flipflop.i_CLK
i_CLK => dffg:G1:30:flipflop.i_CLK
i_CLK => dffg:G1:31:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_RST => dffg:G1:5:flipflop.i_RST
i_RST => dffg:G1:6:flipflop.i_RST
i_RST => dffg:G1:7:flipflop.i_RST
i_RST => dffg:G1:8:flipflop.i_RST
i_RST => dffg:G1:9:flipflop.i_RST
i_RST => dffg:G1:10:flipflop.i_RST
i_RST => dffg:G1:11:flipflop.i_RST
i_RST => dffg:G1:12:flipflop.i_RST
i_RST => dffg:G1:13:flipflop.i_RST
i_RST => dffg:G1:14:flipflop.i_RST
i_RST => dffg:G1:15:flipflop.i_RST
i_RST => dffg:G1:16:flipflop.i_RST
i_RST => dffg:G1:17:flipflop.i_RST
i_RST => dffg:G1:18:flipflop.i_RST
i_RST => dffg:G1:19:flipflop.i_RST
i_RST => dffg:G1:20:flipflop.i_RST
i_RST => dffg:G1:21:flipflop.i_RST
i_RST => dffg:G1:22:flipflop.i_RST
i_RST => dffg:G1:23:flipflop.i_RST
i_RST => dffg:G1:24:flipflop.i_RST
i_RST => dffg:G1:25:flipflop.i_RST
i_RST => dffg:G1:26:flipflop.i_RST
i_RST => dffg:G1:27:flipflop.i_RST
i_RST => dffg:G1:28:flipflop.i_RST
i_RST => dffg:G1:29:flipflop.i_RST
i_RST => dffg:G1:30:flipflop.i_RST
i_RST => dffg:G1:31:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_WE => dffg:G1:5:flipflop.i_WE
i_WE => dffg:G1:6:flipflop.i_WE
i_WE => dffg:G1:7:flipflop.i_WE
i_WE => dffg:G1:8:flipflop.i_WE
i_WE => dffg:G1:9:flipflop.i_WE
i_WE => dffg:G1:10:flipflop.i_WE
i_WE => dffg:G1:11:flipflop.i_WE
i_WE => dffg:G1:12:flipflop.i_WE
i_WE => dffg:G1:13:flipflop.i_WE
i_WE => dffg:G1:14:flipflop.i_WE
i_WE => dffg:G1:15:flipflop.i_WE
i_WE => dffg:G1:16:flipflop.i_WE
i_WE => dffg:G1:17:flipflop.i_WE
i_WE => dffg:G1:18:flipflop.i_WE
i_WE => dffg:G1:19:flipflop.i_WE
i_WE => dffg:G1:20:flipflop.i_WE
i_WE => dffg:G1:21:flipflop.i_WE
i_WE => dffg:G1:22:flipflop.i_WE
i_WE => dffg:G1:23:flipflop.i_WE
i_WE => dffg:G1:24:flipflop.i_WE
i_WE => dffg:G1:25:flipflop.i_WE
i_WE => dffg:G1:26:flipflop.i_WE
i_WE => dffg:G1:27:flipflop.i_WE
i_WE => dffg:G1:28:flipflop.i_WE
i_WE => dffg:G1:29:flipflop.i_WE
i_WE => dffg:G1:30:flipflop.i_WE
i_WE => dffg:G1:31:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
i_D[5] => dffg:G1:5:flipflop.i_D
i_D[6] => dffg:G1:6:flipflop.i_D
i_D[7] => dffg:G1:7:flipflop.i_D
i_D[8] => dffg:G1:8:flipflop.i_D
i_D[9] => dffg:G1:9:flipflop.i_D
i_D[10] => dffg:G1:10:flipflop.i_D
i_D[11] => dffg:G1:11:flipflop.i_D
i_D[12] => dffg:G1:12:flipflop.i_D
i_D[13] => dffg:G1:13:flipflop.i_D
i_D[14] => dffg:G1:14:flipflop.i_D
i_D[15] => dffg:G1:15:flipflop.i_D
i_D[16] => dffg:G1:16:flipflop.i_D
i_D[17] => dffg:G1:17:flipflop.i_D
i_D[18] => dffg:G1:18:flipflop.i_D
i_D[19] => dffg:G1:19:flipflop.i_D
i_D[20] => dffg:G1:20:flipflop.i_D
i_D[21] => dffg:G1:21:flipflop.i_D
i_D[22] => dffg:G1:22:flipflop.i_D
i_D[23] => dffg:G1:23:flipflop.i_D
i_D[24] => dffg:G1:24:flipflop.i_D
i_D[25] => dffg:G1:25:flipflop.i_D
i_D[26] => dffg:G1:26:flipflop.i_D
i_D[27] => dffg:G1:27:flipflop.i_D
i_D[28] => dffg:G1:28:flipflop.i_D
i_D[29] => dffg:G1:29:flipflop.i_D
i_D[30] => dffg:G1:30:flipflop.i_D
i_D[31] => dffg:G1:31:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q
o_Q[5] <= dffg:G1:5:flipflop.o_Q
o_Q[6] <= dffg:G1:6:flipflop.o_Q
o_Q[7] <= dffg:G1:7:flipflop.o_Q
o_Q[8] <= dffg:G1:8:flipflop.o_Q
o_Q[9] <= dffg:G1:9:flipflop.o_Q
o_Q[10] <= dffg:G1:10:flipflop.o_Q
o_Q[11] <= dffg:G1:11:flipflop.o_Q
o_Q[12] <= dffg:G1:12:flipflop.o_Q
o_Q[13] <= dffg:G1:13:flipflop.o_Q
o_Q[14] <= dffg:G1:14:flipflop.o_Q
o_Q[15] <= dffg:G1:15:flipflop.o_Q
o_Q[16] <= dffg:G1:16:flipflop.o_Q
o_Q[17] <= dffg:G1:17:flipflop.o_Q
o_Q[18] <= dffg:G1:18:flipflop.o_Q
o_Q[19] <= dffg:G1:19:flipflop.o_Q
o_Q[20] <= dffg:G1:20:flipflop.o_Q
o_Q[21] <= dffg:G1:21:flipflop.o_Q
o_Q[22] <= dffg:G1:22:flipflop.o_Q
o_Q[23] <= dffg:G1:23:flipflop.o_Q
o_Q[24] <= dffg:G1:24:flipflop.o_Q
o_Q[25] <= dffg:G1:25:flipflop.o_Q
o_Q[26] <= dffg:G1:26:flipflop.o_Q
o_Q[27] <= dffg:G1:27:flipflop.o_Q
o_Q[28] <= dffg:G1:28:flipflop.o_Q
o_Q[29] <= dffg:G1:29:flipflop.o_Q
o_Q[30] <= dffg:G1:30:flipflop.o_Q
o_Q[31] <= dffg:G1:31:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:5:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:6:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:7:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:8:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:9:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:10:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:11:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:12:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:13:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:14:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:15:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:16:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:17:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:18:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:19:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:20:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:21:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:22:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:23:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:24:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:25:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:26:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:27:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:28:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:29:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:30:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instImmExtReg|dffg:\G1:31:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRs
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRs|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRs|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRs|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRs|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRs|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRtReg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRtReg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRtReg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRtReg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRtReg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRtReg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRdReg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_CLK => dffg:G1:4:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_RST => dffg:G1:4:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_WE => dffg:G1:4:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
i_D[4] => dffg:G1:4:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q
o_Q[4] <= dffg:G1:4:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRdReg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRdReg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRdReg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRdReg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instRdReg|dffg:\G1:4:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instRegDstReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instRegWriteReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instMemToRegReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instMemWriteReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instALUSrcReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instALUOpReg
i_CLK => dffg:G1:0:flipflop.i_CLK
i_CLK => dffg:G1:1:flipflop.i_CLK
i_CLK => dffg:G1:2:flipflop.i_CLK
i_CLK => dffg:G1:3:flipflop.i_CLK
i_RST => dffg:G1:0:flipflop.i_RST
i_RST => dffg:G1:1:flipflop.i_RST
i_RST => dffg:G1:2:flipflop.i_RST
i_RST => dffg:G1:3:flipflop.i_RST
i_WE => dffg:G1:0:flipflop.i_WE
i_WE => dffg:G1:1:flipflop.i_WE
i_WE => dffg:G1:2:flipflop.i_WE
i_WE => dffg:G1:3:flipflop.i_WE
i_D[0] => dffg:G1:0:flipflop.i_D
i_D[1] => dffg:G1:1:flipflop.i_D
i_D[2] => dffg:G1:2:flipflop.i_D
i_D[3] => dffg:G1:3:flipflop.i_D
o_Q[0] <= dffg:G1:0:flipflop.o_Q
o_Q[1] <= dffg:G1:1:flipflop.o_Q
o_Q[2] <= dffg:G1:2:flipflop.o_Q
o_Q[3] <= dffg:G1:3:flipflop.o_Q


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instALUOpReg|dffg:\G1:0:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instALUOpReg|dffg:\G1:1:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instALUOpReg|dffg:\G1:2:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg_n:instALUOpReg|dffg:\G1:3:flipflop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instJalReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instHaltReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ID_EX:instIDEX|dffg:instMemoryRd
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM
i_CLK => dffg:G_ALU_Reg:0:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:1:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:2:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:3:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:4:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:5:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:6:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:7:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:8:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:9:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:10:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:11:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:12:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:13:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:14:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:15:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:16:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:17:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:18:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:19:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:20:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:21:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:22:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:23:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:24:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:25:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:26:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:27:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:28:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:29:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:30:ALUDFFGI.i_CLK
i_CLK => dffg:G_ALU_Reg:31:ALUDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:0:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:1:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:2:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:3:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:4:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:5:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:6:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:7:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:8:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:9:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:10:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:11:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:12:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:13:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:14:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:15:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:16:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:17:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:18:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:19:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:20:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:21:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:22:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:23:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:24:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:25:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:26:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:27:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:28:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:29:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:30:BDFFGI.i_CLK
i_CLK => dffg:G_B_Reg:31:BDFFGI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:0:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:1:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:2:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:3:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:4:WrAddrI.i_CLK
i_CLK => dffg:MemWrReg.i_CLK
i_CLK => dffg:MemtoReg.i_CLK
i_CLK => dffg:HaltReg.i_CLK
i_CLK => dffg:RegWrReg.i_CLK
i_CLK => dffg:jalReg.i_CLK
i_CLK => dffg:G_PC4_reg:0:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:1:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:2:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:3:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:4:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:5:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:6:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:7:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:8:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:9:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:10:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:11:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:12:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:13:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:14:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:15:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:16:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:17:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:18:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:19:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:20:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:21:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:22:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:23:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:24:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:25:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:26:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:27:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:28:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:29:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:30:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:31:WrAddrI.i_CLK
i_RST => dffg:G_ALU_Reg:0:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:1:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:2:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:3:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:4:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:5:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:6:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:7:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:8:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:9:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:10:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:11:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:12:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:13:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:14:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:15:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:16:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:17:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:18:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:19:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:20:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:21:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:22:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:23:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:24:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:25:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:26:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:27:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:28:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:29:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:30:ALUDFFGI.i_RST
i_RST => dffg:G_ALU_Reg:31:ALUDFFGI.i_RST
i_RST => dffg:G_B_Reg:0:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:1:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:2:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:3:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:4:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:5:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:6:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:7:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:8:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:9:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:10:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:11:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:12:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:13:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:14:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:15:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:16:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:17:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:18:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:19:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:20:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:21:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:22:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:23:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:24:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:25:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:26:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:27:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:28:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:29:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:30:BDFFGI.i_RST
i_RST => dffg:G_B_Reg:31:BDFFGI.i_RST
i_RST => dffg:G_WrAddr_Reg:0:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:1:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:2:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:3:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:4:WrAddrI.i_RST
i_RST => dffg:MemWrReg.i_RST
i_RST => dffg:MemtoReg.i_RST
i_RST => dffg:HaltReg.i_RST
i_RST => dffg:RegWrReg.i_RST
i_RST => dffg:jalReg.i_RST
i_RST => dffg:G_PC4_reg:0:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:1:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:2:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:3:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:4:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:5:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:6:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:7:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:8:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:9:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:10:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:11:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:12:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:13:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:14:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:15:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:16:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:17:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:18:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:19:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:20:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:21:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:22:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:23:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:24:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:25:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:26:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:27:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:28:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:29:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:30:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:31:WrAddrI.i_RST
i_stall => dffg:G_ALU_Reg:0:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:1:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:2:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:3:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:4:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:5:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:6:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:7:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:8:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:9:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:10:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:11:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:12:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:13:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:14:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:15:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:16:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:17:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:18:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:19:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:20:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:21:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:22:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:23:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:24:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:25:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:26:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:27:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:28:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:29:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:30:ALUDFFGI.i_WE
i_stall => dffg:G_ALU_Reg:31:ALUDFFGI.i_WE
i_stall => dffg:G_B_Reg:0:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:1:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:2:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:3:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:4:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:5:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:6:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:7:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:8:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:9:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:10:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:11:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:12:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:13:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:14:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:15:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:16:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:17:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:18:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:19:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:20:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:21:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:22:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:23:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:24:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:25:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:26:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:27:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:28:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:29:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:30:BDFFGI.i_WE
i_stall => dffg:G_B_Reg:31:BDFFGI.i_WE
i_stall => dffg:G_WrAddr_Reg:0:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:1:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:2:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:3:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:4:WrAddrI.i_WE
i_stall => dffg:MemWrReg.i_WE
i_stall => dffg:MemtoReg.i_WE
i_stall => dffg:HaltReg.i_WE
i_stall => dffg:RegWrReg.i_WE
i_stall => dffg:jalReg.i_WE
i_stall => dffg:G_PC4_reg:0:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:1:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:2:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:3:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:4:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:5:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:6:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:7:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:8:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:9:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:10:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:11:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:12:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:13:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:14:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:15:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:16:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:17:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:18:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:19:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:20:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:21:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:22:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:23:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:24:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:25:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:26:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:27:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:28:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:29:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:30:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:31:WrAddrI.i_WE
i_ALU[0] => dffg:G_ALU_Reg:0:ALUDFFGI.i_D
i_ALU[1] => dffg:G_ALU_Reg:1:ALUDFFGI.i_D
i_ALU[2] => dffg:G_ALU_Reg:2:ALUDFFGI.i_D
i_ALU[3] => dffg:G_ALU_Reg:3:ALUDFFGI.i_D
i_ALU[4] => dffg:G_ALU_Reg:4:ALUDFFGI.i_D
i_ALU[5] => dffg:G_ALU_Reg:5:ALUDFFGI.i_D
i_ALU[6] => dffg:G_ALU_Reg:6:ALUDFFGI.i_D
i_ALU[7] => dffg:G_ALU_Reg:7:ALUDFFGI.i_D
i_ALU[8] => dffg:G_ALU_Reg:8:ALUDFFGI.i_D
i_ALU[9] => dffg:G_ALU_Reg:9:ALUDFFGI.i_D
i_ALU[10] => dffg:G_ALU_Reg:10:ALUDFFGI.i_D
i_ALU[11] => dffg:G_ALU_Reg:11:ALUDFFGI.i_D
i_ALU[12] => dffg:G_ALU_Reg:12:ALUDFFGI.i_D
i_ALU[13] => dffg:G_ALU_Reg:13:ALUDFFGI.i_D
i_ALU[14] => dffg:G_ALU_Reg:14:ALUDFFGI.i_D
i_ALU[15] => dffg:G_ALU_Reg:15:ALUDFFGI.i_D
i_ALU[16] => dffg:G_ALU_Reg:16:ALUDFFGI.i_D
i_ALU[17] => dffg:G_ALU_Reg:17:ALUDFFGI.i_D
i_ALU[18] => dffg:G_ALU_Reg:18:ALUDFFGI.i_D
i_ALU[19] => dffg:G_ALU_Reg:19:ALUDFFGI.i_D
i_ALU[20] => dffg:G_ALU_Reg:20:ALUDFFGI.i_D
i_ALU[21] => dffg:G_ALU_Reg:21:ALUDFFGI.i_D
i_ALU[22] => dffg:G_ALU_Reg:22:ALUDFFGI.i_D
i_ALU[23] => dffg:G_ALU_Reg:23:ALUDFFGI.i_D
i_ALU[24] => dffg:G_ALU_Reg:24:ALUDFFGI.i_D
i_ALU[25] => dffg:G_ALU_Reg:25:ALUDFFGI.i_D
i_ALU[26] => dffg:G_ALU_Reg:26:ALUDFFGI.i_D
i_ALU[27] => dffg:G_ALU_Reg:27:ALUDFFGI.i_D
i_ALU[28] => dffg:G_ALU_Reg:28:ALUDFFGI.i_D
i_ALU[29] => dffg:G_ALU_Reg:29:ALUDFFGI.i_D
i_ALU[30] => dffg:G_ALU_Reg:30:ALUDFFGI.i_D
i_ALU[31] => dffg:G_ALU_Reg:31:ALUDFFGI.i_D
i_B[0] => dffg:G_B_Reg:0:BDFFGI.i_D
i_B[1] => dffg:G_B_Reg:1:BDFFGI.i_D
i_B[2] => dffg:G_B_Reg:2:BDFFGI.i_D
i_B[3] => dffg:G_B_Reg:3:BDFFGI.i_D
i_B[4] => dffg:G_B_Reg:4:BDFFGI.i_D
i_B[5] => dffg:G_B_Reg:5:BDFFGI.i_D
i_B[6] => dffg:G_B_Reg:6:BDFFGI.i_D
i_B[7] => dffg:G_B_Reg:7:BDFFGI.i_D
i_B[8] => dffg:G_B_Reg:8:BDFFGI.i_D
i_B[9] => dffg:G_B_Reg:9:BDFFGI.i_D
i_B[10] => dffg:G_B_Reg:10:BDFFGI.i_D
i_B[11] => dffg:G_B_Reg:11:BDFFGI.i_D
i_B[12] => dffg:G_B_Reg:12:BDFFGI.i_D
i_B[13] => dffg:G_B_Reg:13:BDFFGI.i_D
i_B[14] => dffg:G_B_Reg:14:BDFFGI.i_D
i_B[15] => dffg:G_B_Reg:15:BDFFGI.i_D
i_B[16] => dffg:G_B_Reg:16:BDFFGI.i_D
i_B[17] => dffg:G_B_Reg:17:BDFFGI.i_D
i_B[18] => dffg:G_B_Reg:18:BDFFGI.i_D
i_B[19] => dffg:G_B_Reg:19:BDFFGI.i_D
i_B[20] => dffg:G_B_Reg:20:BDFFGI.i_D
i_B[21] => dffg:G_B_Reg:21:BDFFGI.i_D
i_B[22] => dffg:G_B_Reg:22:BDFFGI.i_D
i_B[23] => dffg:G_B_Reg:23:BDFFGI.i_D
i_B[24] => dffg:G_B_Reg:24:BDFFGI.i_D
i_B[25] => dffg:G_B_Reg:25:BDFFGI.i_D
i_B[26] => dffg:G_B_Reg:26:BDFFGI.i_D
i_B[27] => dffg:G_B_Reg:27:BDFFGI.i_D
i_B[28] => dffg:G_B_Reg:28:BDFFGI.i_D
i_B[29] => dffg:G_B_Reg:29:BDFFGI.i_D
i_B[30] => dffg:G_B_Reg:30:BDFFGI.i_D
i_B[31] => dffg:G_B_Reg:31:BDFFGI.i_D
i_WrAddr[0] => dffg:G_WrAddr_Reg:0:WrAddrI.i_D
i_WrAddr[1] => dffg:G_WrAddr_Reg:1:WrAddrI.i_D
i_WrAddr[2] => dffg:G_WrAddr_Reg:2:WrAddrI.i_D
i_WrAddr[3] => dffg:G_WrAddr_Reg:3:WrAddrI.i_D
i_WrAddr[4] => dffg:G_WrAddr_Reg:4:WrAddrI.i_D
i_MemWr => dffg:MemWrReg.i_D
i_MemtoReg => dffg:MemtoReg.i_D
i_Halt => dffg:HaltReg.i_D
i_RegWr => dffg:RegWrReg.i_D
i_Jal => dffg:jalReg.i_D
i_PC4[0] => dffg:G_PC4_reg:0:WrAddrI.i_D
i_PC4[1] => dffg:G_PC4_reg:1:WrAddrI.i_D
i_PC4[2] => dffg:G_PC4_reg:2:WrAddrI.i_D
i_PC4[3] => dffg:G_PC4_reg:3:WrAddrI.i_D
i_PC4[4] => dffg:G_PC4_reg:4:WrAddrI.i_D
i_PC4[5] => dffg:G_PC4_reg:5:WrAddrI.i_D
i_PC4[6] => dffg:G_PC4_reg:6:WrAddrI.i_D
i_PC4[7] => dffg:G_PC4_reg:7:WrAddrI.i_D
i_PC4[8] => dffg:G_PC4_reg:8:WrAddrI.i_D
i_PC4[9] => dffg:G_PC4_reg:9:WrAddrI.i_D
i_PC4[10] => dffg:G_PC4_reg:10:WrAddrI.i_D
i_PC4[11] => dffg:G_PC4_reg:11:WrAddrI.i_D
i_PC4[12] => dffg:G_PC4_reg:12:WrAddrI.i_D
i_PC4[13] => dffg:G_PC4_reg:13:WrAddrI.i_D
i_PC4[14] => dffg:G_PC4_reg:14:WrAddrI.i_D
i_PC4[15] => dffg:G_PC4_reg:15:WrAddrI.i_D
i_PC4[16] => dffg:G_PC4_reg:16:WrAddrI.i_D
i_PC4[17] => dffg:G_PC4_reg:17:WrAddrI.i_D
i_PC4[18] => dffg:G_PC4_reg:18:WrAddrI.i_D
i_PC4[19] => dffg:G_PC4_reg:19:WrAddrI.i_D
i_PC4[20] => dffg:G_PC4_reg:20:WrAddrI.i_D
i_PC4[21] => dffg:G_PC4_reg:21:WrAddrI.i_D
i_PC4[22] => dffg:G_PC4_reg:22:WrAddrI.i_D
i_PC4[23] => dffg:G_PC4_reg:23:WrAddrI.i_D
i_PC4[24] => dffg:G_PC4_reg:24:WrAddrI.i_D
i_PC4[25] => dffg:G_PC4_reg:25:WrAddrI.i_D
i_PC4[26] => dffg:G_PC4_reg:26:WrAddrI.i_D
i_PC4[27] => dffg:G_PC4_reg:27:WrAddrI.i_D
i_PC4[28] => dffg:G_PC4_reg:28:WrAddrI.i_D
i_PC4[29] => dffg:G_PC4_reg:29:WrAddrI.i_D
i_PC4[30] => dffg:G_PC4_reg:30:WrAddrI.i_D
i_PC4[31] => dffg:G_PC4_reg:31:WrAddrI.i_D
o_ALU[0] <= dffg:G_ALU_Reg:0:ALUDFFGI.o_Q
o_ALU[1] <= dffg:G_ALU_Reg:1:ALUDFFGI.o_Q
o_ALU[2] <= dffg:G_ALU_Reg:2:ALUDFFGI.o_Q
o_ALU[3] <= dffg:G_ALU_Reg:3:ALUDFFGI.o_Q
o_ALU[4] <= dffg:G_ALU_Reg:4:ALUDFFGI.o_Q
o_ALU[5] <= dffg:G_ALU_Reg:5:ALUDFFGI.o_Q
o_ALU[6] <= dffg:G_ALU_Reg:6:ALUDFFGI.o_Q
o_ALU[7] <= dffg:G_ALU_Reg:7:ALUDFFGI.o_Q
o_ALU[8] <= dffg:G_ALU_Reg:8:ALUDFFGI.o_Q
o_ALU[9] <= dffg:G_ALU_Reg:9:ALUDFFGI.o_Q
o_ALU[10] <= dffg:G_ALU_Reg:10:ALUDFFGI.o_Q
o_ALU[11] <= dffg:G_ALU_Reg:11:ALUDFFGI.o_Q
o_ALU[12] <= dffg:G_ALU_Reg:12:ALUDFFGI.o_Q
o_ALU[13] <= dffg:G_ALU_Reg:13:ALUDFFGI.o_Q
o_ALU[14] <= dffg:G_ALU_Reg:14:ALUDFFGI.o_Q
o_ALU[15] <= dffg:G_ALU_Reg:15:ALUDFFGI.o_Q
o_ALU[16] <= dffg:G_ALU_Reg:16:ALUDFFGI.o_Q
o_ALU[17] <= dffg:G_ALU_Reg:17:ALUDFFGI.o_Q
o_ALU[18] <= dffg:G_ALU_Reg:18:ALUDFFGI.o_Q
o_ALU[19] <= dffg:G_ALU_Reg:19:ALUDFFGI.o_Q
o_ALU[20] <= dffg:G_ALU_Reg:20:ALUDFFGI.o_Q
o_ALU[21] <= dffg:G_ALU_Reg:21:ALUDFFGI.o_Q
o_ALU[22] <= dffg:G_ALU_Reg:22:ALUDFFGI.o_Q
o_ALU[23] <= dffg:G_ALU_Reg:23:ALUDFFGI.o_Q
o_ALU[24] <= dffg:G_ALU_Reg:24:ALUDFFGI.o_Q
o_ALU[25] <= dffg:G_ALU_Reg:25:ALUDFFGI.o_Q
o_ALU[26] <= dffg:G_ALU_Reg:26:ALUDFFGI.o_Q
o_ALU[27] <= dffg:G_ALU_Reg:27:ALUDFFGI.o_Q
o_ALU[28] <= dffg:G_ALU_Reg:28:ALUDFFGI.o_Q
o_ALU[29] <= dffg:G_ALU_Reg:29:ALUDFFGI.o_Q
o_ALU[30] <= dffg:G_ALU_Reg:30:ALUDFFGI.o_Q
o_ALU[31] <= dffg:G_ALU_Reg:31:ALUDFFGI.o_Q
o_B[0] <= dffg:G_B_Reg:0:BDFFGI.o_Q
o_B[1] <= dffg:G_B_Reg:1:BDFFGI.o_Q
o_B[2] <= dffg:G_B_Reg:2:BDFFGI.o_Q
o_B[3] <= dffg:G_B_Reg:3:BDFFGI.o_Q
o_B[4] <= dffg:G_B_Reg:4:BDFFGI.o_Q
o_B[5] <= dffg:G_B_Reg:5:BDFFGI.o_Q
o_B[6] <= dffg:G_B_Reg:6:BDFFGI.o_Q
o_B[7] <= dffg:G_B_Reg:7:BDFFGI.o_Q
o_B[8] <= dffg:G_B_Reg:8:BDFFGI.o_Q
o_B[9] <= dffg:G_B_Reg:9:BDFFGI.o_Q
o_B[10] <= dffg:G_B_Reg:10:BDFFGI.o_Q
o_B[11] <= dffg:G_B_Reg:11:BDFFGI.o_Q
o_B[12] <= dffg:G_B_Reg:12:BDFFGI.o_Q
o_B[13] <= dffg:G_B_Reg:13:BDFFGI.o_Q
o_B[14] <= dffg:G_B_Reg:14:BDFFGI.o_Q
o_B[15] <= dffg:G_B_Reg:15:BDFFGI.o_Q
o_B[16] <= dffg:G_B_Reg:16:BDFFGI.o_Q
o_B[17] <= dffg:G_B_Reg:17:BDFFGI.o_Q
o_B[18] <= dffg:G_B_Reg:18:BDFFGI.o_Q
o_B[19] <= dffg:G_B_Reg:19:BDFFGI.o_Q
o_B[20] <= dffg:G_B_Reg:20:BDFFGI.o_Q
o_B[21] <= dffg:G_B_Reg:21:BDFFGI.o_Q
o_B[22] <= dffg:G_B_Reg:22:BDFFGI.o_Q
o_B[23] <= dffg:G_B_Reg:23:BDFFGI.o_Q
o_B[24] <= dffg:G_B_Reg:24:BDFFGI.o_Q
o_B[25] <= dffg:G_B_Reg:25:BDFFGI.o_Q
o_B[26] <= dffg:G_B_Reg:26:BDFFGI.o_Q
o_B[27] <= dffg:G_B_Reg:27:BDFFGI.o_Q
o_B[28] <= dffg:G_B_Reg:28:BDFFGI.o_Q
o_B[29] <= dffg:G_B_Reg:29:BDFFGI.o_Q
o_B[30] <= dffg:G_B_Reg:30:BDFFGI.o_Q
o_B[31] <= dffg:G_B_Reg:31:BDFFGI.o_Q
o_WrAddr[0] <= dffg:G_WrAddr_Reg:0:WrAddrI.o_Q
o_WrAddr[1] <= dffg:G_WrAddr_Reg:1:WrAddrI.o_Q
o_WrAddr[2] <= dffg:G_WrAddr_Reg:2:WrAddrI.o_Q
o_WrAddr[3] <= dffg:G_WrAddr_Reg:3:WrAddrI.o_Q
o_WrAddr[4] <= dffg:G_WrAddr_Reg:4:WrAddrI.o_Q
o_MemWr <= dffg:MemWrReg.o_Q
o_MemtoReg <= dffg:MemtoReg.o_Q
o_Halt <= dffg:HaltReg.o_Q
o_RegWr <= dffg:RegWrReg.o_Q
o_Jal <= dffg:jalReg.o_Q
o_PC4[0] <= dffg:G_PC4_reg:0:WrAddrI.o_Q
o_PC4[1] <= dffg:G_PC4_reg:1:WrAddrI.o_Q
o_PC4[2] <= dffg:G_PC4_reg:2:WrAddrI.o_Q
o_PC4[3] <= dffg:G_PC4_reg:3:WrAddrI.o_Q
o_PC4[4] <= dffg:G_PC4_reg:4:WrAddrI.o_Q
o_PC4[5] <= dffg:G_PC4_reg:5:WrAddrI.o_Q
o_PC4[6] <= dffg:G_PC4_reg:6:WrAddrI.o_Q
o_PC4[7] <= dffg:G_PC4_reg:7:WrAddrI.o_Q
o_PC4[8] <= dffg:G_PC4_reg:8:WrAddrI.o_Q
o_PC4[9] <= dffg:G_PC4_reg:9:WrAddrI.o_Q
o_PC4[10] <= dffg:G_PC4_reg:10:WrAddrI.o_Q
o_PC4[11] <= dffg:G_PC4_reg:11:WrAddrI.o_Q
o_PC4[12] <= dffg:G_PC4_reg:12:WrAddrI.o_Q
o_PC4[13] <= dffg:G_PC4_reg:13:WrAddrI.o_Q
o_PC4[14] <= dffg:G_PC4_reg:14:WrAddrI.o_Q
o_PC4[15] <= dffg:G_PC4_reg:15:WrAddrI.o_Q
o_PC4[16] <= dffg:G_PC4_reg:16:WrAddrI.o_Q
o_PC4[17] <= dffg:G_PC4_reg:17:WrAddrI.o_Q
o_PC4[18] <= dffg:G_PC4_reg:18:WrAddrI.o_Q
o_PC4[19] <= dffg:G_PC4_reg:19:WrAddrI.o_Q
o_PC4[20] <= dffg:G_PC4_reg:20:WrAddrI.o_Q
o_PC4[21] <= dffg:G_PC4_reg:21:WrAddrI.o_Q
o_PC4[22] <= dffg:G_PC4_reg:22:WrAddrI.o_Q
o_PC4[23] <= dffg:G_PC4_reg:23:WrAddrI.o_Q
o_PC4[24] <= dffg:G_PC4_reg:24:WrAddrI.o_Q
o_PC4[25] <= dffg:G_PC4_reg:25:WrAddrI.o_Q
o_PC4[26] <= dffg:G_PC4_reg:26:WrAddrI.o_Q
o_PC4[27] <= dffg:G_PC4_reg:27:WrAddrI.o_Q
o_PC4[28] <= dffg:G_PC4_reg:28:WrAddrI.o_Q
o_PC4[29] <= dffg:G_PC4_reg:29:WrAddrI.o_Q
o_PC4[30] <= dffg:G_PC4_reg:30:WrAddrI.o_Q
o_PC4[31] <= dffg:G_PC4_reg:31:WrAddrI.o_Q


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:0:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:1:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:2:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:3:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:4:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:5:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:6:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:7:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:8:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:9:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:10:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:11:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:12:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:13:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:14:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:15:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:16:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:17:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:18:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:19:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:20:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:21:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:22:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:23:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:24:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:25:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:26:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:27:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:28:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:29:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:30:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_ALU_Reg:31:ALUDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:0:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:1:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:2:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:3:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:4:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:5:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:6:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:7:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:8:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:9:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:10:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:11:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:12:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:13:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:14:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:15:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:16:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:17:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:18:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:19:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:20:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:21:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:22:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:23:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:24:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:25:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:26:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:27:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:28:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:29:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:30:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_B_Reg:31:BDFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_WrAddr_Reg:0:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_WrAddr_Reg:1:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_WrAddr_Reg:2:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_WrAddr_Reg:3:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_WrAddr_Reg:4:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:MemWrReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:MemtoReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:HaltReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:RegWrReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:jalReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:0:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:1:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:2:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:3:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:4:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:5:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:6:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:7:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:8:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:9:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:10:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:11:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:12:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:13:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:14:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:15:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:16:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:17:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:18:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:19:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:20:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:21:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:22:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:23:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:24:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:25:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:26:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:27:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:28:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:29:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:30:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EX_MEM:instEXMEM|dffg:\G_PC4_reg:31:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB
i_CLK => dffg:G_ALU_Reg:0:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:1:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:2:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:3:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:4:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:5:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:6:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:7:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:8:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:9:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:10:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:11:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:12:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:13:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:14:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:15:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:16:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:17:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:18:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:19:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:20:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:21:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:22:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:23:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:24:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:25:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:26:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:27:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:28:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:29:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:30:ALUDFFG.i_CLK
i_CLK => dffg:G_ALU_Reg:31:ALUDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:0:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:1:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:2:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:3:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:4:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:5:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:6:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:7:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:8:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:9:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:10:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:11:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:12:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:13:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:14:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:15:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:16:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:17:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:18:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:19:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:20:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:21:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:22:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:23:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:24:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:25:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:26:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:27:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:28:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:29:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:30:BDFFG.i_CLK
i_CLK => dffg:G_Mem_Reg:31:BDFFG.i_CLK
i_CLK => dffg:G_WrAddr_Reg:0:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:1:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:2:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:3:WrAddrI.i_CLK
i_CLK => dffg:G_WrAddr_Reg:4:WrAddrI.i_CLK
i_CLK => dffg:instMemtoReg.i_CLK
i_CLK => dffg:instHaltReg.i_CLK
i_CLK => dffg:instRegWrReg.i_CLK
i_CLK => dffg:instJalReg.i_CLK
i_CLK => dffg:G_PC4_reg:0:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:1:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:2:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:3:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:4:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:5:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:6:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:7:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:8:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:9:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:10:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:11:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:12:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:13:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:14:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:15:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:16:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:17:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:18:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:19:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:20:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:21:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:22:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:23:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:24:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:25:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:26:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:27:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:28:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:29:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:30:WrAddrI.i_CLK
i_CLK => dffg:G_PC4_reg:31:WrAddrI.i_CLK
i_RST => dffg:G_ALU_Reg:0:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:1:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:2:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:3:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:4:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:5:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:6:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:7:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:8:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:9:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:10:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:11:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:12:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:13:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:14:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:15:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:16:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:17:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:18:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:19:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:20:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:21:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:22:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:23:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:24:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:25:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:26:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:27:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:28:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:29:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:30:ALUDFFG.i_RST
i_RST => dffg:G_ALU_Reg:31:ALUDFFG.i_RST
i_RST => dffg:G_Mem_Reg:0:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:1:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:2:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:3:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:4:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:5:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:6:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:7:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:8:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:9:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:10:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:11:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:12:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:13:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:14:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:15:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:16:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:17:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:18:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:19:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:20:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:21:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:22:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:23:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:24:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:25:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:26:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:27:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:28:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:29:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:30:BDFFG.i_RST
i_RST => dffg:G_Mem_Reg:31:BDFFG.i_RST
i_RST => dffg:G_WrAddr_Reg:0:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:1:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:2:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:3:WrAddrI.i_RST
i_RST => dffg:G_WrAddr_Reg:4:WrAddrI.i_RST
i_RST => dffg:instMemtoReg.i_RST
i_RST => dffg:instHaltReg.i_RST
i_RST => dffg:instRegWrReg.i_RST
i_RST => dffg:instJalReg.i_RST
i_RST => dffg:G_PC4_reg:0:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:1:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:2:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:3:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:4:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:5:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:6:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:7:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:8:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:9:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:10:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:11:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:12:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:13:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:14:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:15:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:16:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:17:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:18:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:19:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:20:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:21:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:22:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:23:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:24:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:25:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:26:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:27:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:28:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:29:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:30:WrAddrI.i_RST
i_RST => dffg:G_PC4_reg:31:WrAddrI.i_RST
i_stall => dffg:G_ALU_Reg:0:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:1:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:2:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:3:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:4:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:5:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:6:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:7:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:8:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:9:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:10:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:11:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:12:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:13:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:14:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:15:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:16:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:17:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:18:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:19:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:20:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:21:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:22:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:23:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:24:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:25:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:26:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:27:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:28:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:29:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:30:ALUDFFG.i_WE
i_stall => dffg:G_ALU_Reg:31:ALUDFFG.i_WE
i_stall => dffg:G_Mem_Reg:0:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:1:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:2:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:3:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:4:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:5:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:6:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:7:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:8:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:9:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:10:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:11:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:12:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:13:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:14:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:15:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:16:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:17:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:18:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:19:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:20:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:21:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:22:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:23:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:24:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:25:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:26:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:27:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:28:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:29:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:30:BDFFG.i_WE
i_stall => dffg:G_Mem_Reg:31:BDFFG.i_WE
i_stall => dffg:G_WrAddr_Reg:0:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:1:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:2:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:3:WrAddrI.i_WE
i_stall => dffg:G_WrAddr_Reg:4:WrAddrI.i_WE
i_stall => dffg:instMemtoReg.i_WE
i_stall => dffg:instHaltReg.i_WE
i_stall => dffg:instRegWrReg.i_WE
i_stall => dffg:instJalReg.i_WE
i_stall => dffg:G_PC4_reg:0:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:1:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:2:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:3:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:4:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:5:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:6:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:7:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:8:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:9:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:10:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:11:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:12:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:13:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:14:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:15:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:16:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:17:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:18:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:19:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:20:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:21:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:22:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:23:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:24:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:25:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:26:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:27:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:28:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:29:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:30:WrAddrI.i_WE
i_stall => dffg:G_PC4_reg:31:WrAddrI.i_WE
i_ALU[0] => dffg:G_ALU_Reg:0:ALUDFFG.i_D
i_ALU[1] => dffg:G_ALU_Reg:1:ALUDFFG.i_D
i_ALU[2] => dffg:G_ALU_Reg:2:ALUDFFG.i_D
i_ALU[3] => dffg:G_ALU_Reg:3:ALUDFFG.i_D
i_ALU[4] => dffg:G_ALU_Reg:4:ALUDFFG.i_D
i_ALU[5] => dffg:G_ALU_Reg:5:ALUDFFG.i_D
i_ALU[6] => dffg:G_ALU_Reg:6:ALUDFFG.i_D
i_ALU[7] => dffg:G_ALU_Reg:7:ALUDFFG.i_D
i_ALU[8] => dffg:G_ALU_Reg:8:ALUDFFG.i_D
i_ALU[9] => dffg:G_ALU_Reg:9:ALUDFFG.i_D
i_ALU[10] => dffg:G_ALU_Reg:10:ALUDFFG.i_D
i_ALU[11] => dffg:G_ALU_Reg:11:ALUDFFG.i_D
i_ALU[12] => dffg:G_ALU_Reg:12:ALUDFFG.i_D
i_ALU[13] => dffg:G_ALU_Reg:13:ALUDFFG.i_D
i_ALU[14] => dffg:G_ALU_Reg:14:ALUDFFG.i_D
i_ALU[15] => dffg:G_ALU_Reg:15:ALUDFFG.i_D
i_ALU[16] => dffg:G_ALU_Reg:16:ALUDFFG.i_D
i_ALU[17] => dffg:G_ALU_Reg:17:ALUDFFG.i_D
i_ALU[18] => dffg:G_ALU_Reg:18:ALUDFFG.i_D
i_ALU[19] => dffg:G_ALU_Reg:19:ALUDFFG.i_D
i_ALU[20] => dffg:G_ALU_Reg:20:ALUDFFG.i_D
i_ALU[21] => dffg:G_ALU_Reg:21:ALUDFFG.i_D
i_ALU[22] => dffg:G_ALU_Reg:22:ALUDFFG.i_D
i_ALU[23] => dffg:G_ALU_Reg:23:ALUDFFG.i_D
i_ALU[24] => dffg:G_ALU_Reg:24:ALUDFFG.i_D
i_ALU[25] => dffg:G_ALU_Reg:25:ALUDFFG.i_D
i_ALU[26] => dffg:G_ALU_Reg:26:ALUDFFG.i_D
i_ALU[27] => dffg:G_ALU_Reg:27:ALUDFFG.i_D
i_ALU[28] => dffg:G_ALU_Reg:28:ALUDFFG.i_D
i_ALU[29] => dffg:G_ALU_Reg:29:ALUDFFG.i_D
i_ALU[30] => dffg:G_ALU_Reg:30:ALUDFFG.i_D
i_ALU[31] => dffg:G_ALU_Reg:31:ALUDFFG.i_D
i_Mem[0] => dffg:G_Mem_Reg:0:BDFFG.i_D
i_Mem[1] => dffg:G_Mem_Reg:1:BDFFG.i_D
i_Mem[2] => dffg:G_Mem_Reg:2:BDFFG.i_D
i_Mem[3] => dffg:G_Mem_Reg:3:BDFFG.i_D
i_Mem[4] => dffg:G_Mem_Reg:4:BDFFG.i_D
i_Mem[5] => dffg:G_Mem_Reg:5:BDFFG.i_D
i_Mem[6] => dffg:G_Mem_Reg:6:BDFFG.i_D
i_Mem[7] => dffg:G_Mem_Reg:7:BDFFG.i_D
i_Mem[8] => dffg:G_Mem_Reg:8:BDFFG.i_D
i_Mem[9] => dffg:G_Mem_Reg:9:BDFFG.i_D
i_Mem[10] => dffg:G_Mem_Reg:10:BDFFG.i_D
i_Mem[11] => dffg:G_Mem_Reg:11:BDFFG.i_D
i_Mem[12] => dffg:G_Mem_Reg:12:BDFFG.i_D
i_Mem[13] => dffg:G_Mem_Reg:13:BDFFG.i_D
i_Mem[14] => dffg:G_Mem_Reg:14:BDFFG.i_D
i_Mem[15] => dffg:G_Mem_Reg:15:BDFFG.i_D
i_Mem[16] => dffg:G_Mem_Reg:16:BDFFG.i_D
i_Mem[17] => dffg:G_Mem_Reg:17:BDFFG.i_D
i_Mem[18] => dffg:G_Mem_Reg:18:BDFFG.i_D
i_Mem[19] => dffg:G_Mem_Reg:19:BDFFG.i_D
i_Mem[20] => dffg:G_Mem_Reg:20:BDFFG.i_D
i_Mem[21] => dffg:G_Mem_Reg:21:BDFFG.i_D
i_Mem[22] => dffg:G_Mem_Reg:22:BDFFG.i_D
i_Mem[23] => dffg:G_Mem_Reg:23:BDFFG.i_D
i_Mem[24] => dffg:G_Mem_Reg:24:BDFFG.i_D
i_Mem[25] => dffg:G_Mem_Reg:25:BDFFG.i_D
i_Mem[26] => dffg:G_Mem_Reg:26:BDFFG.i_D
i_Mem[27] => dffg:G_Mem_Reg:27:BDFFG.i_D
i_Mem[28] => dffg:G_Mem_Reg:28:BDFFG.i_D
i_Mem[29] => dffg:G_Mem_Reg:29:BDFFG.i_D
i_Mem[30] => dffg:G_Mem_Reg:30:BDFFG.i_D
i_Mem[31] => dffg:G_Mem_Reg:31:BDFFG.i_D
i_WrAddr[0] => dffg:G_WrAddr_Reg:0:WrAddrI.i_D
i_WrAddr[1] => dffg:G_WrAddr_Reg:1:WrAddrI.i_D
i_WrAddr[2] => dffg:G_WrAddr_Reg:2:WrAddrI.i_D
i_WrAddr[3] => dffg:G_WrAddr_Reg:3:WrAddrI.i_D
i_WrAddr[4] => dffg:G_WrAddr_Reg:4:WrAddrI.i_D
i_MemtoReg => dffg:instMemtoReg.i_D
i_Halt => dffg:instHaltReg.i_D
i_RegWr => dffg:instRegWrReg.i_D
i_Jal => dffg:instJalReg.i_D
i_PC4[0] => dffg:G_PC4_reg:0:WrAddrI.i_D
i_PC4[1] => dffg:G_PC4_reg:1:WrAddrI.i_D
i_PC4[2] => dffg:G_PC4_reg:2:WrAddrI.i_D
i_PC4[3] => dffg:G_PC4_reg:3:WrAddrI.i_D
i_PC4[4] => dffg:G_PC4_reg:4:WrAddrI.i_D
i_PC4[5] => dffg:G_PC4_reg:5:WrAddrI.i_D
i_PC4[6] => dffg:G_PC4_reg:6:WrAddrI.i_D
i_PC4[7] => dffg:G_PC4_reg:7:WrAddrI.i_D
i_PC4[8] => dffg:G_PC4_reg:8:WrAddrI.i_D
i_PC4[9] => dffg:G_PC4_reg:9:WrAddrI.i_D
i_PC4[10] => dffg:G_PC4_reg:10:WrAddrI.i_D
i_PC4[11] => dffg:G_PC4_reg:11:WrAddrI.i_D
i_PC4[12] => dffg:G_PC4_reg:12:WrAddrI.i_D
i_PC4[13] => dffg:G_PC4_reg:13:WrAddrI.i_D
i_PC4[14] => dffg:G_PC4_reg:14:WrAddrI.i_D
i_PC4[15] => dffg:G_PC4_reg:15:WrAddrI.i_D
i_PC4[16] => dffg:G_PC4_reg:16:WrAddrI.i_D
i_PC4[17] => dffg:G_PC4_reg:17:WrAddrI.i_D
i_PC4[18] => dffg:G_PC4_reg:18:WrAddrI.i_D
i_PC4[19] => dffg:G_PC4_reg:19:WrAddrI.i_D
i_PC4[20] => dffg:G_PC4_reg:20:WrAddrI.i_D
i_PC4[21] => dffg:G_PC4_reg:21:WrAddrI.i_D
i_PC4[22] => dffg:G_PC4_reg:22:WrAddrI.i_D
i_PC4[23] => dffg:G_PC4_reg:23:WrAddrI.i_D
i_PC4[24] => dffg:G_PC4_reg:24:WrAddrI.i_D
i_PC4[25] => dffg:G_PC4_reg:25:WrAddrI.i_D
i_PC4[26] => dffg:G_PC4_reg:26:WrAddrI.i_D
i_PC4[27] => dffg:G_PC4_reg:27:WrAddrI.i_D
i_PC4[28] => dffg:G_PC4_reg:28:WrAddrI.i_D
i_PC4[29] => dffg:G_PC4_reg:29:WrAddrI.i_D
i_PC4[30] => dffg:G_PC4_reg:30:WrAddrI.i_D
i_PC4[31] => dffg:G_PC4_reg:31:WrAddrI.i_D
o_ALU[0] <= dffg:G_ALU_Reg:0:ALUDFFG.o_Q
o_ALU[1] <= dffg:G_ALU_Reg:1:ALUDFFG.o_Q
o_ALU[2] <= dffg:G_ALU_Reg:2:ALUDFFG.o_Q
o_ALU[3] <= dffg:G_ALU_Reg:3:ALUDFFG.o_Q
o_ALU[4] <= dffg:G_ALU_Reg:4:ALUDFFG.o_Q
o_ALU[5] <= dffg:G_ALU_Reg:5:ALUDFFG.o_Q
o_ALU[6] <= dffg:G_ALU_Reg:6:ALUDFFG.o_Q
o_ALU[7] <= dffg:G_ALU_Reg:7:ALUDFFG.o_Q
o_ALU[8] <= dffg:G_ALU_Reg:8:ALUDFFG.o_Q
o_ALU[9] <= dffg:G_ALU_Reg:9:ALUDFFG.o_Q
o_ALU[10] <= dffg:G_ALU_Reg:10:ALUDFFG.o_Q
o_ALU[11] <= dffg:G_ALU_Reg:11:ALUDFFG.o_Q
o_ALU[12] <= dffg:G_ALU_Reg:12:ALUDFFG.o_Q
o_ALU[13] <= dffg:G_ALU_Reg:13:ALUDFFG.o_Q
o_ALU[14] <= dffg:G_ALU_Reg:14:ALUDFFG.o_Q
o_ALU[15] <= dffg:G_ALU_Reg:15:ALUDFFG.o_Q
o_ALU[16] <= dffg:G_ALU_Reg:16:ALUDFFG.o_Q
o_ALU[17] <= dffg:G_ALU_Reg:17:ALUDFFG.o_Q
o_ALU[18] <= dffg:G_ALU_Reg:18:ALUDFFG.o_Q
o_ALU[19] <= dffg:G_ALU_Reg:19:ALUDFFG.o_Q
o_ALU[20] <= dffg:G_ALU_Reg:20:ALUDFFG.o_Q
o_ALU[21] <= dffg:G_ALU_Reg:21:ALUDFFG.o_Q
o_ALU[22] <= dffg:G_ALU_Reg:22:ALUDFFG.o_Q
o_ALU[23] <= dffg:G_ALU_Reg:23:ALUDFFG.o_Q
o_ALU[24] <= dffg:G_ALU_Reg:24:ALUDFFG.o_Q
o_ALU[25] <= dffg:G_ALU_Reg:25:ALUDFFG.o_Q
o_ALU[26] <= dffg:G_ALU_Reg:26:ALUDFFG.o_Q
o_ALU[27] <= dffg:G_ALU_Reg:27:ALUDFFG.o_Q
o_ALU[28] <= dffg:G_ALU_Reg:28:ALUDFFG.o_Q
o_ALU[29] <= dffg:G_ALU_Reg:29:ALUDFFG.o_Q
o_ALU[30] <= dffg:G_ALU_Reg:30:ALUDFFG.o_Q
o_ALU[31] <= dffg:G_ALU_Reg:31:ALUDFFG.o_Q
o_Mem[0] <= dffg:G_Mem_Reg:0:BDFFG.o_Q
o_Mem[1] <= dffg:G_Mem_Reg:1:BDFFG.o_Q
o_Mem[2] <= dffg:G_Mem_Reg:2:BDFFG.o_Q
o_Mem[3] <= dffg:G_Mem_Reg:3:BDFFG.o_Q
o_Mem[4] <= dffg:G_Mem_Reg:4:BDFFG.o_Q
o_Mem[5] <= dffg:G_Mem_Reg:5:BDFFG.o_Q
o_Mem[6] <= dffg:G_Mem_Reg:6:BDFFG.o_Q
o_Mem[7] <= dffg:G_Mem_Reg:7:BDFFG.o_Q
o_Mem[8] <= dffg:G_Mem_Reg:8:BDFFG.o_Q
o_Mem[9] <= dffg:G_Mem_Reg:9:BDFFG.o_Q
o_Mem[10] <= dffg:G_Mem_Reg:10:BDFFG.o_Q
o_Mem[11] <= dffg:G_Mem_Reg:11:BDFFG.o_Q
o_Mem[12] <= dffg:G_Mem_Reg:12:BDFFG.o_Q
o_Mem[13] <= dffg:G_Mem_Reg:13:BDFFG.o_Q
o_Mem[14] <= dffg:G_Mem_Reg:14:BDFFG.o_Q
o_Mem[15] <= dffg:G_Mem_Reg:15:BDFFG.o_Q
o_Mem[16] <= dffg:G_Mem_Reg:16:BDFFG.o_Q
o_Mem[17] <= dffg:G_Mem_Reg:17:BDFFG.o_Q
o_Mem[18] <= dffg:G_Mem_Reg:18:BDFFG.o_Q
o_Mem[19] <= dffg:G_Mem_Reg:19:BDFFG.o_Q
o_Mem[20] <= dffg:G_Mem_Reg:20:BDFFG.o_Q
o_Mem[21] <= dffg:G_Mem_Reg:21:BDFFG.o_Q
o_Mem[22] <= dffg:G_Mem_Reg:22:BDFFG.o_Q
o_Mem[23] <= dffg:G_Mem_Reg:23:BDFFG.o_Q
o_Mem[24] <= dffg:G_Mem_Reg:24:BDFFG.o_Q
o_Mem[25] <= dffg:G_Mem_Reg:25:BDFFG.o_Q
o_Mem[26] <= dffg:G_Mem_Reg:26:BDFFG.o_Q
o_Mem[27] <= dffg:G_Mem_Reg:27:BDFFG.o_Q
o_Mem[28] <= dffg:G_Mem_Reg:28:BDFFG.o_Q
o_Mem[29] <= dffg:G_Mem_Reg:29:BDFFG.o_Q
o_Mem[30] <= dffg:G_Mem_Reg:30:BDFFG.o_Q
o_Mem[31] <= dffg:G_Mem_Reg:31:BDFFG.o_Q
o_WrAddr[0] <= dffg:G_WrAddr_Reg:0:WrAddrI.o_Q
o_WrAddr[1] <= dffg:G_WrAddr_Reg:1:WrAddrI.o_Q
o_WrAddr[2] <= dffg:G_WrAddr_Reg:2:WrAddrI.o_Q
o_WrAddr[3] <= dffg:G_WrAddr_Reg:3:WrAddrI.o_Q
o_WrAddr[4] <= dffg:G_WrAddr_Reg:4:WrAddrI.o_Q
o_MemtoReg <= dffg:instMemtoReg.o_Q
o_Halt <= dffg:instHaltReg.o_Q
o_RegWr <= dffg:instRegWrReg.o_Q
o_Jal <= dffg:instJalReg.o_Q
o_PC4[0] <= dffg:G_PC4_reg:0:WrAddrI.o_Q
o_PC4[1] <= dffg:G_PC4_reg:1:WrAddrI.o_Q
o_PC4[2] <= dffg:G_PC4_reg:2:WrAddrI.o_Q
o_PC4[3] <= dffg:G_PC4_reg:3:WrAddrI.o_Q
o_PC4[4] <= dffg:G_PC4_reg:4:WrAddrI.o_Q
o_PC4[5] <= dffg:G_PC4_reg:5:WrAddrI.o_Q
o_PC4[6] <= dffg:G_PC4_reg:6:WrAddrI.o_Q
o_PC4[7] <= dffg:G_PC4_reg:7:WrAddrI.o_Q
o_PC4[8] <= dffg:G_PC4_reg:8:WrAddrI.o_Q
o_PC4[9] <= dffg:G_PC4_reg:9:WrAddrI.o_Q
o_PC4[10] <= dffg:G_PC4_reg:10:WrAddrI.o_Q
o_PC4[11] <= dffg:G_PC4_reg:11:WrAddrI.o_Q
o_PC4[12] <= dffg:G_PC4_reg:12:WrAddrI.o_Q
o_PC4[13] <= dffg:G_PC4_reg:13:WrAddrI.o_Q
o_PC4[14] <= dffg:G_PC4_reg:14:WrAddrI.o_Q
o_PC4[15] <= dffg:G_PC4_reg:15:WrAddrI.o_Q
o_PC4[16] <= dffg:G_PC4_reg:16:WrAddrI.o_Q
o_PC4[17] <= dffg:G_PC4_reg:17:WrAddrI.o_Q
o_PC4[18] <= dffg:G_PC4_reg:18:WrAddrI.o_Q
o_PC4[19] <= dffg:G_PC4_reg:19:WrAddrI.o_Q
o_PC4[20] <= dffg:G_PC4_reg:20:WrAddrI.o_Q
o_PC4[21] <= dffg:G_PC4_reg:21:WrAddrI.o_Q
o_PC4[22] <= dffg:G_PC4_reg:22:WrAddrI.o_Q
o_PC4[23] <= dffg:G_PC4_reg:23:WrAddrI.o_Q
o_PC4[24] <= dffg:G_PC4_reg:24:WrAddrI.o_Q
o_PC4[25] <= dffg:G_PC4_reg:25:WrAddrI.o_Q
o_PC4[26] <= dffg:G_PC4_reg:26:WrAddrI.o_Q
o_PC4[27] <= dffg:G_PC4_reg:27:WrAddrI.o_Q
o_PC4[28] <= dffg:G_PC4_reg:28:WrAddrI.o_Q
o_PC4[29] <= dffg:G_PC4_reg:29:WrAddrI.o_Q
o_PC4[30] <= dffg:G_PC4_reg:30:WrAddrI.o_Q
o_PC4[31] <= dffg:G_PC4_reg:31:WrAddrI.o_Q


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:0:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:1:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:2:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:3:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:4:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:5:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:6:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:7:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:8:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:9:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:10:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:11:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:12:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:13:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:14:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:15:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:16:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:17:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:18:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:19:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:20:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:21:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:22:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:23:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:24:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:25:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:26:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:27:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:28:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:29:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:30:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_ALU_Reg:31:ALUDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:0:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:1:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:2:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:3:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:4:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:5:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:6:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:7:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:8:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:9:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:10:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:11:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:12:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:13:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:14:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:15:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:16:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:17:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:18:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:19:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:20:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:21:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:22:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:23:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:24:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:25:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:26:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:27:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:28:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:29:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:30:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_Mem_Reg:31:BDFFG
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_WrAddr_Reg:0:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_WrAddr_Reg:1:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_WrAddr_Reg:2:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_WrAddr_Reg:3:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_WrAddr_Reg:4:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:instMemtoReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:instHaltReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:instRegWrReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:instJalReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:0:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:1:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:2:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:3:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:4:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:5:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:6:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:7:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:8:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:9:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:10:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:11:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:12:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:13:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:14:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:15:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:16:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:17:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:18:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:19:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:20:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:21:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:22:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:23:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:24:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:25:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:26:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:27:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:28:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:29:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:30:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEM_WB:instMEMWB|dffg:\G_PC4_reg:31:WrAddrI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ForwardUnit:instForwardingUnit
i_EX_rs[0] => Equal0.IN4
i_EX_rs[0] => Equal3.IN4
i_EX_rs[1] => Equal0.IN3
i_EX_rs[1] => Equal3.IN3
i_EX_rs[2] => Equal0.IN2
i_EX_rs[2] => Equal3.IN2
i_EX_rs[3] => Equal0.IN1
i_EX_rs[3] => Equal3.IN1
i_EX_rs[4] => Equal0.IN0
i_EX_rs[4] => Equal3.IN0
i_EX_rt[0] => Equal2.IN4
i_EX_rt[0] => Equal5.IN4
i_EX_rt[1] => Equal2.IN3
i_EX_rt[1] => Equal5.IN3
i_EX_rt[2] => Equal2.IN2
i_EX_rt[2] => Equal5.IN2
i_EX_rt[3] => Equal2.IN1
i_EX_rt[3] => Equal5.IN1
i_EX_rt[4] => Equal2.IN0
i_EX_rt[4] => Equal5.IN0
i_MEM_rd[0] => Equal3.IN9
i_MEM_rd[0] => Equal5.IN9
i_MEM_rd[0] => Equal4.IN4
i_MEM_rd[1] => Equal3.IN8
i_MEM_rd[1] => Equal5.IN8
i_MEM_rd[1] => Equal4.IN3
i_MEM_rd[2] => Equal3.IN7
i_MEM_rd[2] => Equal5.IN7
i_MEM_rd[2] => Equal4.IN2
i_MEM_rd[3] => Equal3.IN6
i_MEM_rd[3] => Equal5.IN6
i_MEM_rd[3] => Equal4.IN1
i_MEM_rd[4] => Equal3.IN5
i_MEM_rd[4] => Equal5.IN5
i_MEM_rd[4] => Equal4.IN0
i_WB_rd[0] => Equal0.IN9
i_WB_rd[0] => Equal2.IN9
i_WB_rd[0] => Equal1.IN4
i_WB_rd[1] => Equal0.IN8
i_WB_rd[1] => Equal2.IN8
i_WB_rd[1] => Equal1.IN3
i_WB_rd[2] => Equal0.IN7
i_WB_rd[2] => Equal2.IN7
i_WB_rd[2] => Equal1.IN2
i_WB_rd[3] => Equal0.IN6
i_WB_rd[3] => Equal2.IN6
i_WB_rd[3] => Equal1.IN1
i_WB_rd[4] => Equal0.IN5
i_WB_rd[4] => Equal2.IN5
i_WB_rd[4] => Equal1.IN0
i_MEM_wb => process_0.IN1
i_MEM_wb => process_0.IN1
i_WB_wb => process_0.IN1
i_WB_wb => process_0.IN1
o_Forward_A[0] <= o_Forward_A.DB_MAX_OUTPUT_PORT_TYPE
o_Forward_A[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
o_Forward_B[0] <= o_Forward_B.DB_MAX_OUTPUT_PORT_TYPE
o_Forward_B[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux
i_s[0] => mux4t1:g_nbit_mux:0:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:1:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:2:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:3:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:4:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:5:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:6:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:7:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:8:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:9:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:10:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:11:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:12:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:13:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:14:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:15:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:16:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:17:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:18:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:19:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:20:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:21:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:22:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:23:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:24:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:25:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:26:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:27:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:28:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:29:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:30:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:31:muxi.i_s[0]
i_s[1] => mux4t1:g_nbit_mux:0:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:1:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:2:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:3:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:4:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:5:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:6:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:7:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:8:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:9:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:10:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:11:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:12:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:13:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:14:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:15:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:16:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:17:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:18:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:19:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:20:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:21:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:22:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:23:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:24:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:25:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:26:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:27:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:28:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:29:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:30:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:31:muxi.i_s[1]
i_d0[0] => mux4t1:g_nbit_mux:0:muxi.i_d0
i_d0[1] => mux4t1:g_nbit_mux:1:muxi.i_d0
i_d0[2] => mux4t1:g_nbit_mux:2:muxi.i_d0
i_d0[3] => mux4t1:g_nbit_mux:3:muxi.i_d0
i_d0[4] => mux4t1:g_nbit_mux:4:muxi.i_d0
i_d0[5] => mux4t1:g_nbit_mux:5:muxi.i_d0
i_d0[6] => mux4t1:g_nbit_mux:6:muxi.i_d0
i_d0[7] => mux4t1:g_nbit_mux:7:muxi.i_d0
i_d0[8] => mux4t1:g_nbit_mux:8:muxi.i_d0
i_d0[9] => mux4t1:g_nbit_mux:9:muxi.i_d0
i_d0[10] => mux4t1:g_nbit_mux:10:muxi.i_d0
i_d0[11] => mux4t1:g_nbit_mux:11:muxi.i_d0
i_d0[12] => mux4t1:g_nbit_mux:12:muxi.i_d0
i_d0[13] => mux4t1:g_nbit_mux:13:muxi.i_d0
i_d0[14] => mux4t1:g_nbit_mux:14:muxi.i_d0
i_d0[15] => mux4t1:g_nbit_mux:15:muxi.i_d0
i_d0[16] => mux4t1:g_nbit_mux:16:muxi.i_d0
i_d0[17] => mux4t1:g_nbit_mux:17:muxi.i_d0
i_d0[18] => mux4t1:g_nbit_mux:18:muxi.i_d0
i_d0[19] => mux4t1:g_nbit_mux:19:muxi.i_d0
i_d0[20] => mux4t1:g_nbit_mux:20:muxi.i_d0
i_d0[21] => mux4t1:g_nbit_mux:21:muxi.i_d0
i_d0[22] => mux4t1:g_nbit_mux:22:muxi.i_d0
i_d0[23] => mux4t1:g_nbit_mux:23:muxi.i_d0
i_d0[24] => mux4t1:g_nbit_mux:24:muxi.i_d0
i_d0[25] => mux4t1:g_nbit_mux:25:muxi.i_d0
i_d0[26] => mux4t1:g_nbit_mux:26:muxi.i_d0
i_d0[27] => mux4t1:g_nbit_mux:27:muxi.i_d0
i_d0[28] => mux4t1:g_nbit_mux:28:muxi.i_d0
i_d0[29] => mux4t1:g_nbit_mux:29:muxi.i_d0
i_d0[30] => mux4t1:g_nbit_mux:30:muxi.i_d0
i_d0[31] => mux4t1:g_nbit_mux:31:muxi.i_d0
i_d1[0] => mux4t1:g_nbit_mux:0:muxi.i_d1
i_d1[1] => mux4t1:g_nbit_mux:1:muxi.i_d1
i_d1[2] => mux4t1:g_nbit_mux:2:muxi.i_d1
i_d1[3] => mux4t1:g_nbit_mux:3:muxi.i_d1
i_d1[4] => mux4t1:g_nbit_mux:4:muxi.i_d1
i_d1[5] => mux4t1:g_nbit_mux:5:muxi.i_d1
i_d1[6] => mux4t1:g_nbit_mux:6:muxi.i_d1
i_d1[7] => mux4t1:g_nbit_mux:7:muxi.i_d1
i_d1[8] => mux4t1:g_nbit_mux:8:muxi.i_d1
i_d1[9] => mux4t1:g_nbit_mux:9:muxi.i_d1
i_d1[10] => mux4t1:g_nbit_mux:10:muxi.i_d1
i_d1[11] => mux4t1:g_nbit_mux:11:muxi.i_d1
i_d1[12] => mux4t1:g_nbit_mux:12:muxi.i_d1
i_d1[13] => mux4t1:g_nbit_mux:13:muxi.i_d1
i_d1[14] => mux4t1:g_nbit_mux:14:muxi.i_d1
i_d1[15] => mux4t1:g_nbit_mux:15:muxi.i_d1
i_d1[16] => mux4t1:g_nbit_mux:16:muxi.i_d1
i_d1[17] => mux4t1:g_nbit_mux:17:muxi.i_d1
i_d1[18] => mux4t1:g_nbit_mux:18:muxi.i_d1
i_d1[19] => mux4t1:g_nbit_mux:19:muxi.i_d1
i_d1[20] => mux4t1:g_nbit_mux:20:muxi.i_d1
i_d1[21] => mux4t1:g_nbit_mux:21:muxi.i_d1
i_d1[22] => mux4t1:g_nbit_mux:22:muxi.i_d1
i_d1[23] => mux4t1:g_nbit_mux:23:muxi.i_d1
i_d1[24] => mux4t1:g_nbit_mux:24:muxi.i_d1
i_d1[25] => mux4t1:g_nbit_mux:25:muxi.i_d1
i_d1[26] => mux4t1:g_nbit_mux:26:muxi.i_d1
i_d1[27] => mux4t1:g_nbit_mux:27:muxi.i_d1
i_d1[28] => mux4t1:g_nbit_mux:28:muxi.i_d1
i_d1[29] => mux4t1:g_nbit_mux:29:muxi.i_d1
i_d1[30] => mux4t1:g_nbit_mux:30:muxi.i_d1
i_d1[31] => mux4t1:g_nbit_mux:31:muxi.i_d1
i_d2[0] => mux4t1:g_nbit_mux:0:muxi.i_d2
i_d2[1] => mux4t1:g_nbit_mux:1:muxi.i_d2
i_d2[2] => mux4t1:g_nbit_mux:2:muxi.i_d2
i_d2[3] => mux4t1:g_nbit_mux:3:muxi.i_d2
i_d2[4] => mux4t1:g_nbit_mux:4:muxi.i_d2
i_d2[5] => mux4t1:g_nbit_mux:5:muxi.i_d2
i_d2[6] => mux4t1:g_nbit_mux:6:muxi.i_d2
i_d2[7] => mux4t1:g_nbit_mux:7:muxi.i_d2
i_d2[8] => mux4t1:g_nbit_mux:8:muxi.i_d2
i_d2[9] => mux4t1:g_nbit_mux:9:muxi.i_d2
i_d2[10] => mux4t1:g_nbit_mux:10:muxi.i_d2
i_d2[11] => mux4t1:g_nbit_mux:11:muxi.i_d2
i_d2[12] => mux4t1:g_nbit_mux:12:muxi.i_d2
i_d2[13] => mux4t1:g_nbit_mux:13:muxi.i_d2
i_d2[14] => mux4t1:g_nbit_mux:14:muxi.i_d2
i_d2[15] => mux4t1:g_nbit_mux:15:muxi.i_d2
i_d2[16] => mux4t1:g_nbit_mux:16:muxi.i_d2
i_d2[17] => mux4t1:g_nbit_mux:17:muxi.i_d2
i_d2[18] => mux4t1:g_nbit_mux:18:muxi.i_d2
i_d2[19] => mux4t1:g_nbit_mux:19:muxi.i_d2
i_d2[20] => mux4t1:g_nbit_mux:20:muxi.i_d2
i_d2[21] => mux4t1:g_nbit_mux:21:muxi.i_d2
i_d2[22] => mux4t1:g_nbit_mux:22:muxi.i_d2
i_d2[23] => mux4t1:g_nbit_mux:23:muxi.i_d2
i_d2[24] => mux4t1:g_nbit_mux:24:muxi.i_d2
i_d2[25] => mux4t1:g_nbit_mux:25:muxi.i_d2
i_d2[26] => mux4t1:g_nbit_mux:26:muxi.i_d2
i_d2[27] => mux4t1:g_nbit_mux:27:muxi.i_d2
i_d2[28] => mux4t1:g_nbit_mux:28:muxi.i_d2
i_d2[29] => mux4t1:g_nbit_mux:29:muxi.i_d2
i_d2[30] => mux4t1:g_nbit_mux:30:muxi.i_d2
i_d2[31] => mux4t1:g_nbit_mux:31:muxi.i_d2
i_d3[0] => mux4t1:g_nbit_mux:0:muxi.i_d3
i_d3[1] => mux4t1:g_nbit_mux:1:muxi.i_d3
i_d3[2] => mux4t1:g_nbit_mux:2:muxi.i_d3
i_d3[3] => mux4t1:g_nbit_mux:3:muxi.i_d3
i_d3[4] => mux4t1:g_nbit_mux:4:muxi.i_d3
i_d3[5] => mux4t1:g_nbit_mux:5:muxi.i_d3
i_d3[6] => mux4t1:g_nbit_mux:6:muxi.i_d3
i_d3[7] => mux4t1:g_nbit_mux:7:muxi.i_d3
i_d3[8] => mux4t1:g_nbit_mux:8:muxi.i_d3
i_d3[9] => mux4t1:g_nbit_mux:9:muxi.i_d3
i_d3[10] => mux4t1:g_nbit_mux:10:muxi.i_d3
i_d3[11] => mux4t1:g_nbit_mux:11:muxi.i_d3
i_d3[12] => mux4t1:g_nbit_mux:12:muxi.i_d3
i_d3[13] => mux4t1:g_nbit_mux:13:muxi.i_d3
i_d3[14] => mux4t1:g_nbit_mux:14:muxi.i_d3
i_d3[15] => mux4t1:g_nbit_mux:15:muxi.i_d3
i_d3[16] => mux4t1:g_nbit_mux:16:muxi.i_d3
i_d3[17] => mux4t1:g_nbit_mux:17:muxi.i_d3
i_d3[18] => mux4t1:g_nbit_mux:18:muxi.i_d3
i_d3[19] => mux4t1:g_nbit_mux:19:muxi.i_d3
i_d3[20] => mux4t1:g_nbit_mux:20:muxi.i_d3
i_d3[21] => mux4t1:g_nbit_mux:21:muxi.i_d3
i_d3[22] => mux4t1:g_nbit_mux:22:muxi.i_d3
i_d3[23] => mux4t1:g_nbit_mux:23:muxi.i_d3
i_d3[24] => mux4t1:g_nbit_mux:24:muxi.i_d3
i_d3[25] => mux4t1:g_nbit_mux:25:muxi.i_d3
i_d3[26] => mux4t1:g_nbit_mux:26:muxi.i_d3
i_d3[27] => mux4t1:g_nbit_mux:27:muxi.i_d3
i_d3[28] => mux4t1:g_nbit_mux:28:muxi.i_d3
i_d3[29] => mux4t1:g_nbit_mux:29:muxi.i_d3
i_d3[30] => mux4t1:g_nbit_mux:30:muxi.i_d3
i_d3[31] => mux4t1:g_nbit_mux:31:muxi.i_d3
o_o[0] <= mux4t1:g_nbit_mux:0:muxi.o_o
o_o[1] <= mux4t1:g_nbit_mux:1:muxi.o_o
o_o[2] <= mux4t1:g_nbit_mux:2:muxi.o_o
o_o[3] <= mux4t1:g_nbit_mux:3:muxi.o_o
o_o[4] <= mux4t1:g_nbit_mux:4:muxi.o_o
o_o[5] <= mux4t1:g_nbit_mux:5:muxi.o_o
o_o[6] <= mux4t1:g_nbit_mux:6:muxi.o_o
o_o[7] <= mux4t1:g_nbit_mux:7:muxi.o_o
o_o[8] <= mux4t1:g_nbit_mux:8:muxi.o_o
o_o[9] <= mux4t1:g_nbit_mux:9:muxi.o_o
o_o[10] <= mux4t1:g_nbit_mux:10:muxi.o_o
o_o[11] <= mux4t1:g_nbit_mux:11:muxi.o_o
o_o[12] <= mux4t1:g_nbit_mux:12:muxi.o_o
o_o[13] <= mux4t1:g_nbit_mux:13:muxi.o_o
o_o[14] <= mux4t1:g_nbit_mux:14:muxi.o_o
o_o[15] <= mux4t1:g_nbit_mux:15:muxi.o_o
o_o[16] <= mux4t1:g_nbit_mux:16:muxi.o_o
o_o[17] <= mux4t1:g_nbit_mux:17:muxi.o_o
o_o[18] <= mux4t1:g_nbit_mux:18:muxi.o_o
o_o[19] <= mux4t1:g_nbit_mux:19:muxi.o_o
o_o[20] <= mux4t1:g_nbit_mux:20:muxi.o_o
o_o[21] <= mux4t1:g_nbit_mux:21:muxi.o_o
o_o[22] <= mux4t1:g_nbit_mux:22:muxi.o_o
o_o[23] <= mux4t1:g_nbit_mux:23:muxi.o_o
o_o[24] <= mux4t1:g_nbit_mux:24:muxi.o_o
o_o[25] <= mux4t1:g_nbit_mux:25:muxi.o_o
o_o[26] <= mux4t1:g_nbit_mux:26:muxi.o_o
o_o[27] <= mux4t1:g_nbit_mux:27:muxi.o_o
o_o[28] <= mux4t1:g_nbit_mux:28:muxi.o_o
o_o[29] <= mux4t1:g_nbit_mux:29:muxi.o_o
o_o[30] <= mux4t1:g_nbit_mux:30:muxi.o_o
o_o[31] <= mux4t1:g_nbit_mux:31:muxi.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:0:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:0:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:0:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:0:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:1:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:1:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:1:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:1:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:2:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:2:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:2:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:2:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:3:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:3:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:3:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:3:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:4:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:4:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:4:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:4:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:5:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:5:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:5:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:5:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:6:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:6:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:6:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:6:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:7:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:7:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:7:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:7:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:8:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:8:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:8:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:8:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:9:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:9:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:9:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:9:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:10:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:10:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:10:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:10:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:11:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:11:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:11:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:11:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:12:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:12:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:12:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:12:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:13:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:13:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:13:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:13:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:14:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:14:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:14:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:14:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:15:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:15:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:15:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:15:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:16:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:16:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:16:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:16:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:17:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:17:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:17:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:17:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:18:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:18:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:18:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:18:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:19:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:19:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:19:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:19:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:20:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:20:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:20:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:20:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:21:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:21:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:21:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:21:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:22:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:22:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:22:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:22:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:23:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:23:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:23:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:23:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:24:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:24:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:24:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:24:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:25:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:25:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:25:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:25:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:26:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:26:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:26:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:26:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:27:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:27:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:27:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:27:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:28:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:28:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:28:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:28:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:29:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:29:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:29:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:29:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:30:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:30:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:30:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:30:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:31:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:31:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:31:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardAMux|mux4t1:\g_nbit_mux:31:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux
i_s[0] => mux4t1:g_nbit_mux:0:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:1:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:2:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:3:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:4:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:5:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:6:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:7:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:8:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:9:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:10:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:11:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:12:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:13:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:14:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:15:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:16:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:17:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:18:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:19:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:20:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:21:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:22:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:23:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:24:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:25:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:26:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:27:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:28:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:29:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:30:muxi.i_s[0]
i_s[0] => mux4t1:g_nbit_mux:31:muxi.i_s[0]
i_s[1] => mux4t1:g_nbit_mux:0:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:1:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:2:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:3:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:4:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:5:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:6:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:7:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:8:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:9:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:10:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:11:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:12:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:13:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:14:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:15:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:16:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:17:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:18:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:19:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:20:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:21:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:22:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:23:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:24:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:25:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:26:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:27:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:28:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:29:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:30:muxi.i_s[1]
i_s[1] => mux4t1:g_nbit_mux:31:muxi.i_s[1]
i_d0[0] => mux4t1:g_nbit_mux:0:muxi.i_d0
i_d0[1] => mux4t1:g_nbit_mux:1:muxi.i_d0
i_d0[2] => mux4t1:g_nbit_mux:2:muxi.i_d0
i_d0[3] => mux4t1:g_nbit_mux:3:muxi.i_d0
i_d0[4] => mux4t1:g_nbit_mux:4:muxi.i_d0
i_d0[5] => mux4t1:g_nbit_mux:5:muxi.i_d0
i_d0[6] => mux4t1:g_nbit_mux:6:muxi.i_d0
i_d0[7] => mux4t1:g_nbit_mux:7:muxi.i_d0
i_d0[8] => mux4t1:g_nbit_mux:8:muxi.i_d0
i_d0[9] => mux4t1:g_nbit_mux:9:muxi.i_d0
i_d0[10] => mux4t1:g_nbit_mux:10:muxi.i_d0
i_d0[11] => mux4t1:g_nbit_mux:11:muxi.i_d0
i_d0[12] => mux4t1:g_nbit_mux:12:muxi.i_d0
i_d0[13] => mux4t1:g_nbit_mux:13:muxi.i_d0
i_d0[14] => mux4t1:g_nbit_mux:14:muxi.i_d0
i_d0[15] => mux4t1:g_nbit_mux:15:muxi.i_d0
i_d0[16] => mux4t1:g_nbit_mux:16:muxi.i_d0
i_d0[17] => mux4t1:g_nbit_mux:17:muxi.i_d0
i_d0[18] => mux4t1:g_nbit_mux:18:muxi.i_d0
i_d0[19] => mux4t1:g_nbit_mux:19:muxi.i_d0
i_d0[20] => mux4t1:g_nbit_mux:20:muxi.i_d0
i_d0[21] => mux4t1:g_nbit_mux:21:muxi.i_d0
i_d0[22] => mux4t1:g_nbit_mux:22:muxi.i_d0
i_d0[23] => mux4t1:g_nbit_mux:23:muxi.i_d0
i_d0[24] => mux4t1:g_nbit_mux:24:muxi.i_d0
i_d0[25] => mux4t1:g_nbit_mux:25:muxi.i_d0
i_d0[26] => mux4t1:g_nbit_mux:26:muxi.i_d0
i_d0[27] => mux4t1:g_nbit_mux:27:muxi.i_d0
i_d0[28] => mux4t1:g_nbit_mux:28:muxi.i_d0
i_d0[29] => mux4t1:g_nbit_mux:29:muxi.i_d0
i_d0[30] => mux4t1:g_nbit_mux:30:muxi.i_d0
i_d0[31] => mux4t1:g_nbit_mux:31:muxi.i_d0
i_d1[0] => mux4t1:g_nbit_mux:0:muxi.i_d1
i_d1[1] => mux4t1:g_nbit_mux:1:muxi.i_d1
i_d1[2] => mux4t1:g_nbit_mux:2:muxi.i_d1
i_d1[3] => mux4t1:g_nbit_mux:3:muxi.i_d1
i_d1[4] => mux4t1:g_nbit_mux:4:muxi.i_d1
i_d1[5] => mux4t1:g_nbit_mux:5:muxi.i_d1
i_d1[6] => mux4t1:g_nbit_mux:6:muxi.i_d1
i_d1[7] => mux4t1:g_nbit_mux:7:muxi.i_d1
i_d1[8] => mux4t1:g_nbit_mux:8:muxi.i_d1
i_d1[9] => mux4t1:g_nbit_mux:9:muxi.i_d1
i_d1[10] => mux4t1:g_nbit_mux:10:muxi.i_d1
i_d1[11] => mux4t1:g_nbit_mux:11:muxi.i_d1
i_d1[12] => mux4t1:g_nbit_mux:12:muxi.i_d1
i_d1[13] => mux4t1:g_nbit_mux:13:muxi.i_d1
i_d1[14] => mux4t1:g_nbit_mux:14:muxi.i_d1
i_d1[15] => mux4t1:g_nbit_mux:15:muxi.i_d1
i_d1[16] => mux4t1:g_nbit_mux:16:muxi.i_d1
i_d1[17] => mux4t1:g_nbit_mux:17:muxi.i_d1
i_d1[18] => mux4t1:g_nbit_mux:18:muxi.i_d1
i_d1[19] => mux4t1:g_nbit_mux:19:muxi.i_d1
i_d1[20] => mux4t1:g_nbit_mux:20:muxi.i_d1
i_d1[21] => mux4t1:g_nbit_mux:21:muxi.i_d1
i_d1[22] => mux4t1:g_nbit_mux:22:muxi.i_d1
i_d1[23] => mux4t1:g_nbit_mux:23:muxi.i_d1
i_d1[24] => mux4t1:g_nbit_mux:24:muxi.i_d1
i_d1[25] => mux4t1:g_nbit_mux:25:muxi.i_d1
i_d1[26] => mux4t1:g_nbit_mux:26:muxi.i_d1
i_d1[27] => mux4t1:g_nbit_mux:27:muxi.i_d1
i_d1[28] => mux4t1:g_nbit_mux:28:muxi.i_d1
i_d1[29] => mux4t1:g_nbit_mux:29:muxi.i_d1
i_d1[30] => mux4t1:g_nbit_mux:30:muxi.i_d1
i_d1[31] => mux4t1:g_nbit_mux:31:muxi.i_d1
i_d2[0] => mux4t1:g_nbit_mux:0:muxi.i_d2
i_d2[1] => mux4t1:g_nbit_mux:1:muxi.i_d2
i_d2[2] => mux4t1:g_nbit_mux:2:muxi.i_d2
i_d2[3] => mux4t1:g_nbit_mux:3:muxi.i_d2
i_d2[4] => mux4t1:g_nbit_mux:4:muxi.i_d2
i_d2[5] => mux4t1:g_nbit_mux:5:muxi.i_d2
i_d2[6] => mux4t1:g_nbit_mux:6:muxi.i_d2
i_d2[7] => mux4t1:g_nbit_mux:7:muxi.i_d2
i_d2[8] => mux4t1:g_nbit_mux:8:muxi.i_d2
i_d2[9] => mux4t1:g_nbit_mux:9:muxi.i_d2
i_d2[10] => mux4t1:g_nbit_mux:10:muxi.i_d2
i_d2[11] => mux4t1:g_nbit_mux:11:muxi.i_d2
i_d2[12] => mux4t1:g_nbit_mux:12:muxi.i_d2
i_d2[13] => mux4t1:g_nbit_mux:13:muxi.i_d2
i_d2[14] => mux4t1:g_nbit_mux:14:muxi.i_d2
i_d2[15] => mux4t1:g_nbit_mux:15:muxi.i_d2
i_d2[16] => mux4t1:g_nbit_mux:16:muxi.i_d2
i_d2[17] => mux4t1:g_nbit_mux:17:muxi.i_d2
i_d2[18] => mux4t1:g_nbit_mux:18:muxi.i_d2
i_d2[19] => mux4t1:g_nbit_mux:19:muxi.i_d2
i_d2[20] => mux4t1:g_nbit_mux:20:muxi.i_d2
i_d2[21] => mux4t1:g_nbit_mux:21:muxi.i_d2
i_d2[22] => mux4t1:g_nbit_mux:22:muxi.i_d2
i_d2[23] => mux4t1:g_nbit_mux:23:muxi.i_d2
i_d2[24] => mux4t1:g_nbit_mux:24:muxi.i_d2
i_d2[25] => mux4t1:g_nbit_mux:25:muxi.i_d2
i_d2[26] => mux4t1:g_nbit_mux:26:muxi.i_d2
i_d2[27] => mux4t1:g_nbit_mux:27:muxi.i_d2
i_d2[28] => mux4t1:g_nbit_mux:28:muxi.i_d2
i_d2[29] => mux4t1:g_nbit_mux:29:muxi.i_d2
i_d2[30] => mux4t1:g_nbit_mux:30:muxi.i_d2
i_d2[31] => mux4t1:g_nbit_mux:31:muxi.i_d2
i_d3[0] => mux4t1:g_nbit_mux:0:muxi.i_d3
i_d3[1] => mux4t1:g_nbit_mux:1:muxi.i_d3
i_d3[2] => mux4t1:g_nbit_mux:2:muxi.i_d3
i_d3[3] => mux4t1:g_nbit_mux:3:muxi.i_d3
i_d3[4] => mux4t1:g_nbit_mux:4:muxi.i_d3
i_d3[5] => mux4t1:g_nbit_mux:5:muxi.i_d3
i_d3[6] => mux4t1:g_nbit_mux:6:muxi.i_d3
i_d3[7] => mux4t1:g_nbit_mux:7:muxi.i_d3
i_d3[8] => mux4t1:g_nbit_mux:8:muxi.i_d3
i_d3[9] => mux4t1:g_nbit_mux:9:muxi.i_d3
i_d3[10] => mux4t1:g_nbit_mux:10:muxi.i_d3
i_d3[11] => mux4t1:g_nbit_mux:11:muxi.i_d3
i_d3[12] => mux4t1:g_nbit_mux:12:muxi.i_d3
i_d3[13] => mux4t1:g_nbit_mux:13:muxi.i_d3
i_d3[14] => mux4t1:g_nbit_mux:14:muxi.i_d3
i_d3[15] => mux4t1:g_nbit_mux:15:muxi.i_d3
i_d3[16] => mux4t1:g_nbit_mux:16:muxi.i_d3
i_d3[17] => mux4t1:g_nbit_mux:17:muxi.i_d3
i_d3[18] => mux4t1:g_nbit_mux:18:muxi.i_d3
i_d3[19] => mux4t1:g_nbit_mux:19:muxi.i_d3
i_d3[20] => mux4t1:g_nbit_mux:20:muxi.i_d3
i_d3[21] => mux4t1:g_nbit_mux:21:muxi.i_d3
i_d3[22] => mux4t1:g_nbit_mux:22:muxi.i_d3
i_d3[23] => mux4t1:g_nbit_mux:23:muxi.i_d3
i_d3[24] => mux4t1:g_nbit_mux:24:muxi.i_d3
i_d3[25] => mux4t1:g_nbit_mux:25:muxi.i_d3
i_d3[26] => mux4t1:g_nbit_mux:26:muxi.i_d3
i_d3[27] => mux4t1:g_nbit_mux:27:muxi.i_d3
i_d3[28] => mux4t1:g_nbit_mux:28:muxi.i_d3
i_d3[29] => mux4t1:g_nbit_mux:29:muxi.i_d3
i_d3[30] => mux4t1:g_nbit_mux:30:muxi.i_d3
i_d3[31] => mux4t1:g_nbit_mux:31:muxi.i_d3
o_o[0] <= mux4t1:g_nbit_mux:0:muxi.o_o
o_o[1] <= mux4t1:g_nbit_mux:1:muxi.o_o
o_o[2] <= mux4t1:g_nbit_mux:2:muxi.o_o
o_o[3] <= mux4t1:g_nbit_mux:3:muxi.o_o
o_o[4] <= mux4t1:g_nbit_mux:4:muxi.o_o
o_o[5] <= mux4t1:g_nbit_mux:5:muxi.o_o
o_o[6] <= mux4t1:g_nbit_mux:6:muxi.o_o
o_o[7] <= mux4t1:g_nbit_mux:7:muxi.o_o
o_o[8] <= mux4t1:g_nbit_mux:8:muxi.o_o
o_o[9] <= mux4t1:g_nbit_mux:9:muxi.o_o
o_o[10] <= mux4t1:g_nbit_mux:10:muxi.o_o
o_o[11] <= mux4t1:g_nbit_mux:11:muxi.o_o
o_o[12] <= mux4t1:g_nbit_mux:12:muxi.o_o
o_o[13] <= mux4t1:g_nbit_mux:13:muxi.o_o
o_o[14] <= mux4t1:g_nbit_mux:14:muxi.o_o
o_o[15] <= mux4t1:g_nbit_mux:15:muxi.o_o
o_o[16] <= mux4t1:g_nbit_mux:16:muxi.o_o
o_o[17] <= mux4t1:g_nbit_mux:17:muxi.o_o
o_o[18] <= mux4t1:g_nbit_mux:18:muxi.o_o
o_o[19] <= mux4t1:g_nbit_mux:19:muxi.o_o
o_o[20] <= mux4t1:g_nbit_mux:20:muxi.o_o
o_o[21] <= mux4t1:g_nbit_mux:21:muxi.o_o
o_o[22] <= mux4t1:g_nbit_mux:22:muxi.o_o
o_o[23] <= mux4t1:g_nbit_mux:23:muxi.o_o
o_o[24] <= mux4t1:g_nbit_mux:24:muxi.o_o
o_o[25] <= mux4t1:g_nbit_mux:25:muxi.o_o
o_o[26] <= mux4t1:g_nbit_mux:26:muxi.o_o
o_o[27] <= mux4t1:g_nbit_mux:27:muxi.o_o
o_o[28] <= mux4t1:g_nbit_mux:28:muxi.o_o
o_o[29] <= mux4t1:g_nbit_mux:29:muxi.o_o
o_o[30] <= mux4t1:g_nbit_mux:30:muxi.o_o
o_o[31] <= mux4t1:g_nbit_mux:31:muxi.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:0:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:0:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:0:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:0:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:1:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:1:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:1:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:1:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:2:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:2:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:2:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:2:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:3:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:3:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:3:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:3:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:4:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:4:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:4:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:4:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:5:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:5:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:5:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:5:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:6:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:6:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:6:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:6:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:7:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:7:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:7:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:7:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:8:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:8:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:8:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:8:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:9:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:9:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:9:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:9:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:10:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:10:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:10:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:10:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:11:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:11:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:11:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:11:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:12:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:12:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:12:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:12:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:13:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:13:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:13:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:13:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:14:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:14:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:14:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:14:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:15:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:15:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:15:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:15:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:16:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:16:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:16:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:16:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:17:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:17:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:17:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:17:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:18:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:18:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:18:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:18:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:19:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:19:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:19:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:19:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:20:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:20:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:20:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:20:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:21:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:21:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:21:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:21:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:22:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:22:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:22:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:22:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:23:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:23:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:23:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:23:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:24:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:24:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:24:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:24:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:25:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:25:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:25:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:25:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:26:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:26:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:26:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:26:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:27:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:27:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:27:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:27:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:28:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:28:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:28:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:28:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:29:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:29:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:29:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:29:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:30:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:30:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:30:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:30:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:31:muxi
i_s[0] => mux2t1:muxi.i_s
i_s[0] => mux2t1:muxii.i_s
i_s[1] => mux2t1:muxiii.i_s
i_d0 => mux2t1:muxi.i_d0
i_d1 => mux2t1:muxi.i_d1
i_d2 => mux2t1:muxii.i_d0
i_d3 => mux2t1:muxii.i_d1
o_o <= mux2t1:muxiii.o_o


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:31:muxi|mux2t1:muxi
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:31:muxi|mux2t1:muxii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4t1_n:instForwardBMux|mux4t1:\g_nbit_mux:31:muxi|mux2t1:muxiii
i_s => o_o.OUTPUTSELECT
i_d0 => o_o.DATAB
i_d1 => o_o.DATAA
o_o <= o_o.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|HazardUnit:instHazardUnit
i_jump_ID => process_0.IN0
i_branch_ID => process_0.IN1
i_rAddrA[0] => Equal0.IN4
i_rAddrA[0] => Equal2.IN4
i_rAddrA[0] => Equal1.IN4
i_rAddrA[1] => Equal0.IN3
i_rAddrA[1] => Equal2.IN3
i_rAddrA[1] => Equal1.IN3
i_rAddrA[2] => Equal0.IN2
i_rAddrA[2] => Equal2.IN2
i_rAddrA[2] => Equal1.IN2
i_rAddrA[3] => Equal0.IN1
i_rAddrA[3] => Equal2.IN1
i_rAddrA[3] => Equal1.IN1
i_rAddrA[4] => Equal0.IN0
i_rAddrA[4] => Equal2.IN0
i_rAddrA[4] => Equal1.IN0
i_rAddrB[0] => Equal3.IN4
i_rAddrB[0] => Equal5.IN4
i_rAddrB[0] => Equal4.IN4
i_rAddrB[1] => Equal3.IN3
i_rAddrB[1] => Equal5.IN3
i_rAddrB[1] => Equal4.IN3
i_rAddrB[2] => Equal3.IN2
i_rAddrB[2] => Equal5.IN2
i_rAddrB[2] => Equal4.IN2
i_rAddrB[3] => Equal3.IN1
i_rAddrB[3] => Equal5.IN1
i_rAddrB[3] => Equal4.IN1
i_rAddrB[4] => Equal3.IN0
i_rAddrB[4] => Equal5.IN0
i_rAddrB[4] => Equal4.IN0
i_wAddr_ID[0] => Equal0.IN9
i_wAddr_ID[0] => Equal3.IN9
i_wAddr_ID[1] => Equal0.IN8
i_wAddr_ID[1] => Equal3.IN8
i_wAddr_ID[2] => Equal0.IN7
i_wAddr_ID[2] => Equal3.IN7
i_wAddr_ID[3] => Equal0.IN6
i_wAddr_ID[3] => Equal3.IN6
i_wAddr_ID[4] => Equal0.IN5
i_wAddr_ID[4] => Equal3.IN5
i_wAddr_EX[0] => Equal2.IN9
i_wAddr_EX[0] => Equal5.IN9
i_wAddr_EX[1] => Equal2.IN8
i_wAddr_EX[1] => Equal5.IN8
i_wAddr_EX[2] => Equal2.IN7
i_wAddr_EX[2] => Equal5.IN7
i_wAddr_EX[3] => Equal2.IN6
i_wAddr_EX[3] => Equal5.IN6
i_wAddr_EX[4] => Equal2.IN5
i_wAddr_EX[4] => Equal5.IN5
i_wE_ID => process_0.IN1
i_wE_ID => process_0.IN1
i_wE_EX => process_0.IN1
i_wE_EX => process_0.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_flush <= o_flush.DB_MAX_OUTPUT_PORT_TYPE


