
---------- Begin Simulation Statistics ----------
final_tick                                 1083850000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151578                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   263323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.56                       # Real time elapsed on the host
host_tick_rate                               79925615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2055493                       # Number of instructions simulated
sim_ops                                       3570845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001084                       # Number of seconds simulated
sim_ticks                                  1083850000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435278                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24136                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461320                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237670                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435278                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197608                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487438                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11268                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12106                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2354879                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1932984                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24218                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342722                       # Number of branches committed
system.cpu.commit.bw_lim_events                592858                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887271                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2055493                       # Number of instructions committed
system.cpu.commit.committedOps                3570845                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2318004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.540483                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723805                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1150069     49.61%     49.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       178224      7.69%     57.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169370      7.31%     64.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227483      9.81%     74.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       592858     25.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2318004                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9460                       # Number of function calls committed.
system.cpu.commit.int_insts                   3516679                       # Number of committed integer instructions.
system.cpu.commit.loads                        488194                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2811995     78.75%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1787      0.05%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          469156     13.14%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157901      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3570845                       # Class of committed instruction
system.cpu.commit.refs                         658164                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2055493                       # Number of Instructions Simulated
system.cpu.committedOps                       3570845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.318237                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.318237                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7753                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33377                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48322                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4362                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021942                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4674368                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   290392                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1134902                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24286                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88244                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571951                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2024                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      190101                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      487438                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240774                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2207295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4606                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2827626                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           598                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179891                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             327468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248938                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043548                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2559766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930792                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1218025     47.58%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73597      2.88%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59207      2.31%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75922      2.97%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1133015     44.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2559766                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118534                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64808                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216188800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216188800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8728000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8727600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4343200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4307200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4514000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77715600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77652000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77644400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77684000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1645196400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28619                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   373356                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.514906                       # Inst execution rate
system.cpu.iew.exec_refs                       763779                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     190090                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683133                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604115                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               630                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200606                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4458042                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573689                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34242                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4104828                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3274                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24286                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15798                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39921                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115919                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30635                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20522                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8097                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5765213                       # num instructions consuming a value
system.cpu.iew.wb_count                       4082913                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566308                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3264885                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.506818                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4089772                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6363558                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3531913                       # number of integer regfile writes
system.cpu.ipc                               0.758589                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.758589                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26079      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3242837     78.35%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1811      0.04%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41828      1.01%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4260      0.10%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6784      0.16%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14799      0.36%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13668      0.33%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7032      0.17%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2005      0.05%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559517     13.52%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179079      4.33%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24467      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13679      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4139073                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88890                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179012                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127506                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4024104                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10677064                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3997169                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5217803                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4456951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4139073                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1091                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18167                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            359                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1318619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2559766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669325                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161136     45.36%     45.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172929      6.76%     52.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299203     11.69%     63.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              338254     13.21%     77.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              588244     22.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2559766                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.527544                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      240874                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11446                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4741                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604115                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200606                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1546933                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2709626                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  831203                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4902534                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46159                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   340439                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  24644                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6389                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12019649                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4599772                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6300057                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1164841                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71525                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24286                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                179583                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1397500                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150732                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7311118                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19414                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205706                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            915                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6183262                       # The number of ROB reads
system.cpu.rob.rob_writes                     9158900                       # The number of ROB writes
system.cpu.timesIdled                            1469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37556                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              411                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          778                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            778                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              162                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1342                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7892                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1344                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1344                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12009                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       940480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       940480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  940480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13353                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13353    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13353                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11211597                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29010503                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17339                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4118                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23331                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1078                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2079                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2079                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17339                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7521                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49451                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56972                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       165824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1420288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10391                       # Total snoops (count)
system.l2bus.snoopTraffic                       86016                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29807                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014057                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117728                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29388     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      419      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29807                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20190399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18637626                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3111999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       237482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237482                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       237482                       # number of overall hits
system.cpu.icache.overall_hits::total          237482                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3291                       # number of overall misses
system.cpu.icache.overall_misses::total          3291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168156400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168156400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168156400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168156400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240773                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240773                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240773                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240773                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51095.837132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51095.837132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51095.837132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51095.837132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132754400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132754400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132754400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132754400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010769                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010769                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010769                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010769                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51197.223293                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51197.223293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51197.223293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51197.223293                       # average overall mshr miss latency
system.cpu.icache.replacements                   2337                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       237482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237482                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168156400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168156400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51095.837132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51095.837132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132754400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132754400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51197.223293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51197.223293                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.460140                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              212470                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2337                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.915704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.460140                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            484139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           484139                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       666093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           666093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       666093                       # number of overall hits
system.cpu.dcache.overall_hits::total          666093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34791                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34791                       # number of overall misses
system.cpu.dcache.overall_misses::total         34791                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1686148399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1686148399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1686148399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1686148399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       700884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       700884                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       700884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       700884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049639                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049639                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48465.074272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48465.074272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48465.074272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48465.074272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27541                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               744                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.017473                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1746                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2776                       # number of writebacks
system.cpu.dcache.writebacks::total              2776                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22220                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16825                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576183999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576183999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576183999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242752700                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    818936699                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45834.380638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45834.380638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45834.380638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57064.574518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48673.800832                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1581330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1581330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48394.234300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48394.234300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474409600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474409600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45216.317194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45216.317194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104818399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104818399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49559.526714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49559.526714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101774399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101774399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48953.534873                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48953.534873                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4254                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4254                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242752700                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242752700                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57064.574518                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57064.574518                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.438013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633146                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.069996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.772342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.665670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221353                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.214844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1418593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1418593                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             776                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4979                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          916                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6671                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            776                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4979                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          916                       # number of overall hits
system.l2cache.overall_hits::total               6671                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1815                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7592                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3338                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12745                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1815                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7592                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3338                       # number of overall misses
system.l2cache.overall_misses::total            12745                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123099600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518988000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232690166                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    874777766                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123099600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518988000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232690166                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    874777766                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2591                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12571                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4254                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19416                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2591                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12571                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4254                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19416                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.700502                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603930                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784673                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656417                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.700502                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603930                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784673                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656417                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67823.471074                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68359.852476                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69709.456561                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68636.937309                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67823.471074                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68359.852476                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69709.456561                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68636.937309                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1342                       # number of writebacks
system.l2cache.writebacks::total                 1342                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           23                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           23                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1815                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7584                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3315                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12714                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1815                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7584                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3315                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          639                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13353                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108579600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458074000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205520189                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    772173789                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108579600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458074000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205520189                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37936585                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    810110374                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.700502                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603293                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779267                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654821                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.700502                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603293                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779267                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687732                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59823.471074                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60400.052743                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61997.040422                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60734.134733                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59823.471074                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60400.052743                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61997.040422                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59368.677621                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60668.791582                       # average overall mshr miss latency
system.l2cache.replacements                      9311                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37936585                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37936585                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59368.677621                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59368.677621                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1347                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1347                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93069600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93069600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647908                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647908                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69093.986637                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69093.986637                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1344                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1344                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82259600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82259600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646465                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646465                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61205.059524                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61205.059524                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          776                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4247                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          916                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5939                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1815                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3338                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11398                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123099600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425918400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232690166                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    781708166                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2591                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4254                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17337                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.700502                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595215                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784673                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67823.471074                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68201.505204                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69709.456561                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68582.923846                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1815                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6240                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3315                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11370                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108579600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375814400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205520189                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689914189                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.700502                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779267                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655823                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59823.471074                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60226.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61997.040422                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60678.468690                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3706.167629                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25226                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9311                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.709269                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.107189                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   282.721810                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2362.343873                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   892.455755                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.539003                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069024                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576744                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217885                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038218                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904826                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1198                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2898                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          149                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1022                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          926                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1886                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.292480                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.707520                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313783                       # Number of tag accesses
system.l2cache.tags.data_accesses              313783                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1083850000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       212160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              854592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1815                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7584                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3315                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13353                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1342                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1342                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107173502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          447825806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    195746644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37732159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788478110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107173502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107173502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79243438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79243438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79243438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107173502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         447825806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    195746644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37732159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867721548                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1095878800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14855165                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                 25781287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                               86125729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2073381                       # Number of instructions simulated
sim_ops                                       3600351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000012                       # Number of seconds simulated
sim_ticks                                    12028800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1126                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9705                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2856                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7807                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4951                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     196                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          465                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     29806                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    13690                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1126                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4719                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4704                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18656                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17888                       # Number of instructions committed
system.cpu.commit.committedOps                  29506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        23255                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.268802                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.576995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        11673     50.20%     50.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3911     16.82%     67.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2122      9.12%     76.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          845      3.63%     79.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4704     20.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        23255                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        968                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                     29309                       # Number of committed integer instructions.
system.cpu.commit.loads                          3870                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.20%      0.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            24079     81.61%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.17%     81.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.06%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.11%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.08%     82.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.14%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.16%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.08%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.06%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            3754     12.72%     95.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            598      2.03%     97.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.39%     97.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          648      2.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             29506                       # Class of committed instruction
system.cpu.commit.refs                           5116                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17888                       # Number of Instructions Simulated
system.cpu.committedOps                         29506                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.681127                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.681127                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  7248                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  59214                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     4694                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     13917                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1128                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1406                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4356                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1433                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       10174                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4274                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         21889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   229                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          40955                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2256                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.338321                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               5376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3052                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.361898                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              28393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.358821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.872582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    10402     36.64%     36.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      272      0.96%     37.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1490      5.25%     42.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1194      4.21%     47.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15035     52.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                28393                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1255                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      421                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2304000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2304000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2304000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2304000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2304400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2304400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       633600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       636000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       634000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       633600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       16514000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1482                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5893                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.328412                       # Inst execution rate
system.cpu.iew.exec_refs                         5786                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1433                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5543                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6166                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                35                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2125                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               48162                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4353                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1766                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 39948                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    20                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1128                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    32                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               54                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2296                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          880                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1053                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            429                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     46636                       # num instructions consuming a value
system.cpu.iew.wb_count                         39719                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575242                       # average fanout of values written-back
system.cpu.iew.wb_producers                     26827                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.320797                       # insts written-back per cycle
system.cpu.iew.wb_sent                          39794                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    49396                       # number of integer regfile reads
system.cpu.int_regfile_writes                   31838                       # number of integer regfile writes
system.cpu.ipc                               0.594839                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.594839                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               429      1.03%      1.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 34563     82.86%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.14%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  37      0.09%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.08%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.08%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   83      0.20%     84.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.18%     84.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.08%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 32      0.08%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4505     10.80%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 997      2.39%     97.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             184      0.44%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            656      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  41714                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1161                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2337                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1128                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1720                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  40124                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             110273                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        38591                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             65100                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      48141                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     41714                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               789                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         28393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.469165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.632273                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               13567     47.78%     47.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2962     10.43%     58.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2536      8.93%     67.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3632     12.79%     79.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5696     20.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           28393                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.387138                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4274                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                26                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6166                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2125                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   18370                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            30072                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    5610                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 34310                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     74                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     5767                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                141590                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  55347                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               64177                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     13987                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1113                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1128                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1557                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29866                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1756                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            72418                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1802                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        66713                       # The number of ROB reads
system.cpu.rob.rob_writes                      101499                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           66                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            132                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            73                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 33                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               34                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                36                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      36    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  36                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy              77600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                90                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             62                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     198                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                36                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                102                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      102    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  102                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                60797                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               37599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        12028800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4230                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4230                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4230                       # number of overall hits
system.cpu.icache.overall_hits::total            4230                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2108400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2108400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2108400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2108400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010295                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010295                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010295                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010295                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47918.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47918.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47918.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47918.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1525200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1525200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1525200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1525200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007253                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        49200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        49200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        49200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        49200                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4230                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4230                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2108400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2108400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010295                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010295                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47918.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47918.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1525200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1525200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        49200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        49200                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.129032                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8579                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5490                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5490                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5490                       # number of overall hits
system.cpu.dcache.overall_hits::total            5490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           55                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           55                       # number of overall misses
system.cpu.dcache.overall_misses::total            55                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2319600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2319600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2319600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2319600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5545                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009919                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009919                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42174.545455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42174.545455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42174.545455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42174.545455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1241600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1241600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1241600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1270396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        38800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        38800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        38800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36297.028571                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2103200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2103200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41239.215686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41239.215686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1028400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1028400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36728.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36728.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       216400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       216400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        54100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        54100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       213200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       213200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        53300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        53300                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.457143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   807.936153                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   216.063847                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.211000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          215                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.209961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11125                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11125                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                36                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               36                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1411600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1052000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2463600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1411600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1052000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2463600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.709677                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.437500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.545455                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.709677                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.437500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.545455                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64163.636364                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 75142.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68433.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64163.636364                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 75142.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68433.333333                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1235600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       940000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2175600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1235600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       940000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2175600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.709677                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.437500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.545455                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.709677                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.437500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.545455                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56163.636364                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 67142.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60433.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56163.636364                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 67142.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60433.333333                       # average overall mshr miss latency
system.l2cache.replacements                        36                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            3                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              3                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       200000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       200000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       176000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       176000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           11                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1411600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       852000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2263600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.709677                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.392857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.532258                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64163.636364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 77454.545455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68593.939394                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1235600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       764000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1999600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.709677                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.392857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.532258                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56163.636364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69454.545455                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60593.939394                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    162                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   36                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.500000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           34                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   931.598564                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1943.667930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1017.733506                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.227441                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.474528                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.248470                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1187                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2909                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          147                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1037                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          875                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1997                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289795                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710205                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1092                       # Number of tag accesses
system.l2cache.tags.data_accesses                1092                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     12028800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          117052408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           74487896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              191540303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     117052408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         117052408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15961692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15961692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15961692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         117052408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          74487896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             207501995                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1229405200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1250469                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  2208026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.88                       # Real time elapsed on the host
host_tick_rate                               71070810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2349252                       # Number of instructions simulated
sim_ops                                       4148363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000134                       # Number of seconds simulated
sim_ticks                                   133526400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58892                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2394                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56182                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26929                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           58892                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            31963                       # Number of indirect misses.
system.cpu.branchPred.lookups                   65726                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4608                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1699                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    318990                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   175370                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2436                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56485                       # Number of branches committed
system.cpu.commit.bw_lim_events                 84106                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           48207                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               275871                       # Number of instructions committed
system.cpu.commit.committedOps                 548012                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       280252                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.955426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.642103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        84888     30.29%     30.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        45603     16.27%     46.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30980     11.05%     57.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34675     12.37%     69.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84106     30.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       280252                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      23028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4187                       # Number of function calls committed.
system.cpu.commit.int_insts                    530732                       # Number of committed integer instructions.
system.cpu.commit.loads                         72400                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2344      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           408536     74.55%     74.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1918      0.35%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.06%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            975      0.18%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.06%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.03%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3337      0.61%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3456      0.63%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7189      1.31%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.02%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68898     12.57%     90.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45300      8.27%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3502      0.64%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1590      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            548012                       # Class of committed instruction
system.cpu.commit.refs                         119290                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275871                       # Number of Instructions Simulated
system.cpu.committedOps                        548012                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.210044                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.210044                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          101                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          222                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          405                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            11                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 29564                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 614197                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    90814                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    168081                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2466                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3026                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77114                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           117                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48629                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                       65726                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     48653                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        200857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   748                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         316550                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           267                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4932                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.196893                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              90309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              31537                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.948277                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             293951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.133243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   117915     40.11%     40.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15830      5.39%     45.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8758      2.98%     48.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12069      4.11%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   139379     47.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               293951                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37697                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    20183                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     28792400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     28792400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     28792400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     28792000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     28792000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     28792000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       461600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       147600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       147600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       147200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       147200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1507200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1402400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1504800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12708800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12698400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12704000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12703200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      231004000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           39865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2951                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    58700                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.727814                       # Inst execution rate
system.cpu.iew.exec_refs                       125649                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48566                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18735                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 79737                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                298                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                87                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                50339                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              596203                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 77083                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3706                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                576772                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     52                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   309                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2466                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   397                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5175                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7339                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3449                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2481                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            470                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    650558                       # num instructions consuming a value
system.cpu.iew.wb_count                        575232                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620003                       # average fanout of values written-back
system.cpu.iew.wb_producers                    403348                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.723201                       # insts written-back per cycle
system.cpu.iew.wb_sent                         575971                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   861907                       # number of integer regfile reads
system.cpu.int_regfile_writes                  449072                       # number of integer regfile writes
system.cpu.ipc                               0.826416                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.826416                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2968      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                431881     74.40%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1921      0.33%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   386      0.07%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1104      0.19%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 370      0.06%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  214      0.04%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3547      0.61%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3590      0.62%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7235      1.25%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                224      0.04%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74077     12.76%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47179      8.13%     99.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3929      0.68%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1850      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 580475                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   24420                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               48920                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        24103                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              27428                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 553087                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1407012                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       551129                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            617008                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     595763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    580475                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 440                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           48201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1028                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            246                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        65211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        293951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.974734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.577451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               86714     29.50%     29.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35082     11.93%     41.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45381     15.44%     56.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               52465     17.85%     74.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               74309     25.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          293951                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.738907                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       48699                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2836                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1353                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                79737                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               50339                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  247313                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           333816                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   21093                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                615287                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1034                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    92957                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    659                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    69                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1559472                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 608374                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              682350                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    168733                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2167                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2466                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4626                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    67087                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             40132                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           914947                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4076                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                227                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5091                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            249                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       792365                       # The number of ROB reads
system.cpu.rob.rob_writes                     1206267                       # The number of ROB writes
system.cpu.timesIdled                             882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           74                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           4874                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               74                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             13                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                617                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              572                       # Transaction distribution
system.membus.trans_dist::ReadExReq                31                       # Transaction distribution
system.membus.trans_dist::ReadExResp               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           617                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        43840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        43840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 648                       # Request fanout histogram
system.membus.reqLayer2.occupancy              562447                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1393653                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2398                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           150                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2943                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 17                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 38                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                38                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2399                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6066                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1244                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7310                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       129344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   163072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               675                       # Total snoops (count)
system.l2bus.snoopTraffic                        2432                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3112                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.026350                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.160198                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3030     97.37%     97.37% # Request fanout histogram
system.l2bus.snoop_fanout::1                       82      2.63%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3112                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              497998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2059140                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2426400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       133526400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        46465                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            46465                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        46465                       # number of overall hits
system.cpu.icache.overall_hits::total           46465                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2188                       # number of overall misses
system.cpu.icache.overall_misses::total          2188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52177600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52177600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52177600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52177600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        48653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        48653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        48653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        48653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044972                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044972                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044972                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044972                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23847.166362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23847.166362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23847.166362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23847.166362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          165                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2023                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2023                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2023                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2023                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43572400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43572400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43572400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43572400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041580                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041580                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041580                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041580                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21538.507168                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21538.507168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21538.507168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21538.507168                       # average overall mshr miss latency
system.cpu.icache.replacements                   2022                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        46465                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           46465                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52177600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52177600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        48653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        48653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044972                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044972                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23847.166362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23847.166362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2023                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2023                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43572400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43572400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21538.507168                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21538.507168                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.904302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             99328                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            99328                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118139                       # number of overall hits
system.cpu.dcache.overall_hits::total          118139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          697                       # number of overall misses
system.cpu.dcache.overall_misses::total           697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28703600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28703600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28703600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28703600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       118836                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       118836                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       118836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       118836                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005865                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005865                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005865                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41181.635581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41181.635581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41181.635581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41181.635581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                45                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.dcache.writebacks::total               113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          342                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          342                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14685600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14685600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14685600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3269538                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17955138                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002987                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002987                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41367.887324                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41367.887324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41367.887324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54492.300000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43265.392771                       # average overall mshr miss latency
system.cpu.dcache.replacements                    414                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26462400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26462400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40216.413374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40216.413374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          342                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          342                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12475600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12475600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39479.746835                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39479.746835                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2241200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2241200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           60                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           60                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3269538                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3269538                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54492.300000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54492.300000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              173555                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.691933                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.558278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.441722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          661                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            238086                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           238086                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1623                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             160                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1796                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1623                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            160                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           13                       # number of overall hits
system.l2cache.overall_hits::total               1796                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           399                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           194                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               640                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          399                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          194                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              640                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27505200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12893200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3126752                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     43525152                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27505200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12893200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3126752                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     43525152                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2022                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          354                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           60                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2436                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2022                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          354                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           60                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2436                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.197329                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.548023                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.262726                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.197329                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.548023                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.262726                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68935.338346                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66459.793814                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66526.638298                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68008.050000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68935.338346                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66459.793814                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66526.638298                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68008.050000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          399                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          193                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          399                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          193                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           10                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24321200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11292400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2750752                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     38364352                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24321200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11292400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2750752                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       561191                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     38925543                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.197329                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.545198                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.783333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.262315                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.197329                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.545198                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.783333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.266420                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60955.388471                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58509.844560                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58526.638298                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60038.109546                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60955.388471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58509.844560                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58526.638298                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 56119.100000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59977.724191                       # average overall mshr miss latency
system.l2cache.replacements                       657                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          113                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          113                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          113                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          113                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           26                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           10                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           10                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       561191                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       561191                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 56119.100000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 56119.100000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           31                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             31                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2096000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2096000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           38                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.815789                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.815789                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67612.903226                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67612.903226                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           31                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           31                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1848000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1848000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.815789                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.815789                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59612.903226                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59612.903226                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1623                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          153                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1789                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          399                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          163                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          609                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27505200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10797200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3126752                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41429152                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2022                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          316                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2398                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.197329                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.515823                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.253962                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68935.338346                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66240.490798                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66526.638298                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68028.164204                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          399                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          162                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          608                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24321200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9444400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2750752                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36516352                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.197329                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.512658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.783333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.253545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60955.388471                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58298.765432                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58526.638298                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60059.789474                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17414                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4753                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.663791                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.738596                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1121.458146                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1846.424170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   939.284195                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   153.094894                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008725                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273793                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.450787                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229317                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037377                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1022                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3074                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2618                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249512                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750488                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                39601                       # Number of tag accesses
system.l2cache.tags.data_accesses               39601                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    133526400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               41472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              398                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              193                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  648                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          190763774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           92506051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     22527380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4793060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              310590265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     190763774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         190763774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17734321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17734321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17734321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         190763774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          92506051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     22527380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4793060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             328324586                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
