Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 13:42:01 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-18  Warning           Missing input or output delay   22          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 27 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.118        0.000                      0                  569        0.197        0.000                      0                  569        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.118        0.000                      0                  569        0.197        0.000                      0                  569        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 4.304ns (43.311%)  route 5.633ns (56.689%))
  Logic Levels:           17  (CARRY4=4 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.676 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.676    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.010 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.010    ro_counter_reg[15]_i_1_n_6
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500    14.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[13]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.062    15.128    ro_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 4.283ns (43.191%)  route 5.633ns (56.809%))
  Logic Levels:           17  (CARRY4=4 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.676 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.676    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.989 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.989    ro_counter_reg[15]_i_1_n_4
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500    14.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[15]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.062    15.128    ro_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 4.209ns (42.764%)  route 5.633ns (57.236%))
  Logic Levels:           17  (CARRY4=4 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.676 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.676    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.915 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.915    ro_counter_reg[15]_i_1_n_5
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500    14.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[14]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.062    15.128    ro_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 4.193ns (42.671%)  route 5.633ns (57.329%))
  Logic Levels:           17  (CARRY4=4 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.676 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.676    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.899 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.899    ro_counter_reg[15]_i_1_n_7
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500    14.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[12]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.062    15.128    ro_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.899    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.823ns  (logic 4.190ns (42.654%)  route 5.633ns (57.346%))
  Logic Levels:           16  (CARRY4=3 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.896 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.896    ro_counter_reg[11]_i_1_n_6
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502    14.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.062    15.130    ro_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 4.169ns (42.531%)  route 5.633ns (57.469%))
  Logic Levels:           16  (CARRY4=3 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.875 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.875    ro_counter_reg[11]_i_1_n_4
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502    14.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.062    15.130    ro_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 4.095ns (42.094%)  route 5.633ns (57.906%))
  Logic Levels:           16  (CARRY4=3 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.801    ro_counter_reg[11]_i_1_n_5
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502    14.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.062    15.130    ro_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 4.079ns (41.998%)  route 5.633ns (58.002%))
  Logic Levels:           16  (CARRY4=3 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.785 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.785    ro_counter_reg[11]_i_1_n_7
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502    14.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.062    15.130    ro_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 4.076ns (41.980%)  route 5.633ns (58.020%))
  Logic Levels:           15  (CARRY4=2 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.782 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.782    ro_counter_reg[7]_i_1_n_6
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.503    14.844    clk_50MHz_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)        0.062    15.131    ro_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 4.055ns (41.855%)  route 5.633ns (58.145%))
  Logic Levels:           15  (CARRY4=2 LDCE=2 LUT1=2 LUT3=6 LUT4=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.551     5.072    clk_50MHz_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ro_enable_reg[5]/Q
                         net (fo=3, routed)           0.441     6.031    ro5/slice0/MUX_3/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.153     6.184 r  ro5/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.438     6.622    ro5/slice0/MUX_4/B
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327     6.949 r  ro5/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.352     7.301    ro5/slice0/latch0/dataIn
    SLICE_X8Y27          LDCE (DToQ_ldce_D_Q)         0.479     7.780 r  ro5/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.302     8.082    ro5/slice1/B
    SLICE_X8Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.206 f  ro5/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.410     8.616    ro5/slice1/MUX_1/A
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.120     8.736 f  ro5/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.415     9.151    ro5/slice1/MUX_2/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.327     9.478 f  ro5/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.000     9.478    ro5/slice1/latch0/dataIn
    SLICE_X9Y27          LDCE (DToQ_ldce_D_Q)         0.370     9.848 f  ro5/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.340    10.188    ro5/slice2/B
    SLICE_X9Y27          LUT1 (Prop_lut1_I0_O)        0.124    10.312 r  ro5/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.426    10.738    ro5/slice2/MUX_1/A
    SLICE_X8Y28          LUT3 (Prop_lut3_I2_O)        0.124    10.862 r  ro5/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.518    11.380    ro5/slice2/MUX_2/B
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.124    11.504 r  ro5/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.408    11.912    ro_out[5]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.036 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.626    12.661    selected_ro_out_inferred_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.785 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    13.262    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.386 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    13.868    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.448 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.448    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.761 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.761    ro_counter_reg[7]_i_1_n_4
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.503    14.844    clk_50MHz_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[7]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)        0.062    15.131    ro_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  0.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ro_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.724%)  route 0.148ns (44.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    clk_50MHz_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  ro_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ro_counter_reg[1]/Q
                         net (fo=10, routed)          0.148     1.755    ro_counter[1]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  ro_counts[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    ro_counts[3][1]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  ro_counts_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.854     1.981    clk_50MHz_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  ro_counts_reg[3][1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.121     1.603    ro_counts_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ro_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.460%)  route 0.156ns (45.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.581     1.464    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ro_counter_reg[11]/Q
                         net (fo=10, routed)          0.156     1.761    ro_counter[11]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  ro_counts[3][11]_i_1/O
                         net (fo=1, routed)           0.000     1.806    ro_counts[3][11]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  ro_counts_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.848     1.975    clk_50MHz_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  ro_counts_reg[3][11]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120     1.596    ro_counts_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ro_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.507%)  route 0.162ns (46.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.580     1.463    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  ro_counter_reg[14]/Q
                         net (fo=10, routed)          0.162     1.766    ro_counter[14]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  ro_counts[1][14]_i_1/O
                         net (fo=1, routed)           0.000     1.811    ro_counts[1][14]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  ro_counts_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.849     1.976    clk_50MHz_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  ro_counts_reg[1][14]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     1.598    ro_counts_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ro_counts_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.941%)  route 0.130ns (41.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.582     1.465    clk_50MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  ro_counts_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ro_counts_reg[5][10]/Q
                         net (fo=5, routed)           0.130     1.736    ro_counts[5][10]
    SLICE_X1Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  ro_counts[5][10]_i_1/O
                         net (fo=1, routed)           0.000     1.781    ro_counts[5][10]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  ro_counts_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.850     1.977    clk_50MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  ro_counts_reg[5][10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.091     1.556    ro_counts_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ro_counts_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.581     1.464    clk_50MHz_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  ro_counts_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ro_counts_reg[6][4]/Q
                         net (fo=5, routed)           0.134     1.739    ro_counts[6][4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ro_counts[6][4]_i_1/O
                         net (fo=1, routed)           0.000     1.784    ro_counts[6][4]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  ro_counts_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.849     1.976    clk_50MHz_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  ro_counts_reg[6][4]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.092     1.556    ro_counts_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.203%)  route 0.157ns (45.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    clk_50MHz_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  ro_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ro_counter_reg[0]/Q
                         net (fo=10, routed)          0.157     1.764    ro_counter[0]
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  ro_counts[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    ro_counts[2][0]_i_1_n_0
    SLICE_X7Y20          FDRE                                         r  ro_counts_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.853     1.980    clk_50MHz_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  ro_counts_reg[2][0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.091     1.572    ro_counts_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            response_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           0.149     1.783    response_reg[6]
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  response_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    response_reg[6]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.856     1.983    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121     1.591    response_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counts_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.441    clk_50MHz_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  ro_counts_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ro_counts_reg[2][4]/Q
                         net (fo=5, routed)           0.149     1.754    ro_counts[2][4]
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  ro_counts[2][4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    ro_counts[2][4]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  ro_counts_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.826     1.953    clk_50MHz_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  ro_counts_reg[2][4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121     1.562    ro_counts_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counts_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    clk_50MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  ro_counts_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ro_counts_reg[3][9]/Q
                         net (fo=5, routed)           0.149     1.779    ro_counts[3][9]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  ro_counts[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.824    ro_counts[3][9]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  ro_counts_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.851     1.978    clk_50MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  ro_counts_reg[3][9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     1.587    ro_counts_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ro_counts_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.580     1.463    clk_50MHz_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  ro_counts_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  ro_counts_reg[5][13]/Q
                         net (fo=5, routed)           0.149     1.776    ro_counts[5][13]
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  ro_counts[5][13]_i_1/O
                         net (fo=1, routed)           0.000     1.821    ro_counts[5][13]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  ro_counts_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.848     1.975    clk_50MHz_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  ro_counts_reg[5][13]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     1.584    ro_counts_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   calculated_challenge_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y17   calculated_challenge_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   calculated_challenge_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    calculated_challenge_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   calculated_challenge_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y17   calculated_challenge_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   calculation_done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   counting_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    response_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   calculated_challenge_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   calculated_challenge_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    calculated_challenge_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    calculated_challenge_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   calculated_challenge_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   calculated_challenge_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    calculated_challenge_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    calculated_challenge_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   calculated_challenge_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 4.537ns (45.320%)  route 5.474ns (54.680%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.793     1.311    display_driver/cnt_dig[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.435 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.310     2.745    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.153     2.898 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.372     6.269    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.742    10.011 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.011    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.954ns  (logic 4.505ns (45.257%)  route 5.449ns (54.743%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.870     1.388    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.512 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.163     2.675    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.148     2.823 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.416     6.239    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715     9.954 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.954    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.662ns  (logic 4.547ns (47.065%)  route 5.115ns (52.935%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.870     1.388    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.512 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.161     2.673    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I3_O)        0.150     2.823 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.083     5.907    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.755     9.662 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.662    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 4.302ns (44.722%)  route 5.317ns (55.278%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.793     1.311    display_driver/cnt_dig[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.435 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.310     2.745    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.869 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.214     6.083    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.619 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.619    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.486ns  (logic 4.286ns (45.181%)  route 5.200ns (54.819%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.870     1.388    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.512 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.161     2.673    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.124     2.797 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.169     5.966    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.486 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.486    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.463ns  (logic 4.270ns (45.129%)  route 5.192ns (54.871%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.870     1.388    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.512 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.163     2.675    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.124     2.799 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.159     5.958    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.463 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.463    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.274ns  (logic 4.295ns (46.313%)  route 4.979ns (53.687%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.793     1.311    display_driver/cnt_dig[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.435 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.329     2.764    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.888 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           2.858     5.745    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.274 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.274    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 4.393ns (49.050%)  route 4.563ns (50.950%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.698     1.216    display_driver/cnt_dig[0]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.148     1.364 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           3.866     5.229    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     8.956 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.956    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.378ns (49.111%)  route 4.537ns (50.889%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.695     1.213    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.146     1.359 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           3.842     5.201    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     8.915 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.915    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 4.141ns (47.649%)  route 4.550ns (52.351%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.698     1.216    display_driver/cnt_dig[0]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.124     1.340 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           3.852     5.192    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.691 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.691    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.407 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    display_driver/plusOp[0]
    SLICE_X2Y17          FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.407 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    display_driver/plusOp[1]
    SLICE_X2Y17          FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.484ns (51.335%)  route 1.407ns (48.665%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.043     0.405 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           1.208     1.614    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     2.891 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.891    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.484ns (49.949%)  route 1.487ns (50.051%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.233     0.397    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.442 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.340     0.782    display_driver/sel0[0]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.045     0.827 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.915     1.741    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.971 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.971    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.409ns (45.996%)  route 1.655ns (54.004%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.201     0.365    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.410 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           1.453     1.864    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.064 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.064    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.153ns  (logic 1.484ns (47.073%)  route 1.669ns (52.927%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.043     0.405 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           1.471     1.876    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.153 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.153    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.502ns (47.334%)  route 1.671ns (52.666%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.201     0.365    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.048     0.413 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           1.470     1.883    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.173 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.173    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.460ns (45.568%)  route 1.743ns (54.432%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.205     0.369    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.414 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.449     0.863    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.908 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.089     1.997    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.203 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.203    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.213ns  (logic 1.475ns (45.902%)  route 1.738ns (54.098%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.205     0.369    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.414 f  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.447     0.861    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.045     0.906 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.086     1.992    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.213 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.213    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.225ns  (logic 1.558ns (48.318%)  route 1.667ns (51.682%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.205     0.369    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.414 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.447     0.861    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.044     0.905 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           1.014     1.920    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.305     3.225 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.225    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 calculation_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 3.977ns (36.458%)  route 6.932ns (63.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.557     5.078    clk_50MHz_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  calculation_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  calculation_done_reg/Q
                         net (fo=67, routed)          6.932    12.466    calculation_done
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.988 r  done_LED_OBUF_inst/O
                         net (fo=0)                   0.000    15.988    done_LED
    L1                                                                r  done_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 4.537ns (44.557%)  route 5.646ns (55.443%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.964     6.627    display_driver/COUNT[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.751 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.310     8.061    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.153     8.214 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.372    11.586    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.742    15.328 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.328    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.505ns (44.636%)  route 5.587ns (55.364%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.626     5.147    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.009     6.674    display_driver/COUNT[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.798 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.163     7.961    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.148     8.109 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.416    11.525    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.239 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.239    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.801ns  (logic 4.547ns (46.400%)  route 5.253ns (53.600%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.626     5.147    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.009     6.674    display_driver/COUNT[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.798 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.161     7.959    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I3_O)        0.150     8.109 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.083    11.192    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.755    14.948 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.948    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.790ns  (logic 4.302ns (43.939%)  route 5.488ns (56.061%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.964     6.627    display_driver/COUNT[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.751 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.310     8.061    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.214    11.399    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.935 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.935    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.624ns  (logic 4.286ns (44.532%)  route 5.339ns (55.468%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.626     5.147    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.009     6.674    display_driver/COUNT[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.798 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.161     7.959    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.083 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.169    11.252    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.772 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.772    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.601ns  (logic 4.270ns (44.478%)  route 5.331ns (55.522%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.626     5.147    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.009     6.674    display_driver/COUNT[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.798 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           1.163     7.961    display_driver/sel0[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.124     8.085 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.159    11.244    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.748 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.748    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 4.295ns (45.473%)  route 5.150ns (54.527%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.964     6.627    display_driver/COUNT[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.751 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.329     8.080    display_driver/sel0[1]
    SLICE_X10Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.204 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           2.858    11.062    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.591 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.591    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 4.024ns (60.961%)  route 2.577ns (39.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.626     5.147    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           2.577     8.242    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.749 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.749    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.392ns  (logic 4.048ns (63.323%)  route 2.344ns (36.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           2.344     8.008    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.537 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.537    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.351ns (79.568%)  route 0.347ns (20.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  response_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  response_reg_reg[4]/Q
                         net (fo=3, routed)           0.347     1.960    response_reg[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.170 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.170    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.366ns (79.641%)  route 0.349ns (20.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           0.349     1.983    response_reg[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.186 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.186    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.374ns (79.726%)  route 0.349ns (20.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[3]/Q
                         net (fo=3, routed)           0.349     1.984    response_reg[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.194 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.194    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.347ns (71.220%)  route 0.544ns (28.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           0.544     2.157    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.363 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.363    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.366ns (69.248%)  route 0.607ns (30.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           0.607     2.240    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.442 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.442    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.380ns (69.490%)  route 0.606ns (30.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           0.606     2.240    response_reg[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.455 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.455    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.395ns (68.294%)  route 0.647ns (31.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.647     2.280    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.510 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.510    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.371ns (65.853%)  route 0.711ns (34.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           0.711     2.345    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.552 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.552    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.416ns (56.604%)  route 1.086ns (43.396%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.560     1.443    clk_50MHz_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 f  valid_reg/Q
                         net (fo=8, routed)           0.171     1.755    display_driver/VALID
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.915     2.715    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.945 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.945    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.392ns (51.146%)  route 1.329ns (48.854%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.560     1.443    clk_50MHz_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 f  valid_reg/Q
                         net (fo=8, routed)           0.240     1.824    display_driver/VALID
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.089     2.958    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.164 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.164    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.905ns  (logic 4.931ns (31.005%)  route 10.973ns (68.995%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.905 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.905    ro_counter_reg[15]_i_1_n_6
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500     4.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[13]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.884ns  (logic 4.910ns (30.913%)  route 10.973ns (69.087%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.884 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.884    ro_counter_reg[15]_i_1_n_4
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500     4.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[15]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.810ns  (logic 4.836ns (30.590%)  route 10.973ns (69.410%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.810 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.810    ro_counter_reg[15]_i_1_n_5
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500     4.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[14]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.794ns  (logic 4.820ns (30.520%)  route 10.973ns (69.480%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.571 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    ro_counter_reg[11]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.794 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.794    ro_counter_reg[15]_i_1_n_7
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.500     4.841    clk_50MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  ro_counter_reg[12]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.791ns  (logic 4.817ns (30.506%)  route 10.973ns (69.494%))
  Logic Levels:           15  (CARRY4=3 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.791 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.791    ro_counter_reg[11]_i_1_n_6
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502     4.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[9]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.770ns  (logic 4.796ns (30.414%)  route 10.973ns (69.586%))
  Logic Levels:           15  (CARRY4=3 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.770 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.770    ro_counter_reg[11]_i_1_n_4
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502     4.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[11]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.696ns  (logic 4.722ns (30.086%)  route 10.973ns (69.914%))
  Logic Levels:           15  (CARRY4=3 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.696 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.696    ro_counter_reg[11]_i_1_n_5
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502     4.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[10]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.680ns  (logic 4.706ns (30.015%)  route 10.973ns (69.985%))
  Logic Levels:           15  (CARRY4=3 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.457 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.457    ro_counter_reg[7]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.680 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.680    ro_counter_reg[11]_i_1_n_7
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502     4.843    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counter_reg[8]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.677ns  (logic 4.703ns (30.001%)  route 10.973ns (69.999%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.677 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.677    ro_counter_reg[7]_i_1_n_6
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.503     4.844    clk_50MHz_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[5]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.656ns  (logic 4.682ns (29.907%)  route 10.973ns (70.093%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LDCE=1 LUT1=1 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          4.706     6.162    ro8/slice0/MUX_2/SEL
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.152     6.314 r  ro8/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.904     7.218    ro8/slice0/MUX_3/B
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.361     7.579 r  ro8/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.416     7.995    ro8/slice0/MUX_4/B
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.323     8.318 r  ro8/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.442     8.760    ro8/slice1/A
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.356     9.116 f  ro8/slice1/MUX_0_i_2/O
                         net (fo=2, routed)           0.517     9.633    ro8/slice1/MUX_0/B
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.124     9.757 f  ro8/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.723    10.480    ro8/slice1/MUX_2/A
    SLICE_X9Y16          LUT3 (Prop_lut3_I2_O)        0.150    10.630 f  ro8/slice1/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.000    10.630    ro8/slice1/latch0/dataIn
    SLICE_X9Y16          LDCE (DToQ_ldce_D_Q)         0.371    11.001 f  ro8/slice1/latch0/dataOut_reg/Q
                         net (fo=2, routed)           0.697    11.698    ro8/slice2/MUX_0/A
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.124    11.822 r  ro8/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.775    12.597    ro8/slice2/MUX_2/A
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    12.721 r  ro8/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.835    13.556    ro_out[8]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.680 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.477    14.157    selected_ro_out
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.281 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.481    14.763    ro_counter[3]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.343 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.343    ro_counter_reg[3]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.656 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.656    ro_counter_reg[7]_i_1_n_4
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.503     4.844    clk_50MHz_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  ro_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            calculated_challenge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.269ns (13.844%)  route 1.676ns (86.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          1.676     1.900    challenge_IBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.945 r  calculated_challenge[0]_i_1/O
                         net (fo=1, routed)           0.000     1.945    calculated_challenge[0]_i_1_n_0
    SLICE_X11Y18         FDRE                                         r  calculated_challenge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    clk_50MHz_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  calculated_challenge_reg[0]/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            calculated_challenge_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.960ns  (logic 0.271ns (13.824%)  route 1.689ns (86.176%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          1.689     1.915    select[2]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.960 r  calculated_challenge[5]_i_2/O
                         net (fo=1, routed)           0.000     1.960    calculated_challenge[5]_i_2_n_0
    SLICE_X11Y17         FDRE                                         r  calculated_challenge_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.828     1.955    clk_50MHz_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  calculated_challenge_reg[5]/C

Slack:                    inf
  Source:                 challenge[4]
                            (input port)
  Destination:            calculated_challenge_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.277ns (14.114%)  route 1.684ns (85.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  challenge[4] (IN)
                         net (fo=0)                   0.000     0.000    challenge[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  challenge_IBUF[4]_inst/O
                         net (fo=11, routed)          1.684     1.916    select[1]
    SLICE_X11Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.961 r  calculated_challenge[4]_i_1/O
                         net (fo=1, routed)           0.000     1.961    calculated_challenge[4]_i_1_n_0
    SLICE_X11Y18         FDRE                                         r  calculated_challenge_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    clk_50MHz_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  calculated_challenge_reg[4]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            calculated_challenge_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.282ns (13.811%)  route 1.758ns (86.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  challenge_IBUF[3]_inst/O
                         net (fo=11, routed)          1.758     1.994    select[0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.045     2.039 r  calculated_challenge[3]_i_1/O
                         net (fo=1, routed)           0.000     2.039    calculated_challenge[3]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  calculated_challenge_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.828     1.955    clk_50MHz_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  calculated_challenge_reg[3]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            calculated_challenge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.268ns (13.126%)  route 1.776ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  challenge[1] (IN)
                         net (fo=0)                   0.000     0.000    challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  challenge_IBUF[1]_inst/O
                         net (fo=20, routed)          1.776     1.999    challenge_IBUF[1]
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.044 r  calculated_challenge[1]_i_1/O
                         net (fo=1, routed)           0.000     2.044    calculated_challenge[1]_i_1_n_0
    SLICE_X11Y17         FDRE                                         r  calculated_challenge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.828     1.955    clk_50MHz_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  calculated_challenge_reg[1]/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            ro_enable_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.281ns  (logic 0.316ns (13.852%)  route 1.965ns (86.148%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          1.633     1.859    select[2]
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  std_counter[31]_i_8/O
                         net (fo=1, routed)           0.141     2.045    std_counter[31]_i_8_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  std_counter[31]_i_2/O
                         net (fo=63, routed)          0.191     2.281    std_counter[31]_i_2_n_0
    SLICE_X10Y17         FDRE                                         r  ro_enable_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.828     1.955    clk_50MHz_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ro_enable_reg[8]/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            std_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.294ns  (logic 0.316ns (13.775%)  route 1.978ns (86.225%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          1.633     1.859    select[2]
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  std_counter[31]_i_8/O
                         net (fo=1, routed)           0.141     2.045    std_counter[31]_i_8_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  std_counter[31]_i_2/O
                         net (fo=63, routed)          0.203     2.294    std_counter[31]_i_2_n_0
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    clk_50MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[0]/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            std_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.294ns  (logic 0.316ns (13.775%)  route 1.978ns (86.225%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          1.633     1.859    select[2]
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  std_counter[31]_i_8/O
                         net (fo=1, routed)           0.141     2.045    std_counter[31]_i_8_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  std_counter[31]_i_2/O
                         net (fo=63, routed)          0.203     2.294    std_counter[31]_i_2_n_0
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    clk_50MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[1]/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            std_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.294ns  (logic 0.316ns (13.775%)  route 1.978ns (86.225%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          1.633     1.859    select[2]
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  std_counter[31]_i_8/O
                         net (fo=1, routed)           0.141     2.045    std_counter[31]_i_8_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  std_counter[31]_i_2/O
                         net (fo=63, routed)          0.203     2.294    std_counter[31]_i_2_n_0
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    clk_50MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[2]/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            std_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.294ns  (logic 0.316ns (13.775%)  route 1.978ns (86.225%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          1.633     1.859    select[2]
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  std_counter[31]_i_8/O
                         net (fo=1, routed)           0.141     2.045    std_counter[31]_i_8_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  std_counter[31]_i_2/O
                         net (fo=63, routed)          0.203     2.294    std_counter[31]_i_2_n_0
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    clk_50MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  std_counter_reg[3]/C





