{"vcs1":{"timestamp_begin":1679769313.554987375, "rt":0.53, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1679769314.155386856, "rt":0.46, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1679769314.675565760, "rt":0.19, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679769313.154116493}
{"VCS_COMP_START_TIME": 1679769313.154116493}
{"VCS_COMP_END_TIME": 1679769314.933347077}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339012}}
{"stitch_vcselab": {"peak_mem": 230992}}
