{
  "Top": "packed_conv_paper",
  "RtlTop": "packed_conv_paper",
  "RtlPrefix": "",
  "RtlSubPrefix": "packed_conv_paper_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_ufixed<10, 1, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "input_r",
          "name": "input_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_ufixed<10, 1, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "kernel",
          "name": "kernel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_ufixed<20, 4, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_i",
          "name": "output_r_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_r_o",
          "name": "output_r_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_o_ap_vld",
          "name": "output_r_o_ap_vld",
          "usage": "control",
          "direction": "inout"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top packed_conv_paper -name packed_conv_paper"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "packed_conv_paper"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "17285"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "packed_conv_paper",
    "Version": "1.0",
    "DisplayName": "Packed_conv_paper",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_packed_conv_paper_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/packed_conv_paper_mul_mul_10ns_10ns_20_4_1.vhd",
      "impl\/vhdl\/packed_conv_paper.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/packed_conv_paper_mul_mul_10ns_10ns_20_4_1.v",
      "impl\/verilog\/packed_conv_paper.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/packed_conv_paper.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["E:\/LtrProjects\/SharedProjects\/HLS\/CONV_LAYER\/original\/.debug\/packed_conv_paper.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "input_r": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "10",
      "ports": ["input_r"]
    },
    "kernel": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "10",
      "ports": ["kernel"]
    },
    "output_r_i": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "20",
      "ports": ["output_r_i"]
    },
    "output_r_o": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "ports": ["output_r_o"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r": {
      "dir": "in",
      "width": "10"
    },
    "kernel": {
      "dir": "in",
      "width": "10"
    },
    "output_r_i": {
      "dir": "in",
      "width": "20"
    },
    "output_r_o": {
      "dir": "out",
      "width": "20"
    },
    "output_r_o_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "packed_conv_paper"},
    "Info": {"packed_conv_paper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"packed_conv_paper": {
        "Latency": {
          "LatencyBest": "17285",
          "LatencyAvg": "17285",
          "LatencyWorst": "17285",
          "PipelineII": "17286",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.129"
        },
        "Loops": [{
            "Name": "LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2",
            "TripCount": "17280",
            "Latency": "17280",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "41",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "120",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-14 14:38:33 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
