
*** Running vivado
    with args -log design_1_NeuralNetwork_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeuralNetwork_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_NeuralNetwork_0_0.tcl -notrace
Command: synth_design -top design_1_NeuralNetwork_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 307.469 ; gain = 78.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NeuralNetwork_0_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:81]
	Parameter C_S_AXI_NNIO_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_NNIO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:12' bound to instance 'U0' of component 'NeuralNetwork' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:40]
	Parameter C_S_AXI_NNIO_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_NNIO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:151]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 11200 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_weifYi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_weifYi.vhd:2545' bound to instance 'weights_s_U' of component 'NeuralNetwork_weifYi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:254]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_weifYi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_weifYi.vhd:2560]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 11200 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_weifYi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_weifYi.vhd:13' bound to instance 'NeuralNetwork_weifYi_ram_U' of component 'NeuralNetwork_weifYi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_weifYi.vhd:2574]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_weifYi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_weifYi.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 14 - type: integer 
	Parameter mem_size bound to: 11200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_weifYi_ram' (1#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_weifYi.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_weifYi' (2#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_weifYi.vhd:2560]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_biag8j' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_biag8j.vhd:110' bound to instance 'bias_s_U' of component 'NeuralNetwork_biag8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:268]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_biag8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_biag8j.vhd:125]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_biag8j_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_biag8j.vhd:13' bound to instance 'NeuralNetwork_biag8j_ram_U' of component 'NeuralNetwork_biag8j_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_biag8j.vhd:139]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_biag8j_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_biag8j.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter mem_size bound to: 150 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_biag8j_ram' (3#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_biag8j.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_biag8j' (4#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_biag8j.vhd:125]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:12' bound to instance 'NeuralNetwork_NNIO_s_axi_U' of component 'NeuralNetwork_NNIO_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:282]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:102]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:653' bound to instance 'int_input_r' of component 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:216]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2800 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:653' bound to instance 'int_biasWeight_input_r' of component 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:237]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi_ram__parameterized1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2800 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi_ram__parameterized1' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:491]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi' (6#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:102]
INFO: [Synth 8-3491] module 'run_classification' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:12' bound to instance 'grp_run_classification_fu_170' of component 'run_classification' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:323]
INFO: [Synth 8-638] synthesizing module 'run_classification' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:145]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:216]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:218]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:225]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 70 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:77' bound to instance 'resArray1_U' of component 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:317]
INFO: [Synth 8-638] synthesizing module 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 70 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:13' bound to instance 'run_classificatiodEe_ram_U' of component 'run_classificatiodEe_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:106]
INFO: [Synth 8-638] synthesizing module 'run_classificatiodEe_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 7 - type: integer 
	Parameter mem_size bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'run_classificatiodEe_ram' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiodEe' (8#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 70 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classificatiodEe.vhd:77' bound to instance 'resArray2_U' of component 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:331]
INFO: [Synth 8-3491] module 'runLayer' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:12' bound to instance 'grp_runLayer_fu_250' of component 'runLayer' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:345]
INFO: [Synth 8-638] synthesizing module 'runLayer' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:135]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulbkb' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:51' bound to instance 'NeuralNetwork_mulbkb_U1' of component 'NeuralNetwork_mulbkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:202]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulbkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulbkb_MulnS_0' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:12' bound to instance 'NeuralNetwork_mulbkb_MulnS_0_U' of component 'NeuralNetwork_mulbkb_MulnS_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulbkb_MulnS_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulbkb_MulnS_0' (9#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulbkb' (10#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_maccud' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_maccud.vhd:45' bound to instance 'NeuralNetwork_maccud_U2' of component 'NeuralNetwork_maccud' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:217]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_maccud' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_maccud.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_maccud_DSP48_0' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_maccud.vhd:12' bound to instance 'NeuralNetwork_maccud_DSP48_0_U' of component 'NeuralNetwork_maccud_DSP48_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_maccud.vhd:72]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_maccud_DSP48_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_maccud.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_maccud_DSP48_0' (11#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_maccud.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_maccud' (12#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_maccud.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element weights_s_ce0_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'runLayer' (13#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:39]
INFO: [Synth 8-3491] module 'relu' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/relu.vhd:12' bound to instance 'grp_relu_fu_266' of component 'relu' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:370]
INFO: [Synth 8-638] synthesizing module 'relu' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/relu.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/relu.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/relu.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/relu.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/relu.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'relu' (14#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/relu.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulbkb' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:51' bound to instance 'NeuralNetwork_mulbkb_x_U9' of component 'NeuralNetwork_mulbkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'run_classification' (15#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork' (16#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_NeuralNetwork_0_0' (17#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:81]
WARNING: [Synth 8-3331] design NeuralNetwork_mulbkb has unconnected port reset
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[30]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[29]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[28]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[27]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[26]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[25]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[24]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[23]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[22]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[21]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[20]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[19]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[18]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[17]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[16]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[15]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[14]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[13]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[12]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[11]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[10]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[9]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[8]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[7]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[6]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[5]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[4]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[3]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[2]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[1]
WARNING: [Synth 8-3331] design relu has unconnected port data_q0[0]
WARNING: [Synth 8-3331] design run_classificatiodEe has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_biag8j has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_weifYi has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 361.574 ; gain = 133.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 361.574 ; gain = 133.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 666.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 666.789 ; gain = 438.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 666.789 ; gain = 438.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 666.789 ; gain = 438.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_biasWeight_input_r_shift_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:568]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_296_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_i2_fu_196_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_i1_fu_184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_21_i_reg_408_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/runLayer.vhd:345]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_46_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_fu_392_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_336_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element invdar2_reg_173_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:476]
WARNING: [Synth 8-6014] Unused sequential element invdar_reg_162_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:487]
INFO: [Synth 8-5544] ROM "exitcond_i_fu_392_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_runLayer_fu_250_layer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_runLayer_fu_250_numOfOutNeurons" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_4_fu_198_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i3_fu_258_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 666.789 ; gain = 438.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 22    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Multipliers : 
	                 8x32  Multipliers := 2     
+---RAMs : 
	              87K Bit         RAMs := 2     
	               2K Bit         RAMs := 3     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	   9 Input     32 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NeuralNetwork_weifYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              87K Bit         RAMs := 1     
Module NeuralNetwork_biag8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NeuralNetwork_NNIO_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module NeuralNetwork_NNIO_s_axi_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              87K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module NeuralNetwork_NNIO_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module run_classificatiodEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NeuralNetwork_mulbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module runLayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module relu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module run_classification 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               23 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module NeuralNetwork 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
INFO: [Synth 8-5544] ROM "grp_runLayer_fu_250/tmp_i2_fu_196_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_runLayer_fu_250/tmp_i1_fu_184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_runLayer_fu_250/exitcond_fu_296_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_relu_fu_266/exitcond_fu_46_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/NeuralNetwork_mulbkb.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element invdar_reg_162_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:487]
WARNING: [Synth 8-6014] Unused sequential element invdar2_reg_173_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/88be/hdl/vhdl/run_classification.vhd:476]
DSP Report: Generating DSP NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product.
DSP Report: operator NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg is absorbed into DSP NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product.
DSP Report: operator grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg is absorbed into DSP grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/tmp_product is absorbed into DSP grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg.
INFO: [Synth 8-5546] ROM "tmp_s_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_198_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i3_fu_258_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_17_i_cast_reg_446_reg[0]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_17_i_cast_reg_446_reg[1]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_17_i_cast_reg_446_reg[2]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_17_i_cast_reg_446_reg[3]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_17_i_cast_reg_446_reg[4]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_17_i_cast_reg_446_reg[5]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_17_i_cast_reg_446_reg[6]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/output_addr_reg_441_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_i2_reg_413_reg[0]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/tmp_17_i_i_cast_reg_462_reg[0]' (FDE) to 'U0/grp_run_classification_fu_170/resArray1_addr_2_reg_457_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/tmp_17_i_i_cast_reg_462_reg[1]' (FDE) to 'U0/grp_run_classification_fu_170/resArray1_addr_2_reg_457_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/tmp_17_i_i_cast_reg_462_reg[2]' (FDE) to 'U0/grp_run_classification_fu_170/resArray1_addr_2_reg_457_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/tmp_17_i_i_cast_reg_462_reg[3]' (FDE) to 'U0/grp_run_classification_fu_170/resArray1_addr_2_reg_457_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/tmp_17_i_i_cast_reg_462_reg[4]' (FDE) to 'U0/grp_run_classification_fu_170/resArray1_addr_2_reg_457_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/tmp_17_i_i_cast_reg_462_reg[5]' (FDE) to 'U0/grp_run_classification_fu_170/resArray1_addr_2_reg_457_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/tmp_17_i_i_cast_reg_462_reg[6]' (FDE) to 'U0/grp_run_classification_fu_170/resArray1_addr_2_reg_457_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[2]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[5]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[6]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[7]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[8]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[10]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[11]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[12]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/startIndex_1_i_reg_418_reg[13]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[0]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[1]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[3]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[4]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[5]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[6]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[7]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[1]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[2]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[5]' (FDE) to 'U0/grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\NeuralNetwork_NNIO_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NeuralNetwork_NNIO_s_axi_U/wstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/res_2_reg_152_reg[4]' (FDE) to 'U0/res_2_reg_152_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/res_2_reg_152_reg[5]' (FDE) to 'U0/res_2_reg_152_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/res_2_reg_152_reg[6]' (FDE) to 'U0/res_2_reg_152_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[4]' (FDRE) to 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[5]' (FDRE) to 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[6]' (FDRE) to 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[7]'
WARNING: [Synth 8-3332] Sequential element (NeuralNetwork_NNIO_s_axi_U/wstate_reg[2]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (NeuralNetwork_NNIO_s_axi_U/rstate_reg[2]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[6]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[5]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[4]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_mulbkb_x_U9/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/NeuralNetwork_mulbkb_U1/NeuralNetwork_mulbkb_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_21_i_reg_408_reg[2]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/grp_runLayer_fu_250/tmp_25_i_cast_reg_423_reg[0]) is unused and will be removed from module NeuralNetwork.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 666.789 ; gain = 438.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|NeuralNetwork_weifYi_ram:                     | ram_reg              | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|NeuralNetwork_biag8j_ram:                     | ram_reg              | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|NeuralNetwork_NNIO_s_axi_ram:                 | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|NeuralNetwork_NNIO_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|run_classificatiodEe_ram:                     | ram_reg              | 128 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|run_classificatiodEe_ram:                     | ram_reg              | 128 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NeuralNetwork_maccud_DSP48_0 | C+A*B          | 8      | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|run_classification           | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification           | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|run_classification           | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification           | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 699.332 ; gain = 470.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/weights_s_U/NeuralNetwork_weifYi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weights_s_U/NeuralNetwork_weifYi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weights_s_U/NeuralNetwork_weifYi_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weights_s_U/NeuralNetwork_weifYi_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bias_s_U/NeuralNetwork_biag8j_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_170/resArray1_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_170/resArray2_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_170/resArray2_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    56|
|2     |DSP48E1_1  |     2|
|3     |DSP48E1_2  |     2|
|4     |DSP48E1_3  |     1|
|5     |LUT1       |    70|
|6     |LUT2       |   164|
|7     |LUT3       |   263|
|8     |LUT4       |    88|
|9     |LUT5       |   163|
|10    |LUT6       |   182|
|11    |MUXF7      |     8|
|12    |RAMB18E1   |     1|
|13    |RAMB18E1_1 |     2|
|14    |RAMB36E1   |     1|
|15    |RAMB36E1_1 |     1|
|16    |RAMB36E1_2 |     2|
|17    |RAMB36E1_3 |     1|
|18    |RAMB36E1_4 |     4|
|19    |FDRE       |   889|
|20    |FDSE       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------------------+------+
|      |Instance                                 |Module                                       |Cells |
+------+-----------------------------------------+---------------------------------------------+------+
|1     |top                                      |                                             |  1908|
|2     |  U0                                     |NeuralNetwork                                |  1908|
|3     |    NeuralNetwork_NNIO_s_axi_U           |NeuralNetwork_NNIO_s_axi                     |   382|
|4     |      int_biasWeight_input_r             |NeuralNetwork_NNIO_s_axi_ram__parameterized1 |    64|
|5     |      int_input_r                        |NeuralNetwork_NNIO_s_axi_ram                 |    77|
|6     |    bias_s_U                             |NeuralNetwork_biag8j                         |     4|
|7     |      NeuralNetwork_biag8j_ram_U         |NeuralNetwork_biag8j_ram                     |     4|
|8     |    grp_run_classification_fu_170        |run_classification                           |  1266|
|9     |      NeuralNetwork_mulbkb_x_U9          |NeuralNetwork_mulbkb                         |    19|
|10    |        NeuralNetwork_mulbkb_MulnS_0_U   |NeuralNetwork_mulbkb_MulnS_0_3               |    19|
|11    |      grp_relu_fu_266                    |relu                                         |    68|
|12    |      grp_runLayer_fu_250                |runLayer                                     |   521|
|13    |        NeuralNetwork_maccud_U2          |NeuralNetwork_maccud                         |   100|
|14    |          NeuralNetwork_maccud_DSP48_0_U |NeuralNetwork_maccud_DSP48_0                 |   100|
|15    |        NeuralNetwork_mulbkb_U1          |NeuralNetwork_mulbkb_2                       |    19|
|16    |          NeuralNetwork_mulbkb_MulnS_0_U |NeuralNetwork_mulbkb_MulnS_0                 |    19|
|17    |      resArray1_U                        |run_classificatiodEe                         |   135|
|18    |        run_classificatiodEe_ram_U       |run_classificatiodEe_ram_1                   |   135|
|19    |      resArray2_U                        |run_classificatiodEe_0                       |    33|
|20    |        run_classificatiodEe_ram_U       |run_classificatiodEe_ram                     |    33|
|21    |    weights_s_U                          |NeuralNetwork_weifYi                         |     4|
|22    |      NeuralNetwork_weifYi_ram_U         |NeuralNetwork_weifYi_ram                     |     4|
+------+-----------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 761.582 ; gain = 533.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 761.582 ; gain = 227.863
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 761.582 ; gain = 533.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

245 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 761.582 ; gain = 533.707
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/design_1_NeuralNetwork_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/design_1_NeuralNetwork_0_0.xci
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/design_1_NeuralNetwork_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 761.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 11:27:39 2021...
