Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 20 16:34:45 2024
| Host         : LAPTOP-53JB5545 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LED_flow_wrapper_control_sets_placed.rpt
| Design       : LED_flow_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              90 |           34 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                      Enable Signal                      |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  LED_flow_i/clk_divider_0/inst/clk_out |                                                         | LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2_n_0 |                1 |              2 |         2.00 |
|  LED_flow_i/clk_divider_0/inst/clk_out | LED_flow_i/led_pwm_controller_0/inst/led_pos[3]_i_1_n_0 | LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                         |                                                         |                                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                         |                                                         | LED_flow_i/pwm_generator_0/inst/pwm_out_100_i_1_n_0      |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                         |                                                         | LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2_n_0 |               18 |             36 |         2.00 |
|  clk_IBUF_BUFG                         |                                                         | LED_flow_i/clk_divider_0/inst/clk_out_i_2_n_0            |               13 |             43 |         3.31 |
+----------------------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


