# Optimized-BCD-to-Excess-3-Converter
Implemented BCD to Excess-3 layout and schematic analysis, optimizing for 180nm technology with 3Âµm minimum spacing. Achieved zero DRC and ERC errors while maintaining a PMOS W/L ratio 2.5 times that of NMOS.
