INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/BinaryToGrayConv/BinaryToGrayConv.srcs/sources_1/new/bin2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/BinaryToGrayConv/BinaryToGrayConv.srcs/sources_1/new/b_g_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2gray_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/BinaryToGrayConv/BinaryToGrayConv.sim/sim_2/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
