===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.9380 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6908 ( 17.0%)    3.6908 ( 20.6%)  FIR Parser
    6.8674 ( 31.7%)    5.0016 ( 27.9%)  'firrtl.circuit' Pipeline
    1.2602 (  5.8%)    0.6303 (  3.5%)    'firrtl.module' Pipeline
    1.0872 (  5.0%)    0.5470 (  3.0%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1690 (  0.8%)    0.0875 (  0.5%)      LowerCHIRRTLPass
    0.1248 (  0.6%)    0.1248 (  0.7%)    InferWidths
    0.4538 (  2.1%)    0.4538 (  2.5%)    InferResets
    0.0416 (  0.2%)    0.0416 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0417 (  0.2%)    0.0417 (  0.2%)    PrefixModules
    0.3483 (  1.6%)    0.3483 (  1.9%)    LowerFIRRTLTypes
    1.6850 (  7.8%)    0.8426 (  4.7%)    'firrtl.module' Pipeline
    0.5526 (  2.6%)    0.2895 (  1.6%)      ExpandWhens
    0.0180 (  0.1%)    0.0098 (  0.1%)      RemoveResets
    1.1093 (  5.1%)    0.5678 (  3.2%)      Canonicalizer
    0.2029 (  0.9%)    0.2029 (  1.1%)    Inliner
    1.6794 (  7.8%)    1.6794 (  9.4%)    IMConstProp
    0.0399 (  0.2%)    0.0399 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.7853 (  3.6%)    0.3930 (  2.2%)    'firrtl.module' Pipeline
    0.7831 (  3.6%)    0.3922 (  2.2%)      Canonicalizer
    0.1594 (  0.7%)    0.1594 (  0.9%)    CreateSiFiveMetadata
    0.1200 (  0.6%)    0.1200 (  0.7%)    EmitOMIR
    0.0393 (  0.2%)    0.0393 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.1481 (  5.3%)    1.1481 (  6.4%)  LowerFIRRTLToHW
    0.2602 (  1.2%)    0.2602 (  1.5%)  HWMemSimImpl
    3.7171 ( 17.2%)    1.8592 ( 10.4%)  'hw.module' Pipeline
    0.3553 (  1.6%)    0.1811 (  1.0%)    HWCleanup
    0.7361 (  3.4%)    0.3705 (  2.1%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.1829 ( 10.1%)    1.0916 (  6.1%)    Canonicalizer
    0.0145 (  0.1%)    0.0078 (  0.0%)    HWLegalizeModules
    0.4176 (  1.9%)    0.2141 (  1.2%)    PrettifyVerilog
    5.9703 ( 27.6%)    5.9703 ( 33.3%)  ExportVerilog
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
   21.6631 (100.0%)   17.9380 (100.0%)  Total

{
  totalTime: 17.975,
  maxMemory: 825376768
}
