Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 16:55:52 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/sigmoid_top_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k325t
| Design State : Routed
----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------+
|      Characteristics      |                   Path #1                  |
+---------------------------+--------------------------------------------+
| Requirement               | 10.000                                     |
| Path Delay                | 2.513                                      |
| Logic Delay               | 0.440(18%)                                 |
| Net Delay                 | 2.073(82%)                                 |
| Clock Skew                | -0.027                                     |
| Slack                     | 6.265                                      |
| Clock Relationship        | Safely Timed                               |
| Clock Group               | 1                                          |
| Logic Levels              | 2                                          |
| Routes                    | NA                                         |
| Logical Path              | FDRE/C-(19)-LUT5-(4)-LUT6-(2)-DSP48E1/D[4] |
| Start Point Clock         | ap_clk                                     |
| End Point Clock           | ap_clk                                     |
| DSP Block                 | Seq                                        |
| BRAM                      | None                                       |
| IO Crossings              | 0                                          |
| Config Crossings          | 0                                          |
| SLR Crossings             | 0                                          |
| PBlocks                   | 0                                          |
| High Fanout               | 19                                         |
| Dont Touch                | 0                                          |
| Mark Debug                | 0                                          |
| Start Point Pin Primitive | FDRE/C                                     |
| End Point Pin Primitive   | DSP48E1/D[4]                               |
| Start Point Pin           | r_V_reg_919_pp0_iter8_reg_reg[27]/C        |
| End Point Pin             | dout__0/D[4]                               |
+---------------------------+--------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (396, 700)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4 | 11 |
+-----------------+-------------+-----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 131 | 93 | 42 | 39 | 13 | 14 |
+-----------------+-------------+-----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 332 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


