AST_H	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^#define AST_H$/;"	macro	line:30
AST	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^namespace AST$/;"	namespace	line:38
AstNodeType	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^	enum AstNodeType$/;"	enum	line:42	namespace:AST
AST_NONE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_NONE,$/;"	enumerator	line:44	enum:AST::AstNodeType
AST_DESIGN	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_DESIGN,$/;"	enumerator	line:45	enum:AST::AstNodeType
AST_MODULE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MODULE,$/;"	enumerator	line:46	enum:AST::AstNodeType
AST_TASK	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_TASK,$/;"	enumerator	line:47	enum:AST::AstNodeType
AST_FUNCTION	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_FUNCTION,$/;"	enumerator	line:48	enum:AST::AstNodeType
AST_DPI_FUNCTION	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_DPI_FUNCTION,$/;"	enumerator	line:49	enum:AST::AstNodeType
AST_WIRE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_WIRE,$/;"	enumerator	line:51	enum:AST::AstNodeType
AST_MEMORY	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MEMORY,$/;"	enumerator	line:52	enum:AST::AstNodeType
AST_AUTOWIRE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_AUTOWIRE,$/;"	enumerator	line:53	enum:AST::AstNodeType
AST_PARAMETER	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_PARAMETER,$/;"	enumerator	line:54	enum:AST::AstNodeType
AST_LOCALPARAM	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_LOCALPARAM,$/;"	enumerator	line:55	enum:AST::AstNodeType
AST_DEFPARAM	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_DEFPARAM,$/;"	enumerator	line:56	enum:AST::AstNodeType
AST_PARASET	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_PARASET,$/;"	enumerator	line:57	enum:AST::AstNodeType
AST_ARGUMENT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ARGUMENT,$/;"	enumerator	line:58	enum:AST::AstNodeType
AST_RANGE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_RANGE,$/;"	enumerator	line:59	enum:AST::AstNodeType
AST_MULTIRANGE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MULTIRANGE,$/;"	enumerator	line:60	enum:AST::AstNodeType
AST_CONSTANT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CONSTANT,$/;"	enumerator	line:61	enum:AST::AstNodeType
AST_REALVALUE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REALVALUE,$/;"	enumerator	line:62	enum:AST::AstNodeType
AST_CELLTYPE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CELLTYPE,$/;"	enumerator	line:63	enum:AST::AstNodeType
AST_IDENTIFIER	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_IDENTIFIER,$/;"	enumerator	line:64	enum:AST::AstNodeType
AST_PREFIX	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_PREFIX,$/;"	enumerator	line:65	enum:AST::AstNodeType
AST_ASSERT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ASSERT,$/;"	enumerator	line:66	enum:AST::AstNodeType
AST_ASSUME	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ASSUME,$/;"	enumerator	line:67	enum:AST::AstNodeType
AST_LIVE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_LIVE,$/;"	enumerator	line:68	enum:AST::AstNodeType
AST_FAIR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_FAIR,$/;"	enumerator	line:69	enum:AST::AstNodeType
AST_COVER	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_COVER,$/;"	enumerator	line:70	enum:AST::AstNodeType
AST_FCALL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_FCALL,$/;"	enumerator	line:72	enum:AST::AstNodeType
AST_TO_BITS	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_TO_BITS,$/;"	enumerator	line:73	enum:AST::AstNodeType
AST_TO_SIGNED	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_TO_SIGNED,$/;"	enumerator	line:74	enum:AST::AstNodeType
AST_TO_UNSIGNED	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_TO_UNSIGNED,$/;"	enumerator	line:75	enum:AST::AstNodeType
AST_CONCAT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CONCAT,$/;"	enumerator	line:76	enum:AST::AstNodeType
AST_REPLICATE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REPLICATE,$/;"	enumerator	line:77	enum:AST::AstNodeType
AST_BIT_NOT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_BIT_NOT,$/;"	enumerator	line:78	enum:AST::AstNodeType
AST_BIT_AND	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_BIT_AND,$/;"	enumerator	line:79	enum:AST::AstNodeType
AST_BIT_OR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_BIT_OR,$/;"	enumerator	line:80	enum:AST::AstNodeType
AST_BIT_XOR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_BIT_XOR,$/;"	enumerator	line:81	enum:AST::AstNodeType
AST_BIT_XNOR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_BIT_XNOR,$/;"	enumerator	line:82	enum:AST::AstNodeType
AST_REDUCE_AND	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REDUCE_AND,$/;"	enumerator	line:83	enum:AST::AstNodeType
AST_REDUCE_OR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REDUCE_OR,$/;"	enumerator	line:84	enum:AST::AstNodeType
AST_REDUCE_XOR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REDUCE_XOR,$/;"	enumerator	line:85	enum:AST::AstNodeType
AST_REDUCE_XNOR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REDUCE_XNOR,$/;"	enumerator	line:86	enum:AST::AstNodeType
AST_REDUCE_BOOL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REDUCE_BOOL,$/;"	enumerator	line:87	enum:AST::AstNodeType
AST_SHIFT_LEFT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_SHIFT_LEFT,$/;"	enumerator	line:88	enum:AST::AstNodeType
AST_SHIFT_RIGHT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_SHIFT_RIGHT,$/;"	enumerator	line:89	enum:AST::AstNodeType
AST_SHIFT_SLEFT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_SHIFT_SLEFT,$/;"	enumerator	line:90	enum:AST::AstNodeType
AST_SHIFT_SRIGHT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_SHIFT_SRIGHT,$/;"	enumerator	line:91	enum:AST::AstNodeType
AST_LT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_LT,$/;"	enumerator	line:92	enum:AST::AstNodeType
AST_LE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_LE,$/;"	enumerator	line:93	enum:AST::AstNodeType
AST_EQ	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_EQ,$/;"	enumerator	line:94	enum:AST::AstNodeType
AST_NE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_NE,$/;"	enumerator	line:95	enum:AST::AstNodeType
AST_EQX	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_EQX,$/;"	enumerator	line:96	enum:AST::AstNodeType
AST_NEX	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_NEX,$/;"	enumerator	line:97	enum:AST::AstNodeType
AST_GE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_GE,$/;"	enumerator	line:98	enum:AST::AstNodeType
AST_GT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_GT,$/;"	enumerator	line:99	enum:AST::AstNodeType
AST_ADD	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ADD,$/;"	enumerator	line:100	enum:AST::AstNodeType
AST_SUB	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_SUB,$/;"	enumerator	line:101	enum:AST::AstNodeType
AST_MUL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MUL,$/;"	enumerator	line:102	enum:AST::AstNodeType
AST_DIV	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_DIV,$/;"	enumerator	line:103	enum:AST::AstNodeType
AST_MOD	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MOD,$/;"	enumerator	line:104	enum:AST::AstNodeType
AST_POW	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_POW,$/;"	enumerator	line:105	enum:AST::AstNodeType
AST_POS	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_POS,$/;"	enumerator	line:106	enum:AST::AstNodeType
AST_NEG	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_NEG,$/;"	enumerator	line:107	enum:AST::AstNodeType
AST_LOGIC_AND	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_LOGIC_AND,$/;"	enumerator	line:108	enum:AST::AstNodeType
AST_LOGIC_OR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_LOGIC_OR,$/;"	enumerator	line:109	enum:AST::AstNodeType
AST_LOGIC_NOT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_LOGIC_NOT,$/;"	enumerator	line:110	enum:AST::AstNodeType
AST_TERNARY	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_TERNARY,$/;"	enumerator	line:111	enum:AST::AstNodeType
AST_MEMRD	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MEMRD,$/;"	enumerator	line:112	enum:AST::AstNodeType
AST_MEMWR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MEMWR,$/;"	enumerator	line:113	enum:AST::AstNodeType
AST_MEMINIT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MEMINIT,$/;"	enumerator	line:114	enum:AST::AstNodeType
AST_TCALL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_TCALL,$/;"	enumerator	line:116	enum:AST::AstNodeType
AST_ASSIGN	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ASSIGN,$/;"	enumerator	line:117	enum:AST::AstNodeType
AST_CELL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CELL,$/;"	enumerator	line:118	enum:AST::AstNodeType
AST_PRIMITIVE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_PRIMITIVE,$/;"	enumerator	line:119	enum:AST::AstNodeType
AST_CELLARRAY	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CELLARRAY,$/;"	enumerator	line:120	enum:AST::AstNodeType
AST_ALWAYS	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ALWAYS,$/;"	enumerator	line:121	enum:AST::AstNodeType
AST_INITIAL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_INITIAL,$/;"	enumerator	line:122	enum:AST::AstNodeType
AST_BLOCK	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_BLOCK,$/;"	enumerator	line:123	enum:AST::AstNodeType
AST_ASSIGN_EQ	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ASSIGN_EQ,$/;"	enumerator	line:124	enum:AST::AstNodeType
AST_ASSIGN_LE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_ASSIGN_LE,$/;"	enumerator	line:125	enum:AST::AstNodeType
AST_CASE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CASE,$/;"	enumerator	line:126	enum:AST::AstNodeType
AST_COND	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_COND,$/;"	enumerator	line:127	enum:AST::AstNodeType
AST_CONDX	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CONDX,$/;"	enumerator	line:128	enum:AST::AstNodeType
AST_CONDZ	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_CONDZ,$/;"	enumerator	line:129	enum:AST::AstNodeType
AST_DEFAULT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_DEFAULT,$/;"	enumerator	line:130	enum:AST::AstNodeType
AST_FOR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_FOR,$/;"	enumerator	line:131	enum:AST::AstNodeType
AST_WHILE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_WHILE,$/;"	enumerator	line:132	enum:AST::AstNodeType
AST_REPEAT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_REPEAT,$/;"	enumerator	line:133	enum:AST::AstNodeType
AST_GENVAR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_GENVAR,$/;"	enumerator	line:135	enum:AST::AstNodeType
AST_GENFOR	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_GENFOR,$/;"	enumerator	line:136	enum:AST::AstNodeType
AST_GENIF	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_GENIF,$/;"	enumerator	line:137	enum:AST::AstNodeType
AST_GENCASE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_GENCASE,$/;"	enumerator	line:138	enum:AST::AstNodeType
AST_GENBLOCK	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_GENBLOCK,$/;"	enumerator	line:139	enum:AST::AstNodeType
AST_POSEDGE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_POSEDGE,$/;"	enumerator	line:141	enum:AST::AstNodeType
AST_NEGEDGE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_NEGEDGE,$/;"	enumerator	line:142	enum:AST::AstNodeType
AST_EDGE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_EDGE,$/;"	enumerator	line:143	enum:AST::AstNodeType
AST_INTERFACE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_INTERFACE,$/;"	enumerator	line:145	enum:AST::AstNodeType
AST_INTERFACEPORT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_INTERFACEPORT,$/;"	enumerator	line:146	enum:AST::AstNodeType
AST_INTERFACEPORTTYPE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_INTERFACEPORTTYPE,$/;"	enumerator	line:147	enum:AST::AstNodeType
AST_MODPORT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MODPORT,$/;"	enumerator	line:148	enum:AST::AstNodeType
AST_MODPORTMEMBER	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_MODPORTMEMBER,$/;"	enumerator	line:149	enum:AST::AstNodeType
AST_PACKAGE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AST_PACKAGE$/;"	enumerator	line:150	enum:AST::AstNodeType
AstNode	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^	struct AstNode$/;"	struct	line:157	namespace:AST
hashidx_	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		unsigned int hashidx_;$/;"	member	line:160	struct:AST::AstNode
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		unsigned int hash() const { return hashidx_; }$/;"	function	line:161	struct:AST::AstNode	signature:() const
type	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AstNodeType type;$/;"	member	line:164	struct:AST::AstNode
children	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		std::vector<AstNode*> children;$/;"	member	line:167	struct:AST::AstNode
attributes	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		std::map<RTLIL::IdString, AstNode*> attributes;$/;"	member	line:170	struct:AST::AstNode
str	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		std::string str;$/;"	member	line:174	struct:AST::AstNode
taint	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		int taint;$/;"	member	line:175	struct:AST::AstNode
bits	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		std::vector<RTLIL::State> bits;$/;"	member	line:176	struct:AST::AstNode
is_input	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
is_output	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
is_reg	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
is_logic	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
is_signed	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
is_string	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
range_valid	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
range_swapped	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
was_checked	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool is_input, is_output, is_reg, is_logic, is_signed, is_string, range_valid, range_swapped, was_checked;$/;"	member	line:177	struct:AST::AstNode
port_id	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		int port_id, range_left, range_right;$/;"	member	line:178	struct:AST::AstNode
range_left	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		int port_id, range_left, range_right;$/;"	member	line:178	struct:AST::AstNode
range_right	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		int port_id, range_left, range_right;$/;"	member	line:178	struct:AST::AstNode
integer	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		uint32_t integer;$/;"	member	line:179	struct:AST::AstNode
realvalue	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		double realvalue;$/;"	member	line:180	struct:AST::AstNode
multirange_dimensions	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		std::vector<int> multirange_dimensions;$/;"	member	line:183	struct:AST::AstNode
id2ast	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AstNode *id2ast;$/;"	member	line:186	struct:AST::AstNode
basic_prep	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool basic_prep;$/;"	member	line:189	struct:AST::AstNode
filename	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		std::string filename;$/;"	member	line:194	struct:AST::AstNode
linenum	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		int linenum;$/;"	member	line:195	struct:AST::AstNode
mem2reg_flags	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		enum mem2reg_flags$/;"	enum	line:204	struct:AST::AstNode
MEM2REG_FL_ALL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_ALL       = 0x00000001,$/;"	enumerator	line:207	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_ASYNC	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_ASYNC     = 0x00000002,$/;"	enumerator	line:208	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_INIT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_INIT      = 0x00000004,$/;"	enumerator	line:209	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_FORCED	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_FORCED    = 0x00000100,$/;"	enumerator	line:212	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_SET_INIT	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_SET_INIT  = 0x00000200,$/;"	enumerator	line:213	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_SET_ELSE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_SET_ELSE  = 0x00000400,$/;"	enumerator	line:214	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_SET_ASYNC	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_SET_ASYNC = 0x00000800,$/;"	enumerator	line:215	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_EQ2	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_EQ2       = 0x00001000,$/;"	enumerator	line:216	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_CMPLX_LHS	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_CMPLX_LHS = 0x00002000,$/;"	enumerator	line:217	enum:AST::AstNode::mem2reg_flags
MEM2REG_FL_EQ1	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^			MEM2REG_FL_EQ1       = 0x01000000,$/;"	enumerator	line:220	enum:AST::AstNode::mem2reg_flags
varinfo_t	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		struct varinfo_t { RTLIL::Const val; int offset; bool is_signed; };$/;"	struct	line:237	struct:AST::AstNode
val	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		struct varinfo_t { RTLIL::Const val; int offset; bool is_signed; };$/;"	member	line:237	struct:AST::AstNode::varinfo_t
offset	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		struct varinfo_t { RTLIL::Const val; int offset; bool is_signed; };$/;"	member	line:237	struct:AST::AstNode::varinfo_t
is_signed	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		struct varinfo_t { RTLIL::Const val; int offset; bool is_signed; };$/;"	member	line:237	struct:AST::AstNode::varinfo_t
AstModule	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^	struct AstModule : RTLIL::Module {$/;"	struct	line:288	namespace:AST
ast	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		AstNode *ast;$/;"	member	line:289	struct:AST::AstModule
nolatches	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
nomeminit	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
nomem2reg	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
mem2reg	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
lib	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
noopt	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
icells	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
autowire	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		bool nolatches, nomeminit, nomem2reg, mem2reg, lib, noopt, icells, autowire;$/;"	member	line:290	struct:AST::AstModule
YS_OVERRIDE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		~AstModule() YS_OVERRIDE;$/;"	member	line:291	struct:AST::AstModule
YS_OVERRIDE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		RTLIL::IdString derive(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, bool mayfail) YS_OVERRIDE;$/;"	member	line:292	struct:AST::AstModule
YS_OVERRIDE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		RTLIL::IdString derive(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, dict<RTLIL::IdString, RTLIL::Module*> interfaces, dict<RTLIL::IdString, RTLIL::IdString> modports, bool mayfail) YS_OVERRIDE;$/;"	member	line:293	struct:AST::AstModule
YS_OVERRIDE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		void reprocess_module(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Module *> local_interfaces) YS_OVERRIDE;$/;"	member	line:295	struct:AST::AstModule
YS_OVERRIDE	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^		RTLIL::Module *clone() const YS_OVERRIDE;$/;"	member	line:296	struct:AST::AstModule
AST_INTERNAL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.h	/^namespace AST_INTERNAL$/;"	namespace	line:319
AST	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^namespace AST {$/;"	namespace	line:40	file:
current_filename	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	std::string current_filename;$/;"	member	line:41	namespace:AST	file:
set_line_num	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	void (*set_line_num)(int) = NULL;$/;"	member	line:42	namespace:AST	file:
get_line_num	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	int (*get_line_num)() = NULL;$/;"	member	line:43	namespace:AST	file:
AST_INTERNAL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^namespace AST_INTERNAL {$/;"	namespace	line:47	file:
flag_dump_ast1	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog, flag_dump_rtlil, flag_nolatches, flag_nomeminit;$/;"	member	line:48	namespace:AST_INTERNAL	file:
flag_dump_ast2	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog, flag_dump_rtlil, flag_nolatches, flag_nomeminit;$/;"	member	line:48	namespace:AST_INTERNAL	file:
flag_no_dump_ptr	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog, flag_dump_rtlil, flag_nolatches, flag_nomeminit;$/;"	member	line:48	namespace:AST_INTERNAL	file:
flag_dump_vlog	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog, flag_dump_rtlil, flag_nolatches, flag_nomeminit;$/;"	member	line:48	namespace:AST_INTERNAL	file:
flag_dump_rtlil	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog, flag_dump_rtlil, flag_nolatches, flag_nomeminit;$/;"	member	line:48	namespace:AST_INTERNAL	file:
flag_nolatches	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog, flag_dump_rtlil, flag_nolatches, flag_nomeminit;$/;"	member	line:48	namespace:AST_INTERNAL	file:
flag_nomeminit	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_dump_ast1, flag_dump_ast2, flag_no_dump_ptr, flag_dump_vlog, flag_dump_rtlil, flag_nolatches, flag_nomeminit;$/;"	member	line:48	namespace:AST_INTERNAL	file:
flag_nomem2reg	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_autowire;$/;"	member	line:49	namespace:AST_INTERNAL	file:
flag_mem2reg	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_autowire;$/;"	member	line:49	namespace:AST_INTERNAL	file:
flag_lib	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_autowire;$/;"	member	line:49	namespace:AST_INTERNAL	file:
flag_noopt	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_autowire;$/;"	member	line:49	namespace:AST_INTERNAL	file:
flag_icells	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_autowire;$/;"	member	line:49	namespace:AST_INTERNAL	file:
flag_autowire	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_autowire;$/;"	member	line:49	namespace:AST_INTERNAL	file:
current_ast	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	AstNode *current_ast, *current_ast_mod;$/;"	member	line:50	namespace:AST_INTERNAL	file:
current_ast_mod	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	AstNode *current_ast, *current_ast_mod;$/;"	member	line:50	namespace:AST_INTERNAL	file:
current_scope	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	std::map<std::string, AstNode*> current_scope;$/;"	member	line:51	namespace:AST_INTERNAL	file:
genRTLIL_subst_ptr	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	const dict<RTLIL::SigBit, RTLIL::SigBit> *genRTLIL_subst_ptr = NULL;$/;"	member	line:52	namespace:AST_INTERNAL	file:
ignoreThisSignalsInInitial	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	RTLIL::SigSpec ignoreThisSignalsInInitial;$/;"	member	line:53	namespace:AST_INTERNAL	file:
current_always	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	AstNode *current_always, *current_top_block, *current_block, *current_block_child;$/;"	member	line:54	namespace:AST_INTERNAL	file:
current_top_block	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	AstNode *current_always, *current_top_block, *current_block, *current_block_child;$/;"	member	line:54	namespace:AST_INTERNAL	file:
current_block	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	AstNode *current_always, *current_top_block, *current_block, *current_block_child;$/;"	member	line:54	namespace:AST_INTERNAL	file:
current_block_child	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	AstNode *current_always, *current_top_block, *current_block, *current_block_child;$/;"	member	line:54	namespace:AST_INTERNAL	file:
current_module	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	AstModule *current_module;$/;"	member	line:55	namespace:AST_INTERNAL	file:
current_always_clocked	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	bool current_always_clocked;$/;"	member	line:56	namespace:AST_INTERNAL	file:
type2str	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^std::string AST::type2str(AstNodeType type)$/;"	function	line:60	class:AST	signature:(AstNodeType type)
X	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^#define X(/;"	macro	line:64	file:
X	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^#undef X$/;"	macro	line:161	file:
get_bool_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^bool AstNode::get_bool_attribute(RTLIL::IdString id)$/;"	function	line:168	class:AstNode	signature:(RTLIL::IdString id)
AstNode	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode::AstNode(AstNodeType type, AstNode *child1, AstNode *child2, AstNode *child3)$/;"	function	line:182	class:AstNode	signature:(AstNodeType type, AstNode *child1, AstNode *child2, AstNode *child3)
clone	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode *AstNode::clone() const$/;"	function	line:216	class:AstNode	signature:() const
cloneInto	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AstNode::cloneInto(AstNode *other) const$/;"	function	line:228	class:AstNode	signature:(AstNode *other) const
delete_children	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AstNode::delete_children()$/;"	function	line:239	class:AstNode	signature:()
~AstNode	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode::~AstNode()$/;"	function	line:251	class:AstNode	signature:()
dumpAst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AstNode::dumpAst(FILE *f, std::string indent) const$/;"	function	line:258	class:AstNode	signature:(FILE *f, std::string indent) const
id2vl	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^static std::string id2vl(std::string txt)$/;"	function	line:325	file:	signature:(std::string txt)
dumpVlog	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AstNode::dumpVlog(FILE *f, std::string indent) const$/;"	function	line:341	class:AstNode	signature:(FILE *f, std::string indent) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^bool AstNode::operator==(const AstNode &other) const$/;"	function	line:646	class:AstNode	signature:(const AstNode &other) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^bool AstNode::operator!=(const AstNode &other) const$/;"	function	line:687	class:AstNode	signature:(const AstNode &other) const
contains	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^bool AstNode::contains(const AstNode *other) const$/;"	function	line:693	class:AstNode	signature:(const AstNode *other) const
mkconst_int	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode *AstNode::mkconst_int(uint32_t v, bool is_signed, int width)$/;"	function	line:704	class:AstNode	signature:(uint32_t v, bool is_signed, int width)
mkconst_bits	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode *AstNode::mkconst_bits(const std::vector<RTLIL::State> &v, bool is_signed)$/;"	function	line:720	class:AstNode	signature:(const std::vector<RTLIL::State> &v, bool is_signed)
mkconst_str	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode *AstNode::mkconst_str(const std::vector<RTLIL::State> &v)$/;"	function	line:738	class:AstNode	signature:(const std::vector<RTLIL::State> &v)
mkconst_str	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode *AstNode::mkconst_str(const std::string &str)$/;"	function	line:748	class:AstNode	signature:(const std::string &str)
bits_only_01	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^bool AstNode::bits_only_01() const$/;"	function	line:765	class:AstNode	signature:() const
bitsAsConst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::Const AstNode::bitsAsConst(int width, bool is_signed)$/;"	function	line:773	class:AstNode	signature:(int width, bool is_signed)
bitsAsConst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::Const AstNode::bitsAsConst(int width)$/;"	function	line:788	class:AstNode	signature:(int width)
asAttrConst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::Const AstNode::asAttrConst()$/;"	function	line:793	class:AstNode	signature:()
asParaConst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::Const AstNode::asParaConst()$/;"	function	line:808	class:AstNode	signature:()
asBool	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^bool AstNode::asBool() const$/;"	function	line:816	class:AstNode	signature:() const
isConst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^int AstNode::isConst() const$/;"	function	line:825	class:AstNode	signature:() const
asInt	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^uint64_t AstNode::asInt(bool is_signed)$/;"	function	line:834	class:AstNode	signature:(bool is_signed)
asReal	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^double AstNode::asReal(bool is_signed)$/;"	function	line:854	class:AstNode	signature:(bool is_signed)
realAsConst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::Const AstNode::realAsConst(int width)$/;"	function	line:882	class:AstNode	signature:(int width)
process_module	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^static AstModule* process_module(AstNode *ast, bool defer, AstNode *original_ast = NULL)$/;"	function	line:905	file:	signature:(AstNode *ast, bool defer, AstNode *original_ast = NULL)
process	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AST::process(RTLIL::Design *design, AstNode *ast, bool dump_ast1, bool dump_ast2, bool no_dump_ptr, bool dump_vlog, bool dump_rtlil,$/;"	function	line:1024	class:AST	signature:(RTLIL::Design *design, AstNode *ast, bool dump_ast1, bool dump_ast2, bool no_dump_ptr, bool dump_vlog, bool dump_rtlil, bool nolatches, bool nomeminit, bool nomem2reg, bool mem2reg, bool lib, bool noopt, bool icells, bool nooverwrite, bool overwrite, bool defer, bool autowire)
~AstModule	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstModule::~AstModule()$/;"	function	line:1090	class:AstModule	signature:()
split_modport_from_type	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^std::pair<std::string,std::string> AST::split_modport_from_type(std::string name_type)$/;"	function	line:1100	class:AST	signature:(std::string name_type)
find_modport	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^AstNode * AST::find_modport(AstNode *intf, std::string name)$/;"	function	line:1128	class:AST	signature:(AstNode *intf, std::string name)
explode_interface_port	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AST::explode_interface_port(AstNode *module_ast, RTLIL::Module * intfmodule, std::string intfname, AstNode *modport)$/;"	function	line:1138	class:AST	signature:(AstNode *module_ast, RTLIL::Module * intfmodule, std::string intfname, AstNode *modport)
reprocess_module	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AstModule::reprocess_module(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Module*> local_interfaces)$/;"	function	line:1176	class:AstModule	signature:(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Module*> local_interfaces)
derive	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::IdString AstModule::derive(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, dict<RTLIL::IdString, RTLIL::Module*> interfaces, dict<RTLIL::IdString, RTLIL::IdString> modports, bool mayfail)$/;"	function	line:1262	class:AstModule	signature:(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, dict<RTLIL::IdString, RTLIL::Module*> interfaces, dict<RTLIL::IdString, RTLIL::IdString> modports, bool mayfail)
derive	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::IdString AstModule::derive(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, bool mayfail)$/;"	function	line:1335	class:AstModule	signature:(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, bool mayfail)
derive_common	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^std::string AstModule::derive_common(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, AstNode **new_ast_out, bool)$/;"	function	line:1353	class:AstModule	signature:(RTLIL::Design *design, dict<RTLIL::IdString, RTLIL::Const> parameters, AstNode **new_ast_out, bool)
clone	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^RTLIL::Module *AstModule::clone() const$/;"	function	line:1430	class:AstModule	signature:() const
internal_line_num	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	int internal_line_num;$/;"	member	line:1451	namespace:__anon1	file:
internal_set_line_num	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	void internal_set_line_num(int n) {$/;"	function	line:1452	namespace:__anon1	signature:(int n)
internal_get_line_num	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^	int internal_get_line_num() {$/;"	function	line:1455	namespace:__anon1	signature:()
use_internal_line_num	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/ast.cc	/^void AST::use_internal_line_num()$/;"	function	line:1461	class:AST	signature:()
SIGTOOLS_H	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^#define SIGTOOLS_H$/;"	macro	line:21
SigPool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^struct SigPool$/;"	struct	line:27
bitDef_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	struct bitDef_t : public std::pair<RTLIL::Wire*, int> {$/;"	struct	line:29	struct:SigPool
bitDef_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^		bitDef_t() : std::pair<RTLIL::Wire*, int>(NULL, 0) { }$/;"	function	line:30	struct:SigPool::bitDef_t	signature:()
bitDef_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^		bitDef_t(const RTLIL::SigBit &bit) : std::pair<RTLIL::Wire*, int>(bit.wire, bit.offset) { }$/;"	function	line:31	struct:SigPool::bitDef_t	signature:(const RTLIL::SigBit &bit)
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^		unsigned int hash() const { return first->name.hash() + second; }$/;"	function	line:32	struct:SigPool::bitDef_t	signature:() const
bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	pool<bitDef_t> bits;$/;"	member	line:35	struct:SigPool
clear	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void clear()$/;"	function	line:37	struct:SigPool	signature:()
add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void add(RTLIL::SigSpec sig)$/;"	function	line:42	struct:SigPool	signature:(RTLIL::SigSpec sig)
add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void add(const SigPool &other)$/;"	function	line:49	struct:SigPool	signature:(const SigPool &other)
del	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void del(RTLIL::SigSpec sig)$/;"	function	line:55	struct:SigPool	signature:(RTLIL::SigSpec sig)
del	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void del(const SigPool &other)$/;"	function	line:62	struct:SigPool	signature:(const SigPool &other)
expand	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void expand(RTLIL::SigSpec from, RTLIL::SigSpec to)$/;"	function	line:68	struct:SigPool	signature:(RTLIL::SigSpec from, RTLIL::SigSpec to)
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigSpec extract(RTLIL::SigSpec sig)$/;"	function	line:78	struct:SigPool	signature:(RTLIL::SigSpec sig)
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigSpec remove(RTLIL::SigSpec sig)$/;"	function	line:87	struct:SigPool	signature:(RTLIL::SigSpec sig)
check	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	bool check(RTLIL::SigBit bit)$/;"	function	line:96	struct:SigPool	signature:(RTLIL::SigBit bit)
check_any	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	bool check_any(RTLIL::SigSpec sig)$/;"	function	line:101	struct:SigPool	signature:(RTLIL::SigSpec sig)
check_all	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	bool check_all(RTLIL::SigSpec sig)$/;"	function	line:109	struct:SigPool	signature:(RTLIL::SigSpec sig)
export_one	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigSpec export_one()$/;"	function	line:117	struct:SigPool	signature:()
export_all	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigSpec export_all()$/;"	function	line:124	struct:SigPool	signature:()
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	size_t size() const$/;"	function	line:132	struct:SigPool	signature:() const
SigSet	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^struct SigSet$/;"	struct	line:139
bitDef_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	struct bitDef_t : public std::pair<RTLIL::Wire*, int> {$/;"	struct	line:141	struct:SigSet
bitDef_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^		bitDef_t() : std::pair<RTLIL::Wire*, int>(NULL, 0) { }$/;"	function	line:142	struct:SigSet::bitDef_t	signature:()
bitDef_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^		bitDef_t(const RTLIL::SigBit &bit) : std::pair<RTLIL::Wire*, int>(bit.wire, bit.offset) { }$/;"	function	line:143	struct:SigSet::bitDef_t	signature:(const RTLIL::SigBit &bit)
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^		unsigned int hash() const { return first->name.hash() + second; }$/;"	function	line:144	struct:SigSet::bitDef_t	signature:() const
bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	dict<bitDef_t, std::set<T, Compare>> bits;$/;"	member	line:147	struct:SigSet
clear	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void clear()$/;"	function	line:149	struct:SigSet	signature:()
insert	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void insert(RTLIL::SigSpec sig, T data)$/;"	function	line:154	struct:SigSet	signature:(RTLIL::SigSpec sig, T data)
insert	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void insert(RTLIL::SigSpec sig, const std::set<T> &data)$/;"	function	line:161	struct:SigSet	signature:(RTLIL::SigSpec sig, const std::set<T> &data)
erase	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void erase(RTLIL::SigSpec sig)$/;"	function	line:168	struct:SigSet	signature:(RTLIL::SigSpec sig)
erase	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void erase(RTLIL::SigSpec sig, T data)$/;"	function	line:175	struct:SigSet	signature:(RTLIL::SigSpec sig, T data)
erase	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void erase(RTLIL::SigSpec sig, const std::set<T> &data)$/;"	function	line:182	struct:SigSet	signature:(RTLIL::SigSpec sig, const std::set<T> &data)
find	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void find(RTLIL::SigSpec sig, std::set<T> &result)$/;"	function	line:189	struct:SigSet	signature:(RTLIL::SigSpec sig, std::set<T> &result)
find	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void find(RTLIL::SigSpec sig, pool<T> &result)$/;"	function	line:198	struct:SigSet	signature:(RTLIL::SigSpec sig, pool<T> &result)
find	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	std::set<T> find(RTLIL::SigSpec sig)$/;"	function	line:207	struct:SigSet	signature:(RTLIL::SigSpec sig)
has	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	bool has(RTLIL::SigSpec sig)$/;"	function	line:214	struct:SigSet	signature:(RTLIL::SigSpec sig)
SigMap	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^struct SigMap$/;"	struct	line:223
database	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	mfp<SigBit> database;$/;"	member	line:225	struct:SigMap
SigMap	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	SigMap(RTLIL::Module *module = NULL)$/;"	function	line:227	struct:SigMap	signature:(RTLIL::Module *module = NULL)
swap	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void swap(SigMap &other)$/;"	function	line:233	struct:SigMap	signature:(SigMap &other)
clear	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void clear()$/;"	function	line:238	struct:SigMap	signature:()
set	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void set(RTLIL::Module *module)$/;"	function	line:243	struct:SigMap	signature:(RTLIL::Module *module)
add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void add(RTLIL::SigSpec from, RTLIL::SigSpec to)$/;"	function	line:256	struct:SigMap	signature:(RTLIL::SigSpec from, RTLIL::SigSpec to)
add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void add(RTLIL::SigSpec sig)$/;"	function	line:280	struct:SigMap	signature:(RTLIL::SigSpec sig)
apply	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void apply(RTLIL::SigBit &bit) const$/;"	function	line:289	struct:SigMap	signature:(RTLIL::SigBit &bit) const
apply	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	void apply(RTLIL::SigSpec &sig) const$/;"	function	line:294	struct:SigMap	signature:(RTLIL::SigSpec &sig) const
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigBit operator()(RTLIL::SigBit bit) const$/;"	function	line:300	struct:SigMap	signature:(RTLIL::SigBit bit) const
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigSpec operator()(RTLIL::SigSpec sig) const$/;"	function	line:306	struct:SigMap	signature:(RTLIL::SigSpec sig) const
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigSpec operator()(RTLIL::Wire *wire) const$/;"	function	line:312	struct:SigMap	signature:(RTLIL::Wire *wire) const
allbits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sigtools.h	/^	RTLIL::SigSpec allbits() const$/;"	function	line:319	struct:SigMap	signature:() const
TaintPropogateSig4	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^#define TaintPropogateSig4(/;"	macro	line:23	file:
TaintPropogateSig3	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^#define TaintPropogateSig3(/;"	macro	line:26	file:
TaintPropogateSig2	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^#define TaintPropogateSig2(/;"	macro	line:31	file:
TaintPropogateSig1	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^#define TaintPropogateSig1(/;"	macro	line:36	file:
read_next_line	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^static bool read_next_line(char *&buffer, size_t &buffer_size, int &line_count, std::istream &f)$/;"	function	line:39	file:	signature:(char *&buffer, size_t &buffer_size, int &line_count, std::istream &f)
wideports_split	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^static std::pair<RTLIL::IdString, int> wideports_split(std::string name)$/;"	function	line:73	file:	signature:(std::string name)
parse_blif	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^void parse_blif(RTLIL::Design *design, std::istream &f, std::string dff_name, bool run_clean, bool sop_mode, bool wideports)$/;"	function	line:96	signature:(RTLIL::Design *design, std::istream &f, std::string dff_name, bool run_clean, bool sop_mode, bool wideports)
BlifFrontend	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^struct BlifFrontend : public Frontend {$/;"	struct	line:597	file:
BlifFrontend	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^	BlifFrontend() : Frontend("blif", "read BLIF file") { }$/;"	function	line:598	struct:BlifFrontend	signature:()
BlifFrontend	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/blif/blifparse.cc	/^} BlifFrontend;$/;"	variable	line:639	typeref:struct:BlifFrontend
dump_const	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_const(std::ostream &f, const RTLIL::Const &data, int width, int offset, bool autoint)$/;"	function	line:33	class:ILANG_BACKEND	signature:(std::ostream &f, const RTLIL::Const &data, int width, int offset, bool autoint)
dump_sigchunk	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_sigchunk(std::ostream &f, const RTLIL::SigChunk &chunk, bool autoint)$/;"	function	line:86	class:ILANG_BACKEND	signature:(std::ostream &f, const RTLIL::SigChunk &chunk, bool autoint)
dump_sigspec	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_sigspec(std::ostream &f, const RTLIL::SigSpec &sig, bool autoint)$/;"	function	line:101	class:ILANG_BACKEND	signature:(std::ostream &f, const RTLIL::SigSpec &sig, bool autoint)
dump_wire	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_wire(std::ostream &f, std::string indent, const RTLIL::Wire *wire)$/;"	function	line:115	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::Wire *wire)
dump_memory	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_memory(std::ostream &f, std::string indent, const RTLIL::Memory *memory)$/;"	function	line:138	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::Memory *memory)
dump_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_cell(std::ostream &f, std::string indent, const RTLIL::Cell *cell)$/;"	function	line:155	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::Cell *cell)
dump_proc_case_body	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_proc_case_body(std::ostream &f, std::string indent, const RTLIL::CaseRule *cs)$/;"	function	line:176	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::CaseRule *cs)
dump_proc_switch	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_proc_switch(std::ostream &f, std::string indent, const RTLIL::SwitchRule *sw)$/;"	function	line:191	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::SwitchRule *sw)
dump_proc_sync	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_proc_sync(std::ostream &f, std::string indent, const RTLIL::SyncRule *sy)$/;"	function	line:219	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::SyncRule *sy)
dump_proc	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_proc(std::ostream &f, std::string indent, const RTLIL::Process *proc)$/;"	function	line:245	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::Process *proc)
dump_conn	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_conn(std::ostream &f, std::string indent, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)$/;"	function	line:259	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)
dump_module	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_module(std::ostream &f, std::string indent, RTLIL::Module *module, RTLIL::Design *design, bool only_selected, bool flag_m, bool flag_n)$/;"	function	line:268	class:ILANG_BACKEND	signature:(std::ostream &f, std::string indent, RTLIL::Module *module, RTLIL::Design *design, bool only_selected, bool flag_m, bool flag_n)
dump_design	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^void ILANG_BACKEND::dump_design(std::ostream &f, RTLIL::Design *design, bool only_selected, bool flag_m, bool flag_n)$/;"	function	line:346	class:ILANG_BACKEND	signature:(std::ostream &f, RTLIL::Design *design, bool only_selected, bool flag_m, bool flag_n)
IlangBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^struct IlangBackend : public Backend {$/;"	struct	line:384	file:
IlangBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^	IlangBackend() : Backend("ilang", "write design to ilang file") { }$/;"	function	line:385	struct:IlangBackend	signature:()
IlangBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^} IlangBackend;$/;"	variable	line:422	typeref:struct:IlangBackend
DumpPass	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^struct DumpPass : public Pass {$/;"	struct	line:424	file:
DumpPass	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^	DumpPass() : Pass("dump", "print parts of the design in ilang format") { }$/;"	function	line:425	struct:DumpPass	signature:()
DumpPass	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/ilang/ilang_backend.cc	/^} DumpPass;$/;"	variable	line:503	typeref:struct:DumpPass
TaintPropogateSig4	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^#define TaintPropogateSig4(/;"	macro	line:42	file:
TaintPropogateSig3	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^#define TaintPropogateSig3(/;"	macro	line:45	file:
TaintPropogateSig2	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^#define TaintPropogateSig2(/;"	macro	line:50	file:
TaintPropogateSig1	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^#define TaintPropogateSig1(/;"	macro	line:55	file:
uniop2rtlil	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^static RTLIL::SigSpec uniop2rtlil(AstNode *that, std::string type, int result_width, const RTLIL::SigSpec &arg, bool gen_attributes = true)$/;"	function	line:59	file:	signature:(AstNode *that, std::string type, int result_width, const RTLIL::SigSpec &arg, bool gen_attributes = true)
widthExtend	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^static void widthExtend(AstNode *that, RTLIL::SigSpec &sig, int width, bool is_signed)$/;"	function	line:88	file:	signature:(AstNode *that, RTLIL::SigSpec &sig, int width, bool is_signed)
binop2rtlil	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^static RTLIL::SigSpec binop2rtlil(AstNode *that, std::string type, int result_width, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)$/;"	function	line:121	file:	signature:(AstNode *that, std::string type, int result_width, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)
mux2rtlil	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^static RTLIL::SigSpec mux2rtlil(AstNode *that, const RTLIL::SigSpec &cond, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)$/;"	function	line:155	file:	signature:(AstNode *that, const RTLIL::SigSpec &cond, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)
ProcessGenerator	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^struct AST_INTERNAL::ProcessGenerator$/;"	struct	line:186	class:AST_INTERNAL	file:
always	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	AstNode *always;$/;"	member	line:189	struct:AST_INTERNAL::ProcessGenerator	file:
initSyncSignals	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	RTLIL::SigSpec initSyncSignals;$/;"	member	line:190	struct:AST_INTERNAL::ProcessGenerator	file:
proc	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	RTLIL::Process *proc;$/;"	member	line:191	struct:AST_INTERNAL::ProcessGenerator	file:
outputSignals	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	RTLIL::SigSpec outputSignals;$/;"	member	line:192	struct:AST_INTERNAL::ProcessGenerator	file:
current_case	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	RTLIL::CaseRule *current_case;$/;"	member	line:195	struct:AST_INTERNAL::ProcessGenerator	file:
subst_rvalue_map	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	stackmap<RTLIL::SigBit, RTLIL::SigBit> subst_rvalue_map;$/;"	member	line:202	struct:AST_INTERNAL::ProcessGenerator	file:
subst_lvalue_map	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	stackmap<RTLIL::SigBit, RTLIL::SigBit> subst_lvalue_map;$/;"	member	line:208	struct:AST_INTERNAL::ProcessGenerator	file:
new_temp_count	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	std::map<RTLIL::Wire*, int> new_temp_count;$/;"	member	line:212	struct:AST_INTERNAL::ProcessGenerator	file:
init_lvalue	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	RTLIL::SigSpec init_lvalue, init_rvalue;$/;"	member	line:215	struct:AST_INTERNAL::ProcessGenerator	file:
init_rvalue	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	RTLIL::SigSpec init_lvalue, init_rvalue;$/;"	member	line:215	struct:AST_INTERNAL::ProcessGenerator	file:
ProcessGenerator	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	ProcessGenerator(AstNode *always, RTLIL::SigSpec initSyncSignalsArg = RTLIL::SigSpec()) : always(always), initSyncSignals(initSyncSignalsArg)$/;"	function	line:217	struct:AST_INTERNAL::ProcessGenerator	signature:(AstNode *always, RTLIL::SigSpec initSyncSignalsArg = RTLIL::SigSpec())
remove_unwanted_lvalue_bits	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	void remove_unwanted_lvalue_bits(RTLIL::SigSpec &lhs, RTLIL::SigSpec &rhs)$/;"	function	line:321	struct:AST_INTERNAL::ProcessGenerator	signature:(RTLIL::SigSpec &lhs, RTLIL::SigSpec &rhs)
new_temp_signal	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	RTLIL::SigSpec new_temp_signal(RTLIL::SigSpec sig)$/;"	function	line:338	struct:AST_INTERNAL::ProcessGenerator	signature:(RTLIL::SigSpec sig)
collect_lvalues	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	void collect_lvalues(RTLIL::SigSpec &reg, AstNode *ast, bool type_eq, bool type_le, bool run_sort_and_unify = true)$/;"	function	line:367	struct:AST_INTERNAL::ProcessGenerator	signature:(RTLIL::SigSpec &reg, AstNode *ast, bool type_eq, bool type_le, bool run_sort_and_unify = true)
removeSignalFromCaseTree	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	void removeSignalFromCaseTree(const RTLIL::SigSpec &pattern, RTLIL::CaseRule *cs)$/;"	function	line:417	struct:AST_INTERNAL::ProcessGenerator	signature:(const RTLIL::SigSpec &pattern, RTLIL::CaseRule *cs)
addChunkActions	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	void addChunkActions(std::vector<RTLIL::SigSig> &actions, RTLIL::SigSpec lvalue, RTLIL::SigSpec rvalue, bool inSyncRule = false)$/;"	function	line:429	struct:AST_INTERNAL::ProcessGenerator	signature:(std::vector<RTLIL::SigSig> &actions, RTLIL::SigSpec lvalue, RTLIL::SigSpec rvalue, bool inSyncRule = false)
processAst	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^	void processAst(AstNode *ast)$/;"	function	line:451	struct:AST_INTERNAL::ProcessGenerator	signature:(AstNode *ast)
detectSignWidthWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint, bool *found_real)$/;"	function	line:588	class:AstNode	signature:(int &width_hint, bool &sign_hint, bool *found_real)
detectSignWidth	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^void AstNode::detectSignWidth(int &width_hint, bool &sign_hint, bool *found_real)$/;"	function	line:823	class:AstNode	signature:(int &width_hint, bool &sign_hint, bool *found_real)
genRTLIL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)$/;"	function	line:839	class:AstNode	signature:(int width_hint, bool sign_hint)
genWidthRTLIL	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/ast/genrtlil.cc	/^RTLIL::SigSpec AstNode::genWidthRTLIL(int width, const dict<RTLIL::SigBit, RTLIL::SigBit> *new_subst_ptr)$/;"	function	line:1602	class:AstNode	signature:(int width, const dict<RTLIL::SigBit, RTLIL::SigBit> *new_subst_ptr)
TaintPropogateSig4	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^#define TaintPropogateSig4(/;"	macro	line:25	file:
TaintPropogateSig3	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^#define TaintPropogateSig3(/;"	macro	line:28	file:
TaintPropogateSig2	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^#define TaintPropogateSig2(/;"	macro	line:33	file:
TaintPropogateSig1	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^#define TaintPropogateSig1(/;"	macro	line:38	file:
token_t	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^struct token_t {$/;"	struct	line:41	file:
type	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^	char type;$/;"	member	line:42	struct:token_t	file:
sig	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^	RTLIL::SigSpec sig;$/;"	member	line:43	struct:token_t	file:
token_t	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^	token_t (char t) : type(t) { }$/;"	function	line:44	struct:token_t	signature:(char t)
token_t	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^	token_t (char t, RTLIL::SigSpec s) : type(t), sig(s) { }$/;"	function	line:45	struct:token_t	signature:(char t, RTLIL::SigSpec s)
parse_func_identifier	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static RTLIL::SigSpec parse_func_identifier(RTLIL::Module *module, const char *&expr)$/;"	function	line:48	file:	signature:(RTLIL::Module *module, const char *&expr)
create_inv_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static RTLIL::SigSpec create_inv_cell(RTLIL::Module *module, RTLIL::SigSpec A)$/;"	function	line:71	file:	signature:(RTLIL::Module *module, RTLIL::SigSpec A)
create_xor_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static RTLIL::SigSpec create_xor_cell(RTLIL::Module *module, RTLIL::SigSpec A, RTLIL::SigSpec B)$/;"	function	line:81	file:	signature:(RTLIL::Module *module, RTLIL::SigSpec A, RTLIL::SigSpec B)
create_and_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static RTLIL::SigSpec create_and_cell(RTLIL::Module *module, RTLIL::SigSpec A, RTLIL::SigSpec B)$/;"	function	line:92	file:	signature:(RTLIL::Module *module, RTLIL::SigSpec A, RTLIL::SigSpec B)
create_or_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static RTLIL::SigSpec create_or_cell(RTLIL::Module *module, RTLIL::SigSpec A, RTLIL::SigSpec B)$/;"	function	line:103	file:	signature:(RTLIL::Module *module, RTLIL::SigSpec A, RTLIL::SigSpec B)
parse_func_reduce	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static bool parse_func_reduce(RTLIL::Module *module, std::vector<token_t> &stack, token_t next_token)$/;"	function	line:114	file:	signature:(RTLIL::Module *module, std::vector<token_t> &stack, token_t next_token)
parse_func_expr	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static RTLIL::SigSpec parse_func_expr(RTLIL::Module *module, const char *expr)$/;"	function	line:202	file:	signature:(RTLIL::Module *module, const char *expr)
create_ff	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static void create_ff(RTLIL::Module *module, LibertyAst *node)$/;"	function	line:240	file:	signature:(RTLIL::Module *module, LibertyAst *node)
create_latch	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^static bool create_latch(RTLIL::Module *module, LibertyAst *node, bool flag_ignore_miss_data_latch)$/;"	function	line:319	file:	signature:(RTLIL::Module *module, LibertyAst *node, bool flag_ignore_miss_data_latch)
parse_type_map	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^void parse_type_map(std::map<std::string, std::tuple<int, int, bool>> &type_map, LibertyAst *ast)$/;"	function	line:441	signature:(std::map<std::string, std::tuple<int, int, bool>> &type_map, LibertyAst *ast)
LibertyFrontend	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^struct LibertyFrontend : public Frontend {$/;"	struct	line:482	file:
LibertyFrontend	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^	LibertyFrontend() : Frontend("liberty", "read cells from liberty file") { }$/;"	function	line:483	struct:LibertyFrontend	signature:()
LibertyFrontend	/Users/ziqiaozhou/zzdiss/codes/yosys/frontends/liberty/liberty.cc	/^} LibertyFrontend;$/;"	variable	line:735	typeref:struct:LibertyFrontend
TaintPropogateSig4	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^#define TaintPropogateSig4(/;"	macro	line:30	file:
TaintPropogateSig3	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^#define TaintPropogateSig3(/;"	macro	line:33	file:
TaintPropogateSig2	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^#define TaintPropogateSig2(/;"	macro	line:38	file:
TaintPropogateSig1	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^#define TaintPropogateSig1(/;"	macro	line:43	file:
find_any_lvalue	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^RTLIL::SigSpec find_any_lvalue(const RTLIL::Process *proc)$/;"	function	line:46	signature:(const RTLIL::Process *proc)
gen_dffsr_complex	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^void gen_dffsr_complex(RTLIL::Module *mod, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, RTLIL::SigSpec clk, bool clk_polarity,$/;"	function	line:71	signature:(RTLIL::Module *mod, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, RTLIL::SigSpec clk, bool clk_polarity, std::map<RTLIL::SigSpec, std::set<RTLIL::SyncRule*>> &async_rules, RTLIL::Process *proc)
gen_dffsr	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^void gen_dffsr(RTLIL::Module *mod, RTLIL::SigSpec sig_in, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_out,$/;"	function	line:168	signature:(RTLIL::Module *mod, RTLIL::SigSpec sig_in, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_out, bool clk_polarity, bool set_polarity, RTLIL::SigSpec clk, RTLIL::SigSpec set, RTLIL::Process *proc)
gen_dff	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^void gen_dff(RTLIL::Module *mod, RTLIL::SigSpec sig_in, RTLIL::Const val_rst, RTLIL::SigSpec sig_out,$/;"	function	line:221	signature:(RTLIL::Module *mod, RTLIL::SigSpec sig_in, RTLIL::Const val_rst, RTLIL::SigSpec sig_out, bool clk_polarity, bool arst_polarity, RTLIL::SigSpec clk, RTLIL::SigSpec *arst, RTLIL::Process *proc)
proc_dff	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^void proc_dff(RTLIL::Module *mod, RTLIL::Process *proc, ConstEval &ce)$/;"	function	line:256	signature:(RTLIL::Module *mod, RTLIL::Process *proc, ConstEval &ce)
ProcDffPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^struct ProcDffPass : public Pass {$/;"	struct	line:401	file:
ProcDffPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^	ProcDffPass() : Pass("proc_dff", "extract flip-flops from processes") { }$/;"	function	line:402	struct:ProcDffPass	signature:()
ProcDffPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_dff.cc	/^} ProcDffPass;$/;"	variable	line:427	typeref:struct:ProcDffPass
did_something	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^bool did_something;$/;"	variable	line:32
replace_undriven	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^void replace_undriven(RTLIL::Design *design, RTLIL::Module *module)$/;"	function	line:34	signature:(RTLIL::Design *design, RTLIL::Module *module)
replace_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^void replace_cell(SigMap &assign_map, RTLIL::Module *module, RTLIL::Cell *cell, std::string info, std::string out_port, RTLIL::SigSpec out_val)$/;"	function	line:76	signature:(SigMap &assign_map, RTLIL::Module *module, RTLIL::Cell *cell, std::string info, std::string out_port, RTLIL::SigSpec out_val)
group_cell_inputs	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^bool group_cell_inputs(RTLIL::Module *module, RTLIL::Cell *cell, bool commutative, SigMap &sigmap)$/;"	function	line:91	signature:(RTLIL::Module *module, RTLIL::Cell *cell, bool commutative, SigMap &sigmap)
handle_polarity_inv	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^void handle_polarity_inv(Cell *cell, IdString port, IdString param, const SigMap &assign_map, const dict<RTLIL::SigSpec, RTLIL::SigSpec> &invert_map)$/;"	function	line:189	signature:(Cell *cell, IdString port, IdString param, const SigMap &assign_map, const dict<RTLIL::SigSpec, RTLIL::SigSpec> &invert_map)
handle_clkpol_celltype_swap	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^void handle_clkpol_celltype_swap(Cell *cell, string type1, string type2, IdString port, const SigMap &assign_map, const dict<RTLIL::SigSpec, RTLIL::SigSpec> &invert_map)$/;"	function	line:201	signature:(Cell *cell, string type1, string type2, IdString port, const SigMap &assign_map, const dict<RTLIL::SigSpec, RTLIL::SigSpec> &invert_map)
is_one_or_minus_one	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^bool is_one_or_minus_one(const Const &value, bool is_signed, bool &is_negative)$/;"	function	line:231	signature:(const Const &value, bool is_signed, bool &is_negative)
get_highest_hot_index	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^int get_highest_hot_index(RTLIL::SigSpec signal)$/;"	function	line:262	signature:(RTLIL::SigSpec signal)
get_onehot_bit_index	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^int get_onehot_bit_index(RTLIL::SigSpec signal)$/;"	function	line:280	signature:(RTLIL::SigSpec signal)
replace_const_cells	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool consume_x, bool mux_undef, bool mux_bool, bool do_fine, bool keepdc, bool clkinv)$/;"	function	line:301	signature:(RTLIL::Design *design, RTLIL::Module *module, bool consume_x, bool mux_undef, bool mux_bool, bool do_fine, bool keepdc, bool clkinv)
ACTION_DO	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#define ACTION_DO(/;"	macro	line:346	file:
ACTION_DO_Y	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#define ACTION_DO_Y(/;"	macro	line:347	file:
FOLD_1ARG_CELL	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#define FOLD_1ARG_CELL(/;"	macro	line:1073	file:
FOLD_2ARG_CELL	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#define FOLD_2ARG_CELL(/;"	macro	line:1087	file:
ACTION_DO	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#undef ACTION_DO$/;"	macro	line:1501	file:
ACTION_DO_Y	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#undef ACTION_DO_Y$/;"	macro	line:1502	file:
FOLD_1ARG_CELL	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#undef FOLD_1ARG_CELL$/;"	macro	line:1503	file:
FOLD_2ARG_CELL	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^#undef FOLD_2ARG_CELL$/;"	macro	line:1504	file:
OptExprPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^struct OptExprPass : public Pass {$/;"	struct	line:1508	file:
OptExprPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^	OptExprPass() : Pass("opt_expr", "perform const folding and simple expression rewriting") { }$/;"	function	line:1509	struct:OptExprPass	signature:()
OptExprPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/opt/opt_expr.cc	/^} OptExprPass;$/;"	variable	line:1611	typeref:struct:OptExprPass
TAINT_HEADER	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/taint.h	/^#define TAINT_HEADER$/;"	macro	line:2
TaintPropogateSig4	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/taint.h	/^#define TaintPropogateSig4(/;"	macro	line:3
TaintPropogateSig3	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/taint.h	/^#define TaintPropogateSig3(/;"	macro	line:6
TaintPropogateSig2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/taint.h	/^#define TaintPropogateSig2(/;"	macro	line:11
TaintPropogateSig1	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/taint.h	/^#define TaintPropogateSig1(/;"	macro	line:16
destruct_guard	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::IdString::destruct_guard_t RTLIL::IdString::destruct_guard;$/;"	member	line:31	class:RTLIL::IdString	file:
global_refcount_storage_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<int> RTLIL::IdString::global_refcount_storage_;$/;"	member	line:32	class:RTLIL::IdString	file:
global_id_storage_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<char*> RTLIL::IdString::global_id_storage_;$/;"	member	line:33	class:RTLIL::IdString	file:
global_id_index_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^dict<char*, int, hash_cstr_ops> RTLIL::IdString::global_id_index_;$/;"	member	line:34	class:RTLIL::IdString	file:
global_free_idx_list_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<int> RTLIL::IdString::global_free_idx_list_;$/;"	member	line:35	class:RTLIL::IdString	file:
Const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Const::Const()$/;"	function	line:38	class:RTLIL::Const	signature:()
Const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Const::Const(std::string str)$/;"	function	line:43	class:RTLIL::Const	signature:(std::string str)
Const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Const::Const(int val, int width)$/;"	function	line:55	class:RTLIL::Const	signature:(int val, int width)
Const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Const::Const(RTLIL::State bit, int width)$/;"	function	line:64	class:RTLIL::Const	signature:(RTLIL::State bit, int width)
Const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Const::Const(const std::vector<bool> &bits)$/;"	function	line:71	class:RTLIL::Const	signature:(const std::vector<bool> &bits)
operator <	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::operator <(const RTLIL::Const &other) const$/;"	function	line:78	class:RTLIL::Const	signature:(const RTLIL::Const &other) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::operator ==(const RTLIL::Const &other) const$/;"	function	line:88	class:RTLIL::Const	signature:(const RTLIL::Const &other) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::operator !=(const RTLIL::Const &other) const$/;"	function	line:93	class:RTLIL::Const	signature:(const RTLIL::Const &other) const
as_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::as_bool() const$/;"	function	line:98	class:RTLIL::Const	signature:() const
as_int	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^int RTLIL::Const::as_int(bool is_signed) const$/;"	function	line:106	class:RTLIL::Const	signature:(bool is_signed) const
as_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::string RTLIL::Const::as_string() const$/;"	function	line:118	class:RTLIL::Const	signature:() const
from_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Const RTLIL::Const::from_string(std::string str)$/;"	function	line:133	class:RTLIL::Const	signature:(std::string str)
decode_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::string RTLIL::Const::decode_string() const$/;"	function	line:148	class:RTLIL::Const	signature:() const
is_fully_zero	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::is_fully_zero() const$/;"	function	line:165	class:RTLIL::Const	signature:() const
is_fully_ones	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::is_fully_ones() const$/;"	function	line:176	class:RTLIL::Const	signature:() const
is_fully_def	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::is_fully_def() const$/;"	function	line:187	class:RTLIL::Const	signature:() const
is_fully_undef	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Const::is_fully_undef() const$/;"	function	line:198	class:RTLIL::Const	signature:() const
set_bool_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::AttrObject::set_bool_attribute(RTLIL::IdString id)$/;"	function	line:209	class:RTLIL::AttrObject	signature:(RTLIL::IdString id)
get_bool_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::AttrObject::get_bool_attribute(RTLIL::IdString id) const$/;"	function	line:214	class:RTLIL::AttrObject	signature:(RTLIL::IdString id) const
set_strpool_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::AttrObject::set_strpool_attribute(RTLIL::IdString id, const pool<string> &data)$/;"	function	line:221	class:RTLIL::AttrObject	signature:(RTLIL::IdString id, const pool<string> &data)
add_strpool_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::AttrObject::add_strpool_attribute(RTLIL::IdString id, const pool<string> &data)$/;"	function	line:232	class:RTLIL::AttrObject	signature:(RTLIL::IdString id, const pool<string> &data)
get_strpool_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^pool<string> RTLIL::AttrObject::get_strpool_attribute(RTLIL::IdString id) const$/;"	function	line:240	class:RTLIL::AttrObject	signature:(RTLIL::IdString id) const
set_src_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::AttrObject::set_src_attribute(const std::string &src)$/;"	function	line:249	class:RTLIL::AttrObject	signature:(const std::string &src)
get_src_attribute	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::string RTLIL::AttrObject::get_src_attribute() const$/;"	function	line:257	class:RTLIL::AttrObject	signature:() const
selected_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Selection::selected_module(RTLIL::IdString mod_name) const$/;"	function	line:265	class:RTLIL::Selection	signature:(RTLIL::IdString mod_name) const
selected_whole_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Selection::selected_whole_module(RTLIL::IdString mod_name) const$/;"	function	line:276	class:RTLIL::Selection	signature:(RTLIL::IdString mod_name) const
selected_member	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Selection::selected_member(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const$/;"	function	line:285	class:RTLIL::Selection	signature:(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const
optimize	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Selection::optimize(RTLIL::Design *design)$/;"	function	line:297	class:RTLIL::Selection	signature:(RTLIL::Design *design)
Design	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Design::Design()$/;"	function	line:354	class:RTLIL::Design	signature:()
~Design	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Design::~Design()$/;"	function	line:364	class:RTLIL::Design	signature:()
modules	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::ObjRange<RTLIL::Module*> RTLIL::Design::modules()$/;"	function	line:374	class:RTLIL::Design	signature:()
module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Module *RTLIL::Design::module(RTLIL::IdString name)$/;"	function	line:379	class:RTLIL::Design	signature:(RTLIL::IdString name)
top_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Module *RTLIL::Design::top_module()$/;"	function	line:384	class:RTLIL::Design	signature:()
add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::add(RTLIL::Module *module)$/;"	function	line:399	class:RTLIL::Design	signature:(RTLIL::Module *module)
addModule	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Module *RTLIL::Design::addModule(RTLIL::IdString name)$/;"	function	line:415	class:RTLIL::Design	signature:(RTLIL::IdString name)
scratchpad_unset	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::scratchpad_unset(std::string varname)$/;"	function	line:436	class:RTLIL::Design	signature:(std::string varname)
scratchpad_set_int	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::scratchpad_set_int(std::string varname, int value)$/;"	function	line:441	class:RTLIL::Design	signature:(std::string varname, int value)
scratchpad_set_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::scratchpad_set_bool(std::string varname, bool value)$/;"	function	line:446	class:RTLIL::Design	signature:(std::string varname, bool value)
scratchpad_set_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::scratchpad_set_string(std::string varname, std::string value)$/;"	function	line:451	class:RTLIL::Design	signature:(std::string varname, std::string value)
scratchpad_get_int	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^int RTLIL::Design::scratchpad_get_int(std::string varname, int default_value) const$/;"	function	line:456	class:RTLIL::Design	signature:(std::string varname, int default_value) const
scratchpad_get_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Design::scratchpad_get_bool(std::string varname, bool default_value) const$/;"	function	line:474	class:RTLIL::Design	signature:(std::string varname, bool default_value) const
scratchpad_get_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::string RTLIL::Design::scratchpad_get_string(std::string varname, std::string default_value) const$/;"	function	line:490	class:RTLIL::Design	signature:(std::string varname, std::string default_value) const
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::remove(RTLIL::Module *module)$/;"	function	line:497	class:RTLIL::Design	signature:(RTLIL::Module *module)
rename	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::rename(RTLIL::Module *module, RTLIL::IdString new_name)$/;"	function	line:512	class:RTLIL::Design	signature:(RTLIL::Module *module, RTLIL::IdString new_name)
sort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::sort()$/;"	function	line:519	class:RTLIL::Design	signature:()
check	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::check()$/;"	function	line:527	class:RTLIL::Design	signature:()
optimize	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Design::optimize()$/;"	function	line:539	class:RTLIL::Design	signature:()
selected_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Design::selected_module(RTLIL::IdString mod_name) const$/;"	function	line:549	class:RTLIL::Design	signature:(RTLIL::IdString mod_name) const
selected_whole_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Design::selected_whole_module(RTLIL::IdString mod_name) const$/;"	function	line:558	class:RTLIL::Design	signature:(RTLIL::IdString mod_name) const
selected_member	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Design::selected_member(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const$/;"	function	line:567	class:RTLIL::Design	signature:(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const
selected_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Design::selected_module(RTLIL::Module *mod) const$/;"	function	line:576	class:RTLIL::Design	signature:(RTLIL::Module *mod) const
selected_whole_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Design::selected_whole_module(RTLIL::Module *mod) const$/;"	function	line:581	class:RTLIL::Design	signature:(RTLIL::Module *mod) const
selected_modules	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<RTLIL::Module*> RTLIL::Design::selected_modules() const$/;"	function	line:586	class:RTLIL::Design	signature:() const
selected_whole_modules	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<RTLIL::Module*> RTLIL::Design::selected_whole_modules() const$/;"	function	line:596	class:RTLIL::Design	signature:() const
selected_whole_modules_warn	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<RTLIL::Module*> RTLIL::Design::selected_whole_modules_warn() const$/;"	function	line:606	class:RTLIL::Design	signature:() const
Module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Module::Module()$/;"	function	line:620	class:RTLIL::Module	signature:()
~Module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Module::~Module()$/;"	function	line:631	class:RTLIL::Module	signature:()
reprocess_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::reprocess_module(RTLIL::Design *, dict<RTLIL::IdString, RTLIL::Module *>)$/;"	function	line:643	class:RTLIL::Module	signature:(RTLIL::Design *, dict<RTLIL::IdString, RTLIL::Module *>)
derive	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::IdString RTLIL::Module::derive(RTLIL::Design*, dict<RTLIL::IdString, RTLIL::Const>, bool mayfail)$/;"	function	line:648	class:RTLIL::Module	signature:(RTLIL::Design*, dict<RTLIL::IdString, RTLIL::Const>, bool mayfail)
derive	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::IdString RTLIL::Module::derive(RTLIL::Design*, dict<RTLIL::IdString, RTLIL::Const>, dict<RTLIL::IdString, RTLIL::Module*>, dict<RTLIL::IdString, RTLIL::IdString>, bool mayfail)$/;"	function	line:656	class:RTLIL::Module	signature:(RTLIL::Design*, dict<RTLIL::IdString, RTLIL::Const>, dict<RTLIL::IdString, RTLIL::Module*>, dict<RTLIL::IdString, RTLIL::IdString>, bool mayfail)
count_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^size_t RTLIL::Module::count_id(RTLIL::IdString id)$/;"	function	line:663	class:RTLIL::Module	signature:(RTLIL::IdString id)
InternalCellChecker	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^	struct InternalCellChecker$/;"	struct	line:670	namespace:__anon1	file:
module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		RTLIL::Module *module;$/;"	member	line:672	struct:__anon1::InternalCellChecker	file:
cell	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		RTLIL::Cell *cell;$/;"	member	line:673	struct:__anon1::InternalCellChecker	file:
expected_params	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		pool<RTLIL::IdString> expected_params, expected_ports;$/;"	member	line:674	struct:__anon1::InternalCellChecker	file:
expected_ports	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		pool<RTLIL::IdString> expected_params, expected_ports;$/;"	member	line:674	struct:__anon1::InternalCellChecker	file:
InternalCellChecker	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		InternalCellChecker(RTLIL::Module *module, RTLIL::Cell *cell) : module(module), cell(cell) { }$/;"	function	line:676	struct:__anon1::InternalCellChecker	signature:(RTLIL::Module *module, RTLIL::Cell *cell)
error	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		void error(int linenr)$/;"	function	line:678	struct:__anon1::InternalCellChecker	signature:(int linenr)
param	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		int param(const char *name)$/;"	function	line:688	struct:__anon1::InternalCellChecker	signature:(const char *name)
param_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		int param_bool(const char *name)$/;"	function	line:696	struct:__anon1::InternalCellChecker	signature:(const char *name)
param_bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		void param_bits(const char *name, int width)$/;"	function	line:706	struct:__anon1::InternalCellChecker	signature:(const char *name, int width)
port	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		void port(const char *name, int width)$/;"	function	line:713	struct:__anon1::InternalCellChecker	signature:(const char *name, int width)
check_expected	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		void check_expected(bool check_matched_sign = true)$/;"	function	line:722	struct:__anon1::InternalCellChecker	signature:(bool check_matched_sign = true)
check_gate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		void check_gate(const char *ports)$/;"	function	line:739	struct:__anon1::InternalCellChecker	signature:(const char *ports)
check	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		void check()$/;"	function	line:771	struct:__anon1::InternalCellChecker	signature:()
sort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::sort()$/;"	function	line:1228	class:RTLIL::Module	signature:()
check	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::check()$/;"	function	line:1243	class:RTLIL::Module	signature:()
optimize	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::optimize()$/;"	function	line:1314	class:RTLIL::Module	signature:()
cloneInto	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::cloneInto(RTLIL::Module *new_mod) const$/;"	function	line:1318	class:RTLIL::Module	signature:(RTLIL::Module *new_mod) const
clone	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Module *RTLIL::Module::clone() const$/;"	function	line:1362	class:RTLIL::Module	signature:() const
has_memories	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Module::has_memories() const$/;"	function	line:1370	class:RTLIL::Module	signature:() const
has_processes	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Module::has_processes() const$/;"	function	line:1375	class:RTLIL::Module	signature:() const
has_memories_warn	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Module::has_memories_warn() const$/;"	function	line:1380	class:RTLIL::Module	signature:() const
has_processes_warn	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Module::has_processes_warn() const$/;"	function	line:1387	class:RTLIL::Module	signature:() const
selected_wires	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<RTLIL::Wire*> RTLIL::Module::selected_wires() const$/;"	function	line:1394	class:RTLIL::Module	signature:() const
selected_cells	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<RTLIL::Cell*> RTLIL::Module::selected_cells() const$/;"	function	line:1404	class:RTLIL::Module	signature:() const
add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::add(RTLIL::Wire *wire)$/;"	function	line:1414	class:RTLIL::Module	signature:(RTLIL::Wire *wire)
add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::add(RTLIL::Cell *cell)$/;"	function	line:1428	class:RTLIL::Module	signature:(RTLIL::Cell *cell)
DeleteWireWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^	struct DeleteWireWorker$/;"	struct	line:1438	namespace:__anon2	file:
module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		RTLIL::Module *module;$/;"	member	line:1440	struct:__anon2::DeleteWireWorker	file:
wires_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		const pool<RTLIL::Wire*> *wires_p;$/;"	member	line:1441	struct:__anon2::DeleteWireWorker	file:
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^		void operator()(RTLIL::SigSpec &sig) {$/;"	function	line:1443	struct:__anon2::DeleteWireWorker	signature:(RTLIL::SigSpec &sig)
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::remove(const pool<RTLIL::Wire*> &wires)$/;"	function	line:1455	class:RTLIL::Module	signature:(const pool<RTLIL::Wire*> &wires)
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::remove(RTLIL::Cell *cell)$/;"	function	line:1471	class:RTLIL::Module	signature:(RTLIL::Cell *cell)
rename	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::rename(RTLIL::Wire *wire, RTLIL::IdString new_name)$/;"	function	line:1482	class:RTLIL::Module	signature:(RTLIL::Wire *wire, RTLIL::IdString new_name)
rename	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::rename(RTLIL::Cell *cell, RTLIL::IdString new_name)$/;"	function	line:1491	class:RTLIL::Module	signature:(RTLIL::Cell *cell, RTLIL::IdString new_name)
rename	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::rename(RTLIL::IdString old_name, RTLIL::IdString new_name)$/;"	function	line:1500	class:RTLIL::Module	signature:(RTLIL::IdString old_name, RTLIL::IdString new_name)
swap_names	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::swap_names(RTLIL::Wire *w1, RTLIL::Wire *w2)$/;"	function	line:1511	class:RTLIL::Module	signature:(RTLIL::Wire *w1, RTLIL::Wire *w2)
swap_names	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::swap_names(RTLIL::Cell *c1, RTLIL::Cell *c2)$/;"	function	line:1526	class:RTLIL::Module	signature:(RTLIL::Cell *c1, RTLIL::Cell *c2)
uniquify	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::IdString RTLIL::Module::uniquify(RTLIL::IdString name)$/;"	function	line:1541	class:RTLIL::Module	signature:(RTLIL::IdString name)
uniquify	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::IdString RTLIL::Module::uniquify(RTLIL::IdString name, int &index)$/;"	function	line:1547	class:RTLIL::Module	signature:(RTLIL::IdString name, int &index)
fixup_ports_compare	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^static bool fixup_ports_compare(const RTLIL::Wire *a, const RTLIL::Wire *b)$/;"	function	line:1563	file:	signature:(const RTLIL::Wire *a, const RTLIL::Wire *b)
CheckConnectTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool CheckConnectTaint(RTLIL::SigSpec x, RTLIL::SigSpec y){$/;"	function	line:1575	signature:(RTLIL::SigSpec x, RTLIL::SigSpec y)
connect	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::connect(const RTLIL::SigSig &conn) {$/;"	function	line:1585	class:RTLIL::Module	signature:(const RTLIL::SigSig &conn)
connect	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs)$/;"	function	line:1644	class:RTLIL::Module	signature:(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs)
new_connections	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::new_connections(const std::vector<RTLIL::SigSig> &new_conn)$/;"	function	line:1649	class:RTLIL::Module	signature:(const std::vector<RTLIL::SigSig> &new_conn)
connections	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^const std::vector<RTLIL::SigSig> &RTLIL::Module::connections() const$/;"	function	line:1668	class:RTLIL::Module	signature:() const
fixup_ports	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Module::fixup_ports()$/;"	function	line:1673	class:RTLIL::Module	signature:()
addWire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Wire *RTLIL::Module::addWire(RTLIL::IdString name, int width)$/;"	function	line:1692	class:RTLIL::Module	signature:(RTLIL::IdString name, int width)
addWire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Wire *RTLIL::Module::addWire(RTLIL::IdString name, const RTLIL::Wire *other)$/;"	function	line:1701	class:RTLIL::Module	signature:(RTLIL::IdString name, const RTLIL::Wire *other)
addCell	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell *RTLIL::Module::addCell(RTLIL::IdString name, RTLIL::IdString type)$/;"	function	line:1714	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::IdString type)
addCell	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell *RTLIL::Module::addCell(RTLIL::IdString name, const RTLIL::Cell *other)$/;"	function	line:1725	class:RTLIL::Module	signature:(RTLIL::IdString name, const RTLIL::Cell *other)
DEF_METHOD	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#define DEF_METHOD(/;"	macro	line:1734	file:
DEF_METHOD	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#undef DEF_METHOD$/;"	macro	line:1761	file:
DEF_METHOD	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#define DEF_METHOD(/;"	macro	line:1763	file:
DEF_METHOD	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#undef DEF_METHOD$/;"	macro	line:1810	file:
DEF_METHOD	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#define DEF_METHOD(/;"	macro	line:1812	file:
DEF_METHOD	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#undef DEF_METHOD$/;"	macro	line:1833	file:
DEF_METHOD_2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#define DEF_METHOD_2(/;"	macro	line:1835	file:
DEF_METHOD_3	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#define DEF_METHOD_3(/;"	macro	line:1850	file:
DEF_METHOD_4	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#define DEF_METHOD_4(/;"	macro	line:1866	file:
DEF_METHOD_5	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#define DEF_METHOD_5(/;"	macro	line:1883	file:
DEF_METHOD_2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#undef DEF_METHOD_2$/;"	macro	line:1916	file:
DEF_METHOD_3	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#undef DEF_METHOD_3$/;"	macro	line:1917	file:
DEF_METHOD_4	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#undef DEF_METHOD_4$/;"	macro	line:1918	file:
DEF_METHOD_5	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^#undef DEF_METHOD_5$/;"	macro	line:1919	file:
addPow	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addPow(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, bool a_signed, bool b_signed, const std::string &src)$/;"	function	line:1921	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, bool a_signed, bool b_signed, const std::string &src)
addSlice	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addSlice(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_y, RTLIL::Const offset, const std::string &src)$/;"	function	line:1937	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_y, RTLIL::Const offset, const std::string &src)
addConcat	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addConcat(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, const std::string &src)$/;"	function	line:1951	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, const std::string &src)
addLut	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addLut(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_y, RTLIL::Const lut, const std::string &src)$/;"	function	line:1964	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_y, RTLIL::Const lut, const std::string &src)
addTribuf	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addTribuf(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_y, const std::string &src)$/;"	function	line:1976	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_y, const std::string &src)
addAssert	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addAssert(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)$/;"	function	line:1988	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)
addAssume	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addAssume(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)$/;"	function	line:1997	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)
addLive	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addLive(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)$/;"	function	line:2006	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)
addFair	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addFair(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)$/;"	function	line:2015	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)
addCover	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addCover(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)$/;"	function	line:2024	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_en, const std::string &src)
addEquiv	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addEquiv(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, const std::string &src)$/;"	function	line:2033	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, const std::string &src)
addSr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addSr(RTLIL::IdString name, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr, RTLIL::SigSpec sig_q, bool set_polarity, bool clr_polarity, const std::string &src)$/;"	function	line:2044	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr, RTLIL::SigSpec sig_q, bool set_polarity, bool clr_polarity, const std::string &src)
addFf	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addFf(RTLIL::IdString name, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, const std::string &src)$/;"	function	line:2057	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, const std::string &src)
addDff	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDff(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, const std::string &src)$/;"	function	line:2068	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, const std::string &src)
addDffe	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDffe(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, bool en_polarity, const std::string &src)$/;"	function	line:2081	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, bool en_polarity, const std::string &src)
addDffsr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDffsr(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr,$/;"	function	line:2096	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, bool set_polarity, bool clr_polarity, const std::string &src)
addAdff	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addAdff(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_arst, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q,$/;"	function	line:2114	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_arst, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, RTLIL::Const arst_value, bool clk_polarity, bool arst_polarity, const std::string &src)
addDlatch	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDlatch(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool en_polarity, const std::string &src)$/;"	function	line:2131	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool en_polarity, const std::string &src)
addDlatchsr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDlatchsr(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr,$/;"	function	line:2144	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool en_polarity, bool set_polarity, bool clr_polarity, const std::string &src)
addFfGate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addFfGate(RTLIL::IdString name, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, const std::string &src)$/;"	function	line:2162	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, const std::string &src)
addDffGate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDffGate(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, const std::string &src)$/;"	function	line:2172	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, const std::string &src)
addDffeGate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDffeGate(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, bool en_polarity, const std::string &src)$/;"	function	line:2183	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, bool en_polarity, const std::string &src)
addDffsrGate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDffsrGate(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr,$/;"	function	line:2195	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool clk_polarity, bool set_polarity, bool clr_polarity, const std::string &src)
addAdffGate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addAdffGate(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_arst, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q,$/;"	function	line:2209	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_clk, RTLIL::SigSpec sig_arst, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool arst_value, bool clk_polarity, bool arst_polarity, const std::string &src)
addDlatchGate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDlatchGate(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool en_polarity, const std::string &src)$/;"	function	line:2222	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool en_polarity, const std::string &src)
addDlatchsrGate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell* RTLIL::Module::addDlatchsrGate(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr,$/;"	function	line:2233	class:RTLIL::Module	signature:(RTLIL::IdString name, RTLIL::SigSpec sig_en, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, bool en_polarity, bool set_polarity, bool clr_polarity, const std::string &src)
Anyconst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::Module::Anyconst(RTLIL::IdString name, int width, const std::string &src)$/;"	function	line:2247	class:RTLIL::Module	signature:(RTLIL::IdString name, int width, const std::string &src)
Anyseq	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::Module::Anyseq(RTLIL::IdString name, int width, const std::string &src)$/;"	function	line:2257	class:RTLIL::Module	signature:(RTLIL::IdString name, int width, const std::string &src)
Allconst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::Module::Allconst(RTLIL::IdString name, int width, const std::string &src)$/;"	function	line:2267	class:RTLIL::Module	signature:(RTLIL::IdString name, int width, const std::string &src)
Allseq	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::Module::Allseq(RTLIL::IdString name, int width, const std::string &src)$/;"	function	line:2277	class:RTLIL::Module	signature:(RTLIL::IdString name, int width, const std::string &src)
Initstate	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::Module::Initstate(RTLIL::IdString name, const std::string &src)$/;"	function	line:2287	class:RTLIL::Module	signature:(RTLIL::IdString name, const std::string &src)
Wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Wire::Wire()$/;"	function	line:2296	class:RTLIL::Wire	signature:()
Memory	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Memory::Memory()$/;"	function	line:2311	class:RTLIL::Memory	signature:()
Cell	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Cell::Cell() : module(nullptr)$/;"	function	line:2322	class:RTLIL::Cell	signature:()
hasPort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Cell::hasPort(RTLIL::IdString portname) const$/;"	function	line:2332	class:RTLIL::Cell	signature:(RTLIL::IdString portname) const
unsetPort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Cell::unsetPort(RTLIL::IdString portname)$/;"	function	line:2337	class:RTLIL::Cell	signature:(RTLIL::IdString portname)
setPort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Cell::setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)$/;"	function	line:2360	class:RTLIL::Cell	signature:(RTLIL::IdString portname, RTLIL::SigSpec signal)
getPort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^const RTLIL::SigSpec &RTLIL::Cell::getPort(RTLIL::IdString portname) const$/;"	function	line:2389	class:RTLIL::Cell	signature:(RTLIL::IdString portname) const
connections	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^const dict<RTLIL::IdString, RTLIL::SigSpec> &RTLIL::Cell::connections() const$/;"	function	line:2394	class:RTLIL::Cell	signature:() const
known	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Cell::known() const$/;"	function	line:2399	class:RTLIL::Cell	signature:() const
input	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Cell::input(RTLIL::IdString portname) const$/;"	function	line:2408	class:RTLIL::Cell	signature:(RTLIL::IdString portname) const
output	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Cell::output(RTLIL::IdString portname) const$/;"	function	line:2420	class:RTLIL::Cell	signature:(RTLIL::IdString portname) const
hasParam	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::Cell::hasParam(RTLIL::IdString paramname) const$/;"	function	line:2432	class:RTLIL::Cell	signature:(RTLIL::IdString paramname) const
unsetParam	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Cell::unsetParam(RTLIL::IdString paramname)$/;"	function	line:2437	class:RTLIL::Cell	signature:(RTLIL::IdString paramname)
setParam	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Cell::setParam(RTLIL::IdString paramname, RTLIL::Const value)$/;"	function	line:2442	class:RTLIL::Cell	signature:(RTLIL::IdString paramname, RTLIL::Const value)
getParam	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^const RTLIL::Const &RTLIL::Cell::getParam(RTLIL::IdString paramname) const$/;"	function	line:2447	class:RTLIL::Cell	signature:(RTLIL::IdString paramname) const
sort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Cell::sort()$/;"	function	line:2452	class:RTLIL::Cell	signature:()
check	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Cell::check()$/;"	function	line:2459	class:RTLIL::Cell	signature:()
fixup_parameters	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::Cell::fixup_parameters(bool set_a_signed, bool set_b_signed)$/;"	function	line:2467	class:RTLIL::Cell	signature:(bool set_a_signed, bool set_b_signed)
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk()$/;"	function	line:2524	class:RTLIL::SigChunk	signature:()
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk(const RTLIL::Const &value)$/;"	function	line:2532	class:RTLIL::SigChunk	signature:(const RTLIL::Const &value)
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk(RTLIL::Wire *wire)$/;"	function	line:2541	class:RTLIL::SigChunk	signature:(RTLIL::Wire *wire)
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk(RTLIL::Wire *wire, int offset, int width)$/;"	function	line:2550	class:RTLIL::SigChunk	signature:(RTLIL::Wire *wire, int offset, int width)
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk(const std::string &str)$/;"	function	line:2559	class:RTLIL::SigChunk	signature:(const std::string &str)
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk(int val, int width)$/;"	function	line:2568	class:RTLIL::SigChunk	signature:(int val, int width)
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk(RTLIL::State bit, int width)$/;"	function	line:2577	class:RTLIL::SigChunk	signature:(RTLIL::State bit, int width)
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk::SigChunk(RTLIL::SigBit bit)$/;"	function	line:2586	class:RTLIL::SigChunk	signature:(RTLIL::SigBit bit)
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk RTLIL::SigChunk::extract(int offset, int length) const$/;"	function	line:2598	class:RTLIL::SigChunk	signature:(int offset, int length) const
operator <	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigChunk::operator <(const RTLIL::SigChunk &other) const$/;"	function	line:2613	class:RTLIL::SigChunk	signature:(const RTLIL::SigChunk &other) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigChunk::operator ==(const RTLIL::SigChunk &other) const$/;"	function	line:2631	class:RTLIL::SigChunk	signature:(const RTLIL::SigChunk &other) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigChunk::operator !=(const RTLIL::SigChunk &other) const$/;"	function	line:2636	class:RTLIL::SigChunk	signature:(const RTLIL::SigChunk &other) const
GetTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^int RTLIL::SigBit::GetTaint() const{$/;"	function	line:2643	class:RTLIL::SigBit	signature:() const
SetTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigBit::SetTaint(int t){$/;"	function	line:2648	class:RTLIL::SigBit	signature:(int t)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec()$/;"	function	line:2654	class:RTLIL::SigSpec	signature:()
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(const RTLIL::SigSpec &other)$/;"	function	line:2661	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &other)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(std::initializer_list<RTLIL::SigSpec> parts)$/;"	function	line:2666	class:RTLIL::SigSpec	signature:(std::initializer_list<RTLIL::SigSpec> parts)
operator =	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^const RTLIL::SigSpec &RTLIL::SigSpec::operator=(const RTLIL::SigSpec &other)$/;"	function	line:2681	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &other)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(const RTLIL::Const &value)$/;"	function	line:2720	class:RTLIL::SigSpec	signature:(const RTLIL::Const &value)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(const RTLIL::SigChunk &chunk)$/;"	function	line:2731	class:RTLIL::SigSpec	signature:(const RTLIL::SigChunk &chunk)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(RTLIL::Wire *wire)$/;"	function	line:2742	class:RTLIL::SigSpec	signature:(RTLIL::Wire *wire)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(RTLIL::Wire *wire, int offset, int width)$/;"	function	line:2753	class:RTLIL::SigSpec	signature:(RTLIL::Wire *wire, int offset, int width)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(const std::string &str)$/;"	function	line:2764	class:RTLIL::SigSpec	signature:(const std::string &str)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(int val, int width)$/;"	function	line:2775	class:RTLIL::SigSpec	signature:(int val, int width)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(RTLIL::State bit, int width)$/;"	function	line:2786	class:RTLIL::SigSpec	signature:(RTLIL::State bit, int width)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(RTLIL::SigBit bit, int width)$/;"	function	line:2797	class:RTLIL::SigSpec	signature:(RTLIL::SigBit bit, int width)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(std::vector<RTLIL::SigChunk> chunks)$/;"	function	line:2812	class:RTLIL::SigSpec	signature:(std::vector<RTLIL::SigChunk> chunks)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(std::vector<RTLIL::SigBit> bits)$/;"	function	line:2823	class:RTLIL::SigSpec	signature:(std::vector<RTLIL::SigBit> bits)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(pool<RTLIL::SigBit> bits)$/;"	function	line:2834	class:RTLIL::SigSpec	signature:(pool<RTLIL::SigBit> bits)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(std::set<RTLIL::SigBit> bits)$/;"	function	line:2845	class:RTLIL::SigSpec	signature:(std::set<RTLIL::SigBit> bits)
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec::SigSpec(bool bit)$/;"	function	line:2857	class:RTLIL::SigSpec	signature:(bool bit)
pack	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::pack() const$/;"	function	line:2868	class:RTLIL::SigSpec	signature:() const
unpack	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::unpack() const$/;"	function	line:2904	class:RTLIL::SigSpec	signature:() const
updhash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::updhash() const$/;"	function	line:2924	class:RTLIL::SigSpec	signature:() const
sort	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::sort()$/;"	function	line:2949	class:RTLIL::SigSpec	signature:()
sort_and_unify	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::sort_and_unify()$/;"	function	line:2956	class:RTLIL::SigSpec	signature:()
replace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::replace(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec &with)$/;"	function	line:2972	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec &with)
replace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::replace(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec &with, RTLIL::SigSpec *other) const$/;"	function	line:2977	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec &with, RTLIL::SigSpec *other) const
replace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::replace(const dict<RTLIL::SigBit, RTLIL::SigBit> &rules)$/;"	function	line:3001	class:RTLIL::SigSpec	signature:(const dict<RTLIL::SigBit, RTLIL::SigBit> &rules)
replace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::replace(const dict<RTLIL::SigBit, RTLIL::SigBit> &rules, RTLIL::SigSpec *other) const$/;"	function	line:3006	class:RTLIL::SigSpec	signature:(const dict<RTLIL::SigBit, RTLIL::SigBit> &rules, RTLIL::SigSpec *other) const
replace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::replace(const std::map<RTLIL::SigBit, RTLIL::SigBit> &rules)$/;"	function	line:3025	class:RTLIL::SigSpec	signature:(const std::map<RTLIL::SigBit, RTLIL::SigBit> &rules)
replace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::replace(const std::map<RTLIL::SigBit, RTLIL::SigBit> &rules, RTLIL::SigSpec *other) const$/;"	function	line:3030	class:RTLIL::SigSpec	signature:(const std::map<RTLIL::SigBit, RTLIL::SigBit> &rules, RTLIL::SigSpec *other) const
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove(const RTLIL::SigSpec &pattern)$/;"	function	line:3049	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &pattern)
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove(const RTLIL::SigSpec &pattern, RTLIL::SigSpec *other) const$/;"	function	line:3054	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &pattern, RTLIL::SigSpec *other) const
remove2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove2(const RTLIL::SigSpec &pattern, RTLIL::SigSpec *other)$/;"	function	line:3060	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &pattern, RTLIL::SigSpec *other)
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove(const pool<RTLIL::SigBit> &pattern)$/;"	function	line:3094	class:RTLIL::SigSpec	signature:(const pool<RTLIL::SigBit> &pattern)
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove(const pool<RTLIL::SigBit> &pattern, RTLIL::SigSpec *other) const$/;"	function	line:3099	class:RTLIL::SigSpec	signature:(const pool<RTLIL::SigBit> &pattern, RTLIL::SigSpec *other) const
remove2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove2(const pool<RTLIL::SigBit> &pattern, RTLIL::SigSpec *other)$/;"	function	line:3105	class:RTLIL::SigSpec	signature:(const pool<RTLIL::SigBit> &pattern, RTLIL::SigSpec *other)
remove2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove2(const std::set<RTLIL::SigBit> &pattern, RTLIL::SigSpec *other)$/;"	function	line:3133	class:RTLIL::SigSpec	signature:(const std::set<RTLIL::SigBit> &pattern, RTLIL::SigSpec *other)
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::SigSpec::extract(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec *other) const$/;"	function	line:3161	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec *other) const
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::SigSpec::extract(const pool<RTLIL::SigBit> &pattern, const RTLIL::SigSpec *other) const$/;"	function	line:3196	class:RTLIL::SigSpec	signature:(const pool<RTLIL::SigBit> &pattern, const RTLIL::SigSpec *other) const
replace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::replace(int offset, const RTLIL::SigSpec &with)$/;"	function	line:3223	class:RTLIL::SigSpec	signature:(int offset, const RTLIL::SigSpec &with)
remove_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove_const()$/;"	function	line:3240	class:RTLIL::SigSpec	signature:()
remove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::remove(int offset, int length)$/;"	function	line:3276	class:RTLIL::SigSpec	signature:(int offset, int length)
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::SigSpec::extract(int offset, int length) const$/;"	function	line:3292	class:RTLIL::SigSpec	signature:(int offset, int length) const
append	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::append(const RTLIL::SigSpec &signal)$/;"	function	line:3299	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &signal)
append_bit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::append_bit(const RTLIL::SigBit &bit)$/;"	function	line:3338	class:RTLIL::SigSpec	signature:(const RTLIL::SigBit &bit)
extend_u0	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::extend_u0(int width, bool is_signed)$/;"	function	line:3369	class:RTLIL::SigSpec	signature:(int width, bool is_signed)
repeat	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigSpec RTLIL::SigSpec::repeat(int num) const$/;"	function	line:3388	class:RTLIL::SigSpec	signature:(int num) const
check	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^void RTLIL::SigSpec::check() const$/;"	function	line:3399	class:RTLIL::SigSpec	signature:() const
operator <	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::operator <(const RTLIL::SigSpec &other) const$/;"	function	line:3440	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &other) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::operator ==(const RTLIL::SigSpec &other) const$/;"	function	line:3472	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &other) const
is_wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::is_wire() const$/;"	function	line:3509	class:RTLIL::SigSpec	signature:() const
is_chunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::is_chunk() const$/;"	function	line:3517	class:RTLIL::SigSpec	signature:() const
is_fully_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::is_fully_const() const$/;"	function	line:3525	class:RTLIL::SigSpec	signature:() const
is_fully_zero	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::is_fully_zero() const$/;"	function	line:3536	class:RTLIL::SigSpec	signature:() const
is_fully_ones	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::is_fully_ones() const$/;"	function	line:3551	class:RTLIL::SigSpec	signature:() const
is_fully_def	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::is_fully_def() const$/;"	function	line:3566	class:RTLIL::SigSpec	signature:() const
is_fully_undef	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::is_fully_undef() const$/;"	function	line:3581	class:RTLIL::SigSpec	signature:() const
has_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::has_const() const$/;"	function	line:3596	class:RTLIL::SigSpec	signature:() const
has_marked_bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::has_marked_bits() const$/;"	function	line:3607	class:RTLIL::SigSpec	signature:() const
as_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::as_bool() const$/;"	function	line:3621	class:RTLIL::SigSpec	signature:() const
as_int	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^int RTLIL::SigSpec::as_int(bool is_signed) const$/;"	function	line:3632	class:RTLIL::SigSpec	signature:(bool is_signed) const
as_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::string RTLIL::SigSpec::as_string() const$/;"	function	line:3643	class:RTLIL::SigSpec	signature:() const
as_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Const RTLIL::SigSpec::as_const() const$/;"	function	line:3660	class:RTLIL::SigSpec	signature:() const
as_wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Wire *RTLIL::SigSpec::as_wire() const$/;"	function	line:3671	class:RTLIL::SigSpec	signature:() const
as_chunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigChunk RTLIL::SigSpec::as_chunk() const$/;"	function	line:3680	class:RTLIL::SigSpec	signature:() const
as_bit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SigBit RTLIL::SigSpec::as_bit() const$/;"	function	line:3689	class:RTLIL::SigSpec	signature:() const
match	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::match(std::string pattern) const$/;"	function	line:3700	class:RTLIL::SigSpec	signature:(std::string pattern) const
to_sigbit_set	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::set<RTLIL::SigBit> RTLIL::SigSpec::to_sigbit_set() const$/;"	function	line:3723	class:RTLIL::SigSpec	signature:() const
to_sigbit_pool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^pool<RTLIL::SigBit> RTLIL::SigSpec::to_sigbit_pool() const$/;"	function	line:3735	class:RTLIL::SigSpec	signature:() const
to_sigbit_vector	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::vector<RTLIL::SigBit> RTLIL::SigSpec::to_sigbit_vector() const$/;"	function	line:3747	class:RTLIL::SigSpec	signature:() const
to_sigbit_map	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^std::map<RTLIL::SigBit, RTLIL::SigBit> RTLIL::SigSpec::to_sigbit_map(const RTLIL::SigSpec &other) const$/;"	function	line:3755	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &other) const
to_sigbit_dict	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^dict<RTLIL::SigBit, RTLIL::SigBit> RTLIL::SigSpec::to_sigbit_dict(const RTLIL::SigSpec &other) const$/;"	function	line:3771	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &other) const
sigspec_parse_split	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^static void sigspec_parse_split(std::vector<std::string> &tokens, const std::string &text, char sep)$/;"	function	line:3787	file:	signature:(std::vector<std::string> &tokens, const std::string &text, char sep)
sigspec_parse_get_dummy_line_num	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^static int sigspec_parse_get_dummy_line_num()$/;"	function	line:3797	file:	signature:()
parse	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::parse(RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str)$/;"	function	line:3802	class:RTLIL::SigSpec	signature:(RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str)
parse_sel	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::parse_sel(RTLIL::SigSpec &sig, RTLIL::Design *design, RTLIL::Module *module, std::string str)$/;"	function	line:3892	class:RTLIL::SigSpec	signature:(RTLIL::SigSpec &sig, RTLIL::Design *design, RTLIL::Module *module, std::string str)
parse_rhs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SigSpec::parse_rhs(const RTLIL::SigSpec &lhs, RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str)$/;"	function	line:3912	class:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &lhs, RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str)
~CaseRule	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::CaseRule::~CaseRule()$/;"	function	line:3939	class:RTLIL::CaseRule	signature:()
empty	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::CaseRule::empty() const$/;"	function	line:3945	class:RTLIL::CaseRule	signature:() const
clone	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::CaseRule *RTLIL::CaseRule::clone() const$/;"	function	line:3950	class:RTLIL::CaseRule	signature:() const
~SwitchRule	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SwitchRule::~SwitchRule()$/;"	function	line:3960	class:RTLIL::SwitchRule	signature:()
empty	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^bool RTLIL::SwitchRule::empty() const$/;"	function	line:3966	class:RTLIL::SwitchRule	signature:() const
clone	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SwitchRule *RTLIL::SwitchRule::clone() const$/;"	function	line:3971	class:RTLIL::SwitchRule	signature:() const
clone	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::SyncRule *RTLIL::SyncRule::clone() const$/;"	function	line:3982	class:RTLIL::SyncRule	signature:() const
~Process	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Process::~Process()$/;"	function	line:3991	class:RTLIL::Process	signature:()
clone	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.cc	/^RTLIL::Process *RTLIL::Process::clone() const$/;"	function	line:3997	class:RTLIL::Process	signature:() const
SigSnippets	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^struct SigSnippets$/;"	struct	line:30	file:
sigidx	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	idict<SigSpec> sigidx;$/;"	member	line:32	struct:SigSnippets	file:
bit2snippet	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	dict<SigBit, int> bit2snippet;$/;"	member	line:33	struct:SigSnippets	file:
snippets	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	pool<int> snippets;$/;"	member	line:34	struct:SigSnippets	file:
insert	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	void insert(SigSpec sig)$/;"	function	line:36	struct:SigSnippets	signature:(SigSpec sig)
insert	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	void insert(const RTLIL::CaseRule *cs)$/;"	function	line:98	struct:SigSnippets	signature:(const RTLIL::CaseRule *cs)
SnippetSwCache	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^struct SnippetSwCache$/;"	struct	line:109	file:
cache	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	dict<RTLIL::SwitchRule*, pool<int>, hash_ptr_ops> cache;$/;"	member	line:111	struct:SnippetSwCache	file:
snippets	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	const SigSnippets *snippets;$/;"	member	line:112	struct:SnippetSwCache	file:
current_snippet	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	int current_snippet;$/;"	member	line:113	struct:SnippetSwCache	file:
check	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	bool check(RTLIL::SwitchRule *sw)$/;"	function	line:115	struct:SnippetSwCache	signature:(RTLIL::SwitchRule *sw)
insert	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	void insert(const RTLIL::CaseRule *cs, vector<RTLIL::SwitchRule*> &sw_stack)$/;"	function	line:120	struct:SnippetSwCache	signature:(const RTLIL::CaseRule *cs, vector<RTLIL::SwitchRule*> &sw_stack)
insert	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	void insert(const RTLIL::CaseRule *cs)$/;"	function	line:139	struct:SnippetSwCache	signature:(const RTLIL::CaseRule *cs)
gen_cmp	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^RTLIL::SigSpec gen_cmp(RTLIL::Module *mod, const RTLIL::SigSpec &signal, const std::vector<RTLIL::SigSpec> &compare, RTLIL::SwitchRule *sw, bool ifxmode)$/;"	function	line:146	signature:(RTLIL::Module *mod, const RTLIL::SigSpec &signal, const std::vector<RTLIL::SigSpec> &compare, RTLIL::SwitchRule *sw, bool ifxmode)
gen_mux	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^RTLIL::SigSpec gen_mux(RTLIL::Module *mod, const RTLIL::SigSpec &signal, const std::vector<RTLIL::SigSpec> &compare, RTLIL::SigSpec when_signal, RTLIL::SigSpec else_signal, RTLIL::Cell *&last_mux_cell, RTLIL::SwitchRule *sw, bool ifxmode)$/;"	function	line:216	signature:(RTLIL::Module *mod, const RTLIL::SigSpec &signal, const std::vector<RTLIL::SigSpec> &compare, RTLIL::SigSpec when_signal, RTLIL::SigSpec else_signal, RTLIL::Cell *&last_mux_cell, RTLIL::SwitchRule *sw, bool ifxmode)
append_pmux	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^void append_pmux(RTLIL::Module *mod, const RTLIL::SigSpec &signal, const std::vector<RTLIL::SigSpec> &compare, RTLIL::SigSpec when_signal, RTLIL::Cell *last_mux_cell, RTLIL::SwitchRule *sw, bool ifxmode)$/;"	function	line:251	signature:(RTLIL::Module *mod, const RTLIL::SigSpec &signal, const std::vector<RTLIL::SigSpec> &compare, RTLIL::SigSpec when_signal, RTLIL::Cell *last_mux_cell, RTLIL::SwitchRule *sw, bool ifxmode)
signal_to_mux_tree	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^RTLIL::SigSpec signal_to_mux_tree(RTLIL::Module *mod, SnippetSwCache &swcache, dict<RTLIL::SwitchRule*, bool, hash_ptr_ops> &swpara,$/;"	function	line:274	signature:(RTLIL::Module *mod, SnippetSwCache &swcache, dict<RTLIL::SwitchRule*, bool, hash_ptr_ops> &swpara, RTLIL::CaseRule *cs, const RTLIL::SigSpec &sig, const RTLIL::SigSpec &defval, bool ifxmode)
proc_mux	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^void proc_mux(RTLIL::Module *mod, RTLIL::Process *proc, bool ifxmode)$/;"	function	line:360	signature:(RTLIL::Module *mod, RTLIL::Process *proc, bool ifxmode)
ProcMuxPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^struct ProcMuxPass : public Pass {$/;"	struct	line:386	file:
ProcMuxPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^	ProcMuxPass() : Pass("proc_mux", "convert decision trees to multiplexers") { }$/;"	function	line:387	struct:ProcMuxPass	signature:()
ProcMuxPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/proc/proc_mux.cc	/^} ProcMuxPass;$/;"	variable	line:424	typeref:struct:ProcMuxPass
TaintBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint.cc	/^struct TaintBackend : public Backend {$/;"	struct	line:32	file:
TaintBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint.cc	/^  TaintBackend() : Backend("taint", "analyze taint") {}$/;"	function	line:36	struct:TaintBackend	signature:()
TaintBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint.cc	/^} TaintBackend;$/;"	variable	line:267	typeref:struct:TaintBackend
Yosys	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^namespace Yosys {$/;"	namespace	line:10	file:
backend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^namespace backend {$/;"	namespace	line:11	namespace:Yosys	file:
taint	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^namespace taint {$/;"	namespace	line:12	namespace:Yosys::backend	file:
IsClockCell	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^static  bool IsClockCell(Cell *cell)  {$/;"	function	line:14	namespace:Yosys::backend::taint::__anon1	signature:(Cell *cell)
IsBitOp	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^static  bool IsBitOp(Cell *cell)  {$/;"	function	line:19	namespace:Yosys::backend::taint::__anon1	signature:(Cell *cell)
SortCell	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^ vector<Cell *> TaintWorker::SortCell(RTLIL::Module *module) {$/;"	function	line:25	class:Yosys::backend::taint::TaintWorker	signature:(RTLIL::Module *module)
TaintWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^TaintWorker::TaintWorker(RTLIL::Module *module,$/;"	function	line:72	class:Yosys::backend::taint::TaintWorker	signature:(RTLIL::Module *module, const pool<IdString>& secret_vars)
SetTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^void TaintWorker::SetTaint(const SigSpec &sig, int val, int cycle) {$/;"	function	line:78	class:Yosys::backend::taint::TaintWorker	signature:(const SigSpec &sig, int val, int cycle)
SetTaints	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^void TaintWorker::SetTaints(const SigSpec &sig, vector<int> vals,$/;"	function	line:85	class:Yosys::backend::taint::TaintWorker	signature:(const SigSpec &sig, vector<int> vals, int cycle )
GetTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^int TaintWorker::GetTaint(const SigBit &c_bit, int cycle){$/;"	function	line:95	class:Yosys::backend::taint::TaintWorker	signature:(const SigBit &c_bit, int cycle)
GetTaints	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^vector<int> TaintWorker::GetTaints(const SigSpec &sig, int cycle){$/;"	function	line:103	class:Yosys::backend::taint::TaintWorker	signature:(const SigSpec &sig, int cycle)
InitTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^void TaintWorker::InitTaint(const pool<IdString> &taint_vars) {$/;"	function	line:112	class:Yosys::backend::taint::TaintWorker	signature:(const pool<IdString> &taint_vars)
TaintSigOp	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^void TaintWorker::TaintSigOp(Cell *cell, int cycle) {$/;"	function	line:127	class:Yosys::backend::taint::TaintWorker	signature:(Cell *cell, int cycle)
TaintBitOp	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^void TaintWorker::TaintBitOp(Cell *cell, int cycle) {$/;"	function	line:149	class:Yosys::backend::taint::TaintWorker	signature:(Cell *cell, int cycle)
Run	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^void TaintWorker::Run(int cycles) {$/;"	function	line:184	class:Yosys::backend::taint::TaintWorker	signature:(int cycles)
ListTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.cc	/^void TaintWorker::ListTaint(std::ostream *&f,int start_cycle, int end_cycle){$/;"	function	line:197	class:Yosys::backend::taint::TaintWorker	signature:(std::ostream *&f,int start_cycle, int end_cycle)
_TAINT_WORKER_HEADER	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^#define _TAINT_WORKER_HEADER$/;"	macro	line:2
Yosys	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^namespace Yosys {$/;"	namespace	line:8
backend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^namespace backend {$/;"	namespace	line:9	namespace:Yosys
taint	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^namespace taint {$/;"	namespace	line:10	namespace:Yosys::backend
TaintWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^class TaintWorker {$/;"	class	line:11	namespace:Yosys::backend::taint
IsTainted	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^  bool IsTainted(const SigBit &bit) { return taint_.count(bit) > 0; }$/;"	function	line:23	class:Yosys::backend::taint::TaintWorker	signature:(const SigBit &bit)
taint_	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^  dict<SigBit, std::map<int, int>> taint_;$/;"	member	line:29	class:Yosys::backend::taint::TaintWorker
control_	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^  dict<SigBit, std::map<int, int>> control_;$/;"	member	line:30	class:Yosys::backend::taint::TaintWorker
sigmap	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^  SigMap sigmap;$/;"	member	line:31	class:Yosys::backend::taint::TaintWorker
module_	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/taint/taint_worker.h	/^  RTLIL::Module *module_;$/;"	member	line:32	class:Yosys::backend::taint::TaintWorker
Smt2Worker	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^struct Smt2Worker$/;"	struct	line:30	file:
ct	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	CellTypes ct;$/;"	member	line:32	struct:Smt2Worker	file:
sigmap	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	SigMap sigmap;$/;"	member	line:33	struct:Smt2Worker	file:
module	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	RTLIL::Module *module;$/;"	member	line:34	struct:Smt2Worker	file:
bvmode	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	bool bvmode, memmode, wiresmode, verbose, statebv, statedt, forallmode;$/;"	member	line:35	struct:Smt2Worker	file:
memmode	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	bool bvmode, memmode, wiresmode, verbose, statebv, statedt, forallmode;$/;"	member	line:35	struct:Smt2Worker	file:
wiresmode	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	bool bvmode, memmode, wiresmode, verbose, statebv, statedt, forallmode;$/;"	member	line:35	struct:Smt2Worker	file:
verbose	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	bool bvmode, memmode, wiresmode, verbose, statebv, statedt, forallmode;$/;"	member	line:35	struct:Smt2Worker	file:
statebv	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	bool bvmode, memmode, wiresmode, verbose, statebv, statedt, forallmode;$/;"	member	line:35	struct:Smt2Worker	file:
statedt	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	bool bvmode, memmode, wiresmode, verbose, statebv, statedt, forallmode;$/;"	member	line:35	struct:Smt2Worker	file:
forallmode	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	bool bvmode, memmode, wiresmode, verbose, statebv, statedt, forallmode;$/;"	member	line:35	struct:Smt2Worker	file:
mod_stbv_width	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	dict<IdString, int> &mod_stbv_width;$/;"	member	line:36	struct:Smt2Worker	file:
idcounter	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	int idcounter = 0, statebv_width = 0;$/;"	member	line:37	struct:Smt2Worker	file:
statebv_width	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	int idcounter = 0, statebv_width = 0;$/;"	member	line:37	struct:Smt2Worker	file:
decls	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::vector<std::string> decls, trans, hier, dtmembers;$/;"	member	line:39	struct:Smt2Worker	file:
trans	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::vector<std::string> decls, trans, hier, dtmembers;$/;"	member	line:39	struct:Smt2Worker	file:
hier	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::vector<std::string> decls, trans, hier, dtmembers;$/;"	member	line:39	struct:Smt2Worker	file:
dtmembers	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::vector<std::string> decls, trans, hier, dtmembers;$/;"	member	line:39	struct:Smt2Worker	file:
bit_driver	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::map<RTLIL::SigBit, RTLIL::Cell*> bit_driver;$/;"	member	line:40	struct:Smt2Worker	file:
exported_cells	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::set<RTLIL::Cell*> exported_cells, hiercells, hiercells_queue;$/;"	member	line:41	struct:Smt2Worker	file:
hiercells	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::set<RTLIL::Cell*> exported_cells, hiercells, hiercells_queue;$/;"	member	line:41	struct:Smt2Worker	file:
hiercells_queue	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::set<RTLIL::Cell*> exported_cells, hiercells, hiercells_queue;$/;"	member	line:41	struct:Smt2Worker	file:
recursive_cells	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	pool<Cell*> recursive_cells, registers;$/;"	member	line:42	struct:Smt2Worker	file:
registers	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	pool<Cell*> recursive_cells, registers;$/;"	member	line:42	struct:Smt2Worker	file:
clock_posedge	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	pool<SigBit> clock_posedge, clock_negedge;$/;"	member	line:44	struct:Smt2Worker	file:
clock_negedge	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	pool<SigBit> clock_posedge, clock_negedge;$/;"	member	line:44	struct:Smt2Worker	file:
ex_state_eq	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	vector<string> ex_state_eq, ex_input_eq;$/;"	member	line:45	struct:Smt2Worker	file:
ex_input_eq	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	vector<string> ex_state_eq, ex_input_eq;$/;"	member	line:45	struct:Smt2Worker	file:
fcache	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::map<RTLIL::SigBit, std::pair<int, int>> fcache;$/;"	member	line:47	struct:Smt2Worker	file:
memarrays	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::map<Cell*, int> memarrays;$/;"	member	line:48	struct:Smt2Worker	file:
bvsizes	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::map<int, int> bvsizes;$/;"	member	line:49	struct:Smt2Worker	file:
ids	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	dict<IdString, char*> ids;$/;"	member	line:50	struct:Smt2Worker	file:
get_id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	const char *get_id(IdString n)$/;"	function	line:52	struct:Smt2Worker	signature:(IdString n)
get_id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	const char *get_id(T *obj) {$/;"	function	line:66	struct:Smt2Worker	signature:(T *obj)
makebits	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void makebits(std::string name, int width = 0, std::string comment = std::string())$/;"	function	line:70	struct:Smt2Worker	signature:(std::string name, int width = 0, std::string comment = std::string())
Smt2Worker	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	Smt2Worker(RTLIL::Module *module, bool bvmode, bool memmode, bool wiresmode, bool verbose, bool statebv, bool statedt, bool forallmode,$/;"	function	line:110	struct:Smt2Worker	signature:(RTLIL::Module *module, bool bvmode, bool memmode, bool wiresmode, bool verbose, bool statebv, bool statedt, bool forallmode, dict<IdString, int> &mod_stbv_width, dict<IdString, dict<IdString, pair<bool, bool>>> &mod_clk_cache)
~Smt2Worker	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	~Smt2Worker()$/;"	function	line:200	struct:Smt2Worker	signature:()
get_id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	const char *get_id(Module *m)$/;"	function	line:207	struct:Smt2Worker	signature:(Module *m)
get_id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	const char *get_id(Cell *c)$/;"	function	line:212	struct:Smt2Worker	signature:(Cell *c)
get_id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	const char *get_id(Wire *w)$/;"	function	line:217	struct:Smt2Worker	signature:(Wire *w)
register_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void register_bool(RTLIL::SigBit bit, int id)$/;"	function	line:222	struct:Smt2Worker	signature:(RTLIL::SigBit bit, int id)
register_bv	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void register_bv(RTLIL::SigSpec sig, int id)$/;"	function	line:232	struct:Smt2Worker	signature:(RTLIL::SigSpec sig, int id)
register_boolvec	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void register_boolvec(RTLIL::SigSpec sig, int id)$/;"	function	line:249	struct:Smt2Worker	signature:(RTLIL::SigSpec sig, int id)
get_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::string get_bool(RTLIL::SigBit bit, const char *state_name = "state")$/;"	function	line:262	struct:Smt2Worker	signature:(RTLIL::SigBit bit, const char *state_name = )
get_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::string get_bool(RTLIL::SigSpec sig, const char *state_name = "state")$/;"	function	line:286	struct:Smt2Worker	signature:(RTLIL::SigSpec sig, const char *state_name = )
get_bv	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	std::string get_bv(RTLIL::SigSpec sig, const char *state_name = "state")$/;"	function	line:291	struct:Smt2Worker	signature:(RTLIL::SigSpec sig, const char *state_name = )
export_gate	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void export_gate(RTLIL::Cell *cell, std::string expr)$/;"	function	line:368	struct:Smt2Worker	signature:(RTLIL::Cell *cell, std::string expr)
export_bvop	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void export_bvop(RTLIL::Cell *cell, std::string expr, char type = 0)$/;"	function	line:391	struct:Smt2Worker	signature:(RTLIL::Cell *cell, std::string expr, char type = 0)
export_reduce	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void export_reduce(RTLIL::Cell *cell, std::string expr, bool identity_val)$/;"	function	line:443	struct:Smt2Worker	signature:(RTLIL::Cell *cell, std::string expr, bool identity_val)
export_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void export_cell(RTLIL::Cell *cell)$/;"	function	line:467	struct:Smt2Worker	signature:(RTLIL::Cell *cell)
run	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void run()$/;"	function	line:788	struct:Smt2Worker	signature:()
write	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	void write(std::ostream &f)$/;"	function	line:1208	struct:Smt2Worker	signature:(std::ostream &f)
Smt2Backend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^struct Smt2Backend : public Backend {$/;"	struct	line:1254	file:
Smt2Backend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^	Smt2Backend() : Backend("smt2", "write design to SMT-LIBv2 file") { }$/;"	function	line:1255	struct:Smt2Backend	signature:()
Smt2Backend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/smt2/smt2.cc	/^} Smt2Backend;$/;"	variable	line:1563	typeref:struct:Smt2Backend
TaintAnalyzerBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_analyzer.cc	/^struct TaintAnalyzerBackend : public Pass {$/;"	struct	line:33	file:
TaintAnalyzerBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_analyzer.cc	/^  TaintAnalyzerBackend() : Pass("taint_analyzer", "analyze taint") {}$/;"	function	line:37	struct:TaintAnalyzerBackend	signature:()
extra_args	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_analyzer.cc	/^  void extra_args(std::ostream *&f, std::string &filename, std::vector<std::string> args, size_t argidx)$/;"	function	line:44	struct:TaintAnalyzerBackend	signature:(std::ostream *&f, std::string &filename, std::vector<std::string> args, size_t argidx)
TaintAnalyzerBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_analyzer.cc	/^} TaintAnalyzerBackend;$/;"	variable	line:107	typeref:struct:TaintAnalyzerBackend
_TAINT_WORKER_HEADER	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^#define _TAINT_WORKER_HEADER$/;"	macro	line:2
Yosys	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^namespace Yosys {$/;"	namespace	line:8
backend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^namespace backend {$/;"	namespace	line:9	namespace:Yosys
taint	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^namespace taint {$/;"	namespace	line:10	namespace:Yosys::backend
TaintAnalyzer	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^class TaintAnalyzer {$/;"	class	line:12	namespace:Yosys::backend::taint
taint_worker_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^      TaintWorker *taint_worker_;$/;"	member	line:29	class:Yosys::backend::taint::TaintAnalyzer
module_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  RTLIL::Module *module_;$/;"	member	line:30	class:Yosys::backend::taint::TaintAnalyzer
sigmap	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  SigMap sigmap;$/;"	member	line:31	class:Yosys::backend::taint::TaintAnalyzer
TaintWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^class TaintWorker {$/;"	class	line:33	namespace:Yosys::backend::taint
NewCycle	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  void NewCycle() { increased_taint_ = false; };$/;"	function	line:38	class:Yosys::backend::taint::TaintWorker	signature:()
NeedNewCycle	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  bool NeedNewCycle() { return increased_taint_; };$/;"	function	line:39	class:Yosys::backend::taint::TaintWorker	signature:()
GetTaintedWires	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  std::set<RTLIL::Wire *> GetTaintedWires() { return tainted_wires_; }$/;"	function	line:41	class:Yosys::backend::taint::TaintWorker	signature:()
IsTainted	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  bool IsTainted(const SigBit &bit) { return taint_.count(bit) > 0; }$/;"	function	line:49	class:Yosys::backend::taint::TaintWorker	signature:(const SigBit &bit)
taint_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  dict<SigBit, std::map<int, int>> taint_;$/;"	member	line:55	class:Yosys::backend::taint::TaintWorker
control_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  dict<SigBit, std::map<int, int>> control_;$/;"	member	line:56	class:Yosys::backend::taint::TaintWorker
sigmap	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  SigMap sigmap;$/;"	member	line:57	class:Yosys::backend::taint::TaintWorker
module_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  RTLIL::Module *module_;$/;"	member	line:58	class:Yosys::backend::taint::TaintWorker
increased_taint_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  bool increased_taint_;$/;"	member	line:59	class:Yosys::backend::taint::TaintWorker
tainted_wires_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  std::set<RTLIL::Wire *> tainted_wires_;$/;"	member	line:60	class:Yosys::backend::taint::TaintWorker
tainted_bits_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  std::set<RTLIL::SigBit> tainted_bits_;$/;"	member	line:61	class:Yosys::backend::taint::TaintWorker
untainted_wires_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  std::set<RTLIL::Wire *> untainted_wires_;$/;"	member	line:62	class:Yosys::backend::taint::TaintWorker
untainted_bits_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.h	/^  std::set<RTLIL::SigBit> untainted_bits_;$/;"	member	line:63	class:Yosys::backend::taint::TaintWorker
TaintBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint.cc	/^struct TaintBackend : public Pass {$/;"	struct	line:33	file:
TaintBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint.cc	/^  TaintBackend() : Pass("taint", "analyze taint") {}$/;"	function	line:37	struct:TaintBackend	signature:()
extra_args	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint.cc	/^  void extra_args(std::ostream *&f, std::string &filename,$/;"	function	line:238	struct:TaintBackend	signature:(std::ostream *&f, std::string &filename, std::vector<std::string> args, size_t argidx)
TaintBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint.cc	/^} TaintBackend;$/;"	variable	line:312	typeref:struct:TaintBackend
Yosys	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^namespace Yosys {$/;"	namespace	line:10	file:
backend	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^namespace backend {$/;"	namespace	line:11	namespace:Yosys	file:
taint	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^namespace taint {$/;"	namespace	line:12	namespace:Yosys::backend	file:
IsClockCell	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^static bool IsClockCell(Cell *cell) {$/;"	function	line:14	namespace:Yosys::backend::taint::__anon1	signature:(Cell *cell)
IsBitOp	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^static bool IsBitOp(Cell *cell) {$/;"	function	line:19	namespace:Yosys::backend::taint::__anon1	signature:(Cell *cell)
SortCell	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^vector<Cell *> TaintWorker::SortCell(RTLIL::Module *module) {$/;"	function	line:25	class:Yosys::backend::taint::TaintWorker	signature:(RTLIL::Module *module)
TaintWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^TaintWorker::TaintWorker(RTLIL::Module *module,$/;"	function	line:72	class:Yosys::backend::taint::TaintWorker	signature:(RTLIL::Module *module, const pool<IdString> &secret_vars)
SetTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintWorker::SetTaint(const SigSpec &sig, int val, int cycle) {$/;"	function	line:78	class:Yosys::backend::taint::TaintWorker	signature:(const SigSpec &sig, int val, int cycle)
SetTaints	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintWorker::SetTaints(const SigSpec &sig, vector<int> vals, int cycle) {$/;"	function	line:88	class:Yosys::backend::taint::TaintWorker	signature:(const SigSpec &sig, vector<int> vals, int cycle)
GetTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^int TaintWorker::GetTaint(const SigBit &c_bit, int cycle) {$/;"	function	line:99	class:Yosys::backend::taint::TaintWorker	signature:(const SigBit &c_bit, int cycle)
GetTaints	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^vector<int> TaintWorker::GetTaints(const SigSpec &sig, int cycle) {$/;"	function	line:107	class:Yosys::backend::taint::TaintWorker	signature:(const SigSpec &sig, int cycle)
InitTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintWorker::InitTaint(const pool<IdString> &taint_vars) {$/;"	function	line:116	class:Yosys::backend::taint::TaintWorker	signature:(const pool<IdString> &taint_vars)
TaintSigOp	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintWorker::TaintSigOp(Cell *cell, int cycle) {$/;"	function	line:133	class:Yosys::backend::taint::TaintWorker	signature:(Cell *cell, int cycle)
TaintBitOp	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintWorker::TaintBitOp(Cell *cell, int cycle) {$/;"	function	line:155	class:Yosys::backend::taint::TaintWorker	signature:(Cell *cell, int cycle)
Run	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^int TaintWorker::Run(int cycles) {$/;"	function	line:190	class:Yosys::backend::taint::TaintWorker	signature:(int cycles)
SumarizeTaint	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintWorker::SumarizeTaint(std::ostream *&f, int start_cycle,$/;"	function	line:208	class:Yosys::backend::taint::TaintWorker	signature:(std::ostream *&f, int start_cycle, int end_cycle)
TaintAnalyzer	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^TaintAnalyzer::TaintAnalyzer(RTLIL::Module *module)$/;"	function	line:251	class:Yosys::backend::taint::TaintAnalyzer	signature:(RTLIL::Module *module)
Summarize	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintAnalyzer::Summarize($/;"	function	line:253	class:Yosys::backend::taint::TaintAnalyzer	signature:( std::ostream *&f, const std::set<RTLIL::SigSpec> &observable_signals)
Summarize	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^void TaintAnalyzer::Summarize(std::ostream *&f,$/;"	function	line:284	class:Yosys::backend::taint::TaintAnalyzer	signature:(std::ostream *&f, const std::set<RTLIL::Wire *> &observable_wires)
SplitCellByOutput	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^RTLIL::Cell *SplitCellByOutput(std::string output_name, RTLIL::Cell *cell,$/;"	function	line:292	namespace:Yosys::backend::taint	signature:(std::string output_name, RTLIL::Cell *cell, const std::set<RTLIL::SigBit> &used_output)
BackwardCells	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/taint/taint_worker.cc	/^std::vector<RTLIL::Cell *> TaintAnalyzer::BackwardCells($/;"	function	line:297	class:Yosys::backend::taint::TaintAnalyzer	signature:( const std::set<RTLIL::SigSpec> &observable_signals)
verbose	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
norename	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
noattr	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
attr2comment	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
noexpr	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
nodec	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
nohex	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
nostr	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
defparam	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
decimal	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool verbose, norename, noattr, attr2comment, noexpr, nodec, nohex, nostr, defparam, decimal;$/;"	variable	line:36
auto_name_counter	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^int auto_name_counter, auto_name_offset, auto_name_digits;$/;"	variable	line:37
auto_name_offset	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^int auto_name_counter, auto_name_offset, auto_name_digits;$/;"	variable	line:37
auto_name_digits	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^int auto_name_counter, auto_name_offset, auto_name_digits;$/;"	variable	line:37
auto_name_map	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^std::map<RTLIL::IdString, int> auto_name_map;$/;"	variable	line:38
reg_wires	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^std::set<RTLIL::IdString> reg_wires, reg_ct;$/;"	variable	line:39
reg_ct	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^std::set<RTLIL::IdString> reg_wires, reg_ct;$/;"	variable	line:39
auto_prefix	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^std::string auto_prefix;$/;"	variable	line:40
active_module	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^RTLIL::Module *active_module;$/;"	variable	line:42
active_initdata	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^dict<RTLIL::SigBit, RTLIL::State> active_initdata;$/;"	variable	line:43
active_sigmap	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^SigMap active_sigmap;$/;"	variable	line:44
reset_auto_counter_id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void reset_auto_counter_id(RTLIL::IdString id, bool may_rename)$/;"	function	line:46	signature:(RTLIL::IdString id, bool may_rename)
reset_auto_counter	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void reset_auto_counter(RTLIL::Module *module)$/;"	function	line:68	signature:(RTLIL::Module *module)
next_auto_id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^std::string next_auto_id()$/;"	function	line:96	signature:()
id	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^std::string id(RTLIL::IdString internal_id, bool may_rename = true)$/;"	function	line:101	signature:(RTLIL::IdString internal_id, bool may_rename = true)
is_reg_wire	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool is_reg_wire(RTLIL::SigSpec sig, std::string &reg_name)$/;"	function	line:161	signature:(RTLIL::SigSpec sig, std::string &reg_name)
dump_const	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_const(std::ostream &f, const RTLIL::Const &data, int width = -1, int offset = 0, bool no_decimal = false, bool set_signed = false, bool escape_comment = false)$/;"	function	line:186	signature:(std::ostream &f, const RTLIL::Const &data, int width = -1, int offset = 0, bool no_decimal = false, bool set_signed = false, bool escape_comment = false)
dump_reg_init	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_reg_init(std::ostream &f, SigSpec sig)$/;"	function	line:296	signature:(std::ostream &f, SigSpec sig)
dump_sigchunk	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_sigchunk(std::ostream &f, const RTLIL::SigChunk &chunk, bool no_decimal = false)$/;"	function	line:316	signature:(std::ostream &f, const RTLIL::SigChunk &chunk, bool no_decimal = false)
dump_sigspec	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_sigspec(std::ostream &f, const RTLIL::SigSpec &sig)$/;"	function	line:341	signature:(std::ostream &f, const RTLIL::SigSpec &sig)
dump_attributes	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_attributes(std::ostream &f, std::string indent, dict<RTLIL::IdString, RTLIL::Const> &attributes, char term = '\\n', bool modattr = false)$/;"	function	line:356	signature:(std::ostream &f, std::string indent, dict<RTLIL::IdString, RTLIL::Const> &attributes, char term = , bool modattr = false)
dump_wire	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_wire(std::ostream &f, std::string indent, RTLIL::Wire *wire)$/;"	function	line:373	signature:(std::ostream &f, std::string indent, RTLIL::Wire *wire)
dump_memory	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_memory(std::ostream &f, std::string indent, RTLIL::Memory *memory)$/;"	function	line:415	signature:(std::ostream &f, std::string indent, RTLIL::Memory *memory)
dump_cell_expr_port	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_cell_expr_port(std::ostream &f, RTLIL::Cell *cell, std::string port, bool gen_signed = true)$/;"	function	line:421	signature:(std::ostream &f, RTLIL::Cell *cell, std::string port, bool gen_signed = true)
cellname	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^std::string cellname(RTLIL::Cell *cell)$/;"	function	line:431	signature:(RTLIL::Cell *cell)
dump_cell_expr_uniop	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_cell_expr_uniop(std::ostream &f, std::string indent, RTLIL::Cell *cell, std::string op)$/;"	function	line:467	signature:(std::ostream &f, std::string indent, RTLIL::Cell *cell, std::string op)
dump_cell_expr_binop	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_cell_expr_binop(std::ostream &f, std::string indent, RTLIL::Cell *cell, std::string op)$/;"	function	line:477	signature:(std::ostream &f, std::string indent, RTLIL::Cell *cell, std::string op)
dump_cell_expr	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^bool dump_cell_expr(std::ostream &f, std::string indent, RTLIL::Cell *cell)$/;"	function	line:489	signature:(std::ostream &f, std::string indent, RTLIL::Cell *cell)
HANDLE_UNIOP	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^#define HANDLE_UNIOP(/;"	macro	line:660	file:
HANDLE_BINOP	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^#define HANDLE_BINOP(/;"	macro	line:662	file:
HANDLE_UNIOP	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^#undef HANDLE_UNIOP$/;"	macro	line:705	file:
HANDLE_BINOP	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^#undef HANDLE_BINOP$/;"	macro	line:706	file:
dump_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_cell(std::ostream &f, std::string indent, RTLIL::Cell *cell)$/;"	function	line:1240	signature:(std::ostream &f, std::string indent, RTLIL::Cell *cell)
dump_conn	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_conn(std::ostream &f, std::string indent, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)$/;"	function	line:1312	signature:(std::ostream &f, std::string indent, const RTLIL::SigSpec &left, const RTLIL::SigSpec &right)
dump_case_body	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_case_body(std::ostream &f, std::string indent, RTLIL::CaseRule *cs, bool omit_trailing_begin = false)$/;"	function	line:1323	signature:(std::ostream &f, std::string indent, RTLIL::CaseRule *cs, bool omit_trailing_begin = false)
dump_proc_switch	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_proc_switch(std::ostream &f, std::string indent, RTLIL::SwitchRule *sw)$/;"	function	line:1350	signature:(std::ostream &f, std::string indent, RTLIL::SwitchRule *sw)
case_body_find_regs	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void case_body_find_regs(RTLIL::CaseRule *cs)$/;"	function	line:1388	signature:(RTLIL::CaseRule *cs)
dump_process	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_process(std::ostream &f, std::string indent, RTLIL::Process *proc, bool find_regs = false)$/;"	function	line:1401	signature:(std::ostream &f, std::string indent, RTLIL::Process *proc, bool find_regs = false)
dump_module	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^void dump_module(std::ostream &f, std::string indent, RTLIL::Module *module)$/;"	function	line:1475	signature:(std::ostream &f, std::string indent, RTLIL::Module *module)
VerilogBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^struct VerilogBackend : public Backend {$/;"	struct	line:1570	file:
VerilogBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^	VerilogBackend() : Backend("verilog", "write design to Verilog file") { }$/;"	function	line:1571	struct:VerilogBackend	signature:()
VerilogBackend	/Users/ziqiaozhou/zzdiss/codes/yosys/backends/verilog/verilog_backend.cc	/^} VerilogBackend;$/;"	variable	line:1763	typeref:struct:VerilogBackend
RTLIL_H	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^#define RTLIL_H$/;"	macro	line:22
RTLIL	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^namespace RTLIL$/;"	namespace	line:26
SigSig	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	typedef std::pair<SigSpec, SigSpec> SigSig;$/;"	typedef	line:75	namespace:RTLIL
IdString	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	struct IdString$/;"	struct	line:77	namespace:RTLIL
destruct_guard_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static struct destruct_guard_t {$/;"	struct	line:81	struct:RTLIL::IdString
ok	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^			bool ok; \/\/ POD, will be initialized to zero$/;"	member	line:82	struct:RTLIL::IdString::destruct_guard_t
destruct_guard_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^			destruct_guard_t() { ok = true; }$/;"	function	line:83	struct:RTLIL::IdString::destruct_guard_t	signature:()
~destruct_guard_t	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^			~destruct_guard_t() { ok = false; }$/;"	function	line:84	struct:RTLIL::IdString::destruct_guard_t	signature:()
destruct_guard	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		} destruct_guard;$/;"	member	line:85	struct:RTLIL::IdString	typeref:struct:RTLIL::IdString::destruct_guard_t
global_refcount_storage_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static std::vector<int> global_refcount_storage_;$/;"	member	line:87	struct:RTLIL::IdString
global_id_storage_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static std::vector<char*> global_id_storage_;$/;"	member	line:88	struct:RTLIL::IdString
global_id_index_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static dict<char*, int, hash_cstr_ops> global_id_index_;$/;"	member	line:89	struct:RTLIL::IdString
global_free_idx_list_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static std::vector<int> global_free_idx_list_;$/;"	member	line:90	struct:RTLIL::IdString
get_reference	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static inline int get_reference(int idx)$/;"	function	line:92	struct:RTLIL::IdString	signature:(int idx)
get_reference	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static inline int get_reference(const char *p)$/;"	function	line:98	struct:RTLIL::IdString	signature:(const char *p)
put_reference	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		static inline void put_reference(int idx)$/;"	function	line:140	struct:RTLIL::IdString	signature:(int idx)
index_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		int index_;$/;"	member	line:165	struct:RTLIL::IdString
IdString	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		IdString() : index_(get_reference("")) { }$/;"	function	line:167	struct:RTLIL::IdString	signature:()
IdString	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		IdString(const char *str) : index_(get_reference(str)) { }$/;"	function	line:168	struct:RTLIL::IdString	signature:(const char *str)
IdString	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		IdString(const IdString &str) : index_(get_reference(str.index_)) { }$/;"	function	line:169	struct:RTLIL::IdString	signature:(const IdString &str)
IdString	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		IdString(const std::string &str) : index_(get_reference(str.c_str())) { }$/;"	function	line:170	struct:RTLIL::IdString	signature:(const std::string &str)
~IdString	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		~IdString() { put_reference(index_); }$/;"	function	line:171	struct:RTLIL::IdString	signature:()
operator =	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		void operator=(const IdString &rhs) {$/;"	function	line:173	struct:RTLIL::IdString	signature:(const IdString &rhs)
operator =	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		void operator=(const char *rhs) {$/;"	function	line:178	struct:RTLIL::IdString	signature:(const char *rhs)
operator =	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		void operator=(const std::string &rhs) {$/;"	function	line:183	struct:RTLIL::IdString	signature:(const std::string &rhs)
c_str	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		const char *c_str() const {$/;"	function	line:188	struct:RTLIL::IdString	signature:() const
str	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		std::string str() const {$/;"	function	line:192	struct:RTLIL::IdString	signature:() const
operator <	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator<(const IdString &rhs) const {$/;"	function	line:196	struct:RTLIL::IdString	signature:(const IdString &rhs) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator==(const IdString &rhs) const { return index_ == rhs.index_; }$/;"	function	line:200	struct:RTLIL::IdString	signature:(const IdString &rhs) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator!=(const IdString &rhs) const { return index_ != rhs.index_; }$/;"	function	line:201	struct:RTLIL::IdString	signature:(const IdString &rhs) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator==(const std::string &rhs) const { return str() == rhs; }$/;"	function	line:205	struct:RTLIL::IdString	signature:(const std::string &rhs) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator!=(const std::string &rhs) const { return str() != rhs; }$/;"	function	line:206	struct:RTLIL::IdString	signature:(const std::string &rhs) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator==(const char *rhs) const { return strcmp(c_str(), rhs) == 0; }$/;"	function	line:208	struct:RTLIL::IdString	signature:(const char *rhs) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator!=(const char *rhs) const { return strcmp(c_str(), rhs) != 0; }$/;"	function	line:209	struct:RTLIL::IdString	signature:(const char *rhs) const
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		char operator[](size_t i) const {$/;"	function	line:211	struct:RTLIL::IdString	signature:(size_t i) const
substr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		std::string substr(size_t pos = 0, size_t len = std::string::npos) const {$/;"	function	line:218	struct:RTLIL::IdString	signature:(size_t pos = 0, size_t len = std::string::npos) const
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		size_t size() const {$/;"	function	line:225	struct:RTLIL::IdString	signature:() const
empty	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool empty() const {$/;"	function	line:229	struct:RTLIL::IdString	signature:() const
clear	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		void clear() {$/;"	function	line:233	struct:RTLIL::IdString	signature:()
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		unsigned int hash() const {$/;"	function	line:237	struct:RTLIL::IdString	signature:() const
compare_ptr_by_name	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		template<typename T> struct compare_ptr_by_name {$/;"	struct	line:245	struct:RTLIL::IdString
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^			bool operator()(const T *a, const T *b) const {$/;"	function	line:246	struct:RTLIL::IdString::compare_ptr_by_name	signature:(const T *a, const T *b) const
in	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool in(T first, Args... rest) const {$/;"	function	line:255	struct:RTLIL::IdString	signature:(T first, Args... rest) const
in	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool in(IdString rhs) const { return *this == rhs; }$/;"	function	line:259	struct:RTLIL::IdString	signature:(IdString rhs) const
in	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool in(const char *rhs) const { return *this == rhs; }$/;"	function	line:260	struct:RTLIL::IdString	signature:(const char *rhs) const
in	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool in(const std::string &rhs) const { return *this == rhs; }$/;"	function	line:261	struct:RTLIL::IdString	signature:(const std::string &rhs) const
in	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool in(const pool<IdString> &rhs) const { return rhs.count(*this) != 0; }$/;"	function	line:262	struct:RTLIL::IdString	signature:(const pool<IdString> &rhs) const
escape_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	static inline std::string escape_id(std::string str) {$/;"	function	line:265	namespace:RTLIL	signature:(std::string str)
unescape_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	static inline std::string unescape_id(std::string str) {$/;"	function	line:271	namespace:RTLIL	signature:(std::string str)
unescape_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	static inline std::string unescape_id(RTLIL::IdString str) {$/;"	function	line:283	namespace:RTLIL	signature:(RTLIL::IdString str)
id2cstr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	static inline const char *id2cstr(const RTLIL::IdString &str) {$/;"	function	line:287	namespace:RTLIL	signature:(const RTLIL::IdString &str)
sort_by_name_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template <typename T> struct sort_by_name_id {$/;"	struct	line:291	namespace:RTLIL
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator()(T *a, T *b) const {$/;"	function	line:292	struct:RTLIL::sort_by_name_id	signature:(T *a, T *b) const
sort_by_name_str	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template <typename T> struct sort_by_name_str {$/;"	struct	line:297	namespace:RTLIL
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator()(T *a, T *b) const {$/;"	function	line:298	struct:RTLIL::sort_by_name_str	signature:(T *a, T *b) const
sort_by_id_str	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	struct sort_by_id_str {$/;"	struct	line:303	namespace:RTLIL
operator ()	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		bool operator()(RTLIL::IdString a, RTLIL::IdString b) const {$/;"	function	line:304	struct:RTLIL::sort_by_id_str	signature:(RTLIL::IdString a, RTLIL::IdString b) const
ObjIterator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	struct ObjIterator$/;"	struct	line:357	namespace:RTLIL
it	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		typename dict<RTLIL::IdString, T>::iterator it;$/;"	member	line:359	struct:RTLIL::ObjIterator
list_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		dict<RTLIL::IdString, T> *list_p;$/;"	member	line:360	struct:RTLIL::ObjIterator
refcount_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		int *refcount_p;$/;"	member	line:361	struct:RTLIL::ObjIterator
ObjIterator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjIterator() : list_p(nullptr), refcount_p(nullptr) {$/;"	function	line:363	struct:RTLIL::ObjIterator	signature:()
list_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjIterator(decltype(list_p) list_p, int *refcount_p) : list_p(list_p), refcount_p(refcount_p) {$/;"	member	line:366	struct:RTLIL::ObjIterator
refcount_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjIterator(decltype(list_p) list_p, int *refcount_p) : list_p(list_p), refcount_p(refcount_p) {$/;"	member	line:366	struct:RTLIL::ObjIterator
refcount_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjIterator(decltype(list_p) list_p, int *refcount_p) : list_p(list_p), refcount_p(refcount_p) {$/;"	function	line:366	struct:RTLIL::ObjIterator	signature:(refcount_p)
ObjIterator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjIterator(const RTLIL::ObjIterator<T> &other) {$/;"	function	line:376	struct:RTLIL::ObjIterator	signature:(const RTLIL::ObjIterator<T> &other)
operator =	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjIterator &operator=(const RTLIL::ObjIterator<T> &other) {$/;"	function	line:384	struct:RTLIL::ObjIterator	signature:(const RTLIL::ObjIterator<T> &other)
~ObjIterator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		~ObjIterator() {$/;"	function	line:395	struct:RTLIL::ObjIterator	signature:()
operator *	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		inline T operator*() const {$/;"	function	line:400	struct:RTLIL::ObjIterator	signature:() const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		inline bool operator!=(const RTLIL::ObjIterator<T> &other) const {$/;"	function	line:405	struct:RTLIL::ObjIterator	signature:(const RTLIL::ObjIterator<T> &other) const
operator ++	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		inline void operator++() {$/;"	function	line:411	struct:RTLIL::ObjIterator	signature:()
ObjRange	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	struct ObjRange$/;"	struct	line:422	namespace:RTLIL
list_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		dict<RTLIL::IdString, T> *list_p;$/;"	member	line:424	struct:RTLIL::ObjRange
refcount_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		int *refcount_p;$/;"	member	line:425	struct:RTLIL::ObjRange
list_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjRange(decltype(list_p) list_p, int *refcount_p) : list_p(list_p), refcount_p(refcount_p) { }$/;"	member	line:427	struct:RTLIL::ObjRange
refcount_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjRange(decltype(list_p) list_p, int *refcount_p) : list_p(list_p), refcount_p(refcount_p) { }$/;"	member	line:427	struct:RTLIL::ObjRange
refcount_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		ObjRange(decltype(list_p) list_p, int *refcount_p) : list_p(list_p), refcount_p(refcount_p) { }$/;"	function	line:427	struct:RTLIL::ObjRange	signature:(refcount_p)
begin	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		RTLIL::ObjIterator<T> begin() { return RTLIL::ObjIterator<T>(list_p, refcount_p); }$/;"	function	line:428	struct:RTLIL::ObjRange	signature:()
end	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		RTLIL::ObjIterator<T> end() { return RTLIL::ObjIterator<T>(); }$/;"	function	line:429	struct:RTLIL::ObjRange	signature:()
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		size_t size() const {$/;"	function	line:431	struct:RTLIL::ObjRange	signature:() const
operator pool<T>	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		operator pool<T>() const {$/;"	function	line:435	struct:RTLIL::ObjRange	signature:() const
operator std::vector<T>	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		operator std::vector<T>() const {$/;"	function	line:442	struct:RTLIL::ObjRange	signature:() const
to_pool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		pool<T> to_pool() const { return *this; }$/;"	function	line:450	struct:RTLIL::ObjRange	signature:() const
to_vector	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		std::vector<T> to_vector() const { return *this; }$/;"	function	line:451	struct:RTLIL::ObjRange	signature:() const
AttrObject	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::AttrObject$/;"	struct	line:456	class:RTLIL
attributes	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Const> attributes;$/;"	member	line:458	struct:RTLIL::AttrObject
SigChunk	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::SigChunk$/;"	struct	line:471	class:RTLIL
wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Wire *wire;$/;"	member	line:473	struct:RTLIL::SigChunk
data	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::State> data; \/\/ only used if wire == NULL, LSB at index 0$/;"	member	line:474	struct:RTLIL::SigChunk
width	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, offset;$/;"	member	line:475	struct:RTLIL::SigChunk
offset	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, offset;$/;"	member	line:475	struct:RTLIL::SigChunk
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::SigBit$/;"	struct	line:493	class:RTLIL
wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Wire *wire;$/;"	member	line:495	struct:RTLIL::SigBit
data	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		RTLIL::State data; \/\/ used if wire == NULL$/;"	member	line:497	union:RTLIL::SigBit::__anon1
offset	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^		int offset;        \/\/ used if wire != NULL$/;"	member	line:498	union:RTLIL::SigBit::__anon1
Const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Const$/;"	struct	line:516	class:RTLIL
flags	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int flags;$/;"	member	line:518	struct:RTLIL::Const
bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::State> bits;$/;"	member	line:519	struct:RTLIL::Const
Const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	Const(const std::vector<RTLIL::State> &bits) : bits(bits) { flags = CONST_FLAG_NONE; }$/;"	function	line:525	struct:RTLIL::Const	signature:(const std::vector<RTLIL::State> &bits)
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline int size() const { return bits.size(); }$/;"	function	line:539	struct:RTLIL::Const	signature:() const
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline RTLIL::State &operator[](int index) { return bits.at(index); }$/;"	function	line:540	struct:RTLIL::Const	signature:(int index)
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline const RTLIL::State &operator[](int index) const { return bits.at(index); }$/;"	function	line:541	struct:RTLIL::Const	signature:(int index) const
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline RTLIL::Const extract(int offset, int len = 1, RTLIL::State padding = RTLIL::State::S0) const {$/;"	function	line:548	struct:RTLIL::Const	signature:(int offset, int len = 1, RTLIL::State padding = RTLIL::State::S0) const
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline unsigned int hash() const {$/;"	function	line:556	struct:RTLIL::Const	signature:() const
SigSpecIterator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::SigSpecIterator : public std::iterator<std::input_iterator_tag, RTLIL::SigSpec>$/;"	struct	line:564	class:RTLIL
sig_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::SigSpec *sig_p;$/;"	member	line:566	struct:RTLIL::SigSpecIterator
index	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int index;$/;"	member	line:567	struct:RTLIL::SigSpecIterator
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool operator!=(const RTLIL::SigSpecIterator &other) const { return index != other.index; }$/;"	function	line:570	struct:RTLIL::SigSpecIterator	signature:(const RTLIL::SigSpecIterator &other) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool operator==(const RTLIL::SigSpecIterator &other) const { return index == other.index; }$/;"	function	line:571	struct:RTLIL::SigSpecIterator	signature:(const RTLIL::SigSpecIterator &other) const
operator ++	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline void operator++() { index++; }$/;"	function	line:572	struct:RTLIL::SigSpecIterator	signature:()
SigSpecConstIterator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::SigSpecConstIterator : public std::iterator<std::input_iterator_tag, RTLIL::SigSpec>$/;"	struct	line:575	class:RTLIL
sig_p	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	const RTLIL::SigSpec *sig_p;$/;"	member	line:577	struct:RTLIL::SigSpecConstIterator
index	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int index;$/;"	member	line:578	struct:RTLIL::SigSpecConstIterator
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool operator!=(const RTLIL::SigSpecConstIterator &other) const { return index != other.index; }$/;"	function	line:581	struct:RTLIL::SigSpecConstIterator	signature:(const RTLIL::SigSpecConstIterator &other) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool operator==(const RTLIL::SigSpecIterator &other) const { return index == other.index; }$/;"	function	line:582	struct:RTLIL::SigSpecConstIterator	signature:(const RTLIL::SigSpecIterator &other) const
operator ++	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline void operator++() { index++; }$/;"	function	line:583	struct:RTLIL::SigSpecConstIterator	signature:()
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::SigSpec$/;"	struct	line:586	class:RTLIL
width_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width_;$/;"	member	line:589	struct:RTLIL::SigSpec
hash_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned long hash_;$/;"	member	line:590	struct:RTLIL::SigSpec
chunks_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SigChunk> chunks_; \/\/ LSB at index 0$/;"	member	line:591	struct:RTLIL::SigSpec
bits_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SigBit> bits_; \/\/ LSB at index 0$/;"	member	line:592	struct:RTLIL::SigSpec
packed	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool packed() const {$/;"	function	line:598	struct:RTLIL::SigSpec	signature:() const
inline_unpack	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline void inline_unpack() const {$/;"	function	line:602	struct:RTLIL::SigSpec	signature:() const
SigSpec	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	SigSpec(RTLIL::SigSpec &&other) {$/;"	function	line:627	struct:RTLIL::SigSpec	signature:(RTLIL::SigSpec &&other)
operator =	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	const RTLIL::SigSpec &operator=(RTLIL::SigSpec &&other) {$/;"	function	line:634	struct:RTLIL::SigSpec	signature:(RTLIL::SigSpec &&other)
get_hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	size_t get_hash() const {$/;"	function	line:642	struct:RTLIL::SigSpec	signature:() const
chunks	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline const std::vector<RTLIL::SigChunk> &chunks() const { pack(); return chunks_; }$/;"	function	line:647	struct:RTLIL::SigSpec	signature:() const
bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline const std::vector<RTLIL::SigBit> &bits() const { inline_unpack(); return bits_; }$/;"	function	line:648	struct:RTLIL::SigSpec	signature:() const
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline int size() const { return width_; }$/;"	function	line:650	struct:RTLIL::SigSpec	signature:() const
empty	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool empty() const { return width_ == 0; }$/;"	function	line:651	struct:RTLIL::SigSpec	signature:() const
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline RTLIL::SigBit &operator[](int index) { inline_unpack(); return bits_.at(index); }$/;"	function	line:653	struct:RTLIL::SigSpec	signature:(int index)
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline const RTLIL::SigBit &operator[](int index) const { inline_unpack(); return bits_.at(index); }$/;"	function	line:654	struct:RTLIL::SigSpec	signature:(int index) const
begin	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline RTLIL::SigSpecIterator begin() { RTLIL::SigSpecIterator it; it.sig_p = this; it.index = 0; return it; }$/;"	function	line:656	struct:RTLIL::SigSpec	signature:()
end	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline RTLIL::SigSpecIterator end() { RTLIL::SigSpecIterator it; it.sig_p = this; it.index = width_; return it; }$/;"	function	line:657	struct:RTLIL::SigSpec	signature:()
begin	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline RTLIL::SigSpecConstIterator begin() const { RTLIL::SigSpecConstIterator it; it.sig_p = this; it.index = 0; return it; }$/;"	function	line:659	struct:RTLIL::SigSpec	signature:() const
end	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline RTLIL::SigSpecConstIterator end() const { RTLIL::SigSpecConstIterator it; it.sig_p = this; it.index = width_; return it; }$/;"	function	line:660	struct:RTLIL::SigSpec	signature:() const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool operator !=(const RTLIL::SigSpec &other) const { return !(*this == other); }$/;"	function	line:701	struct:RTLIL::SigSpec	signature:(const RTLIL::SigSpec &other) const
is_bit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	inline bool is_bit() const { return width_ == 1; }$/;"	function	line:705	struct:RTLIL::SigSpec	signature:() const
operator std::vector<RTLIL::SigChunk>	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	operator std::vector<RTLIL::SigChunk>() const { return chunks(); }$/;"	function	line:735	struct:RTLIL::SigSpec	signature:() const
operator std::vector<RTLIL::SigBit>	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	operator std::vector<RTLIL::SigBit>() const { return bits(); }$/;"	function	line:736	struct:RTLIL::SigSpec	signature:() const
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hash() const { if (!hash_) updhash(); return hash_; };$/;"	function	line:738	struct:RTLIL::SigSpec	signature:() const
check	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	void check() const { }$/;"	function	line:743	struct:RTLIL::SigSpec	signature:() const
Selection	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Selection$/;"	struct	line:747	class:RTLIL
full_selection	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool full_selection;$/;"	member	line:749	struct:RTLIL::Selection
selected_modules	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	pool<RTLIL::IdString> selected_modules;$/;"	member	line:750	struct:RTLIL::Selection
selected_members	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, pool<RTLIL::IdString>> selected_members;$/;"	member	line:751	struct:RTLIL::Selection
Selection	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	Selection(bool full = true) : full_selection(full) { }$/;"	function	line:753	struct:RTLIL::Selection	signature:(bool full = true)
select	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template<typename T1> void select(T1 *module) {$/;"	function	line:760	struct:RTLIL::Selection	signature:(T1 *module)
select	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template<typename T1, typename T2> void select(T1 *module, T2 *member) {$/;"	function	line:767	struct:RTLIL::Selection	signature:(T1 *module, T2 *member)
empty	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool empty() const {$/;"	function	line:772	struct:RTLIL::Selection	signature:() const
Monitor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Monitor$/;"	struct	line:777	class:RTLIL
hashidx_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hashidx_;$/;"	member	line:779	struct:RTLIL::Monitor
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hash() const { return hashidx_; }$/;"	function	line:780	struct:RTLIL::Monitor	signature:() const
Monitor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	Monitor() {$/;"	function	line:782	struct:RTLIL::Monitor	signature:()
~Monitor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	virtual ~Monitor() { }$/;"	function	line:788	struct:RTLIL::Monitor	signature:()
notify_module_add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	virtual void notify_module_add(RTLIL::Module*) { }$/;"	function	line:789	struct:RTLIL::Monitor	signature:(RTLIL::Module*)
notify_module_del	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	virtual void notify_module_del(RTLIL::Module*) { }$/;"	function	line:790	struct:RTLIL::Monitor	signature:(RTLIL::Module*)
notify_connect	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	virtual void notify_connect(RTLIL::Cell*, const RTLIL::IdString&, const RTLIL::SigSpec&, RTLIL::SigSpec&) { }$/;"	function	line:791	struct:RTLIL::Monitor	signature:(RTLIL::Cell*, const RTLIL::IdString&, const RTLIL::SigSpec&, RTLIL::SigSpec&)
notify_connect	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	virtual void notify_connect(RTLIL::Module*, const RTLIL::SigSig&) { }$/;"	function	line:792	struct:RTLIL::Monitor	signature:(RTLIL::Module*, const RTLIL::SigSig&)
notify_connect	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	virtual void notify_connect(RTLIL::Module*, const std::vector<RTLIL::SigSig>&) { }$/;"	function	line:793	struct:RTLIL::Monitor	signature:(RTLIL::Module*, const std::vector<RTLIL::SigSig>&)
notify_blackout	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	virtual void notify_blackout(RTLIL::Module*) { }$/;"	function	line:794	struct:RTLIL::Monitor	signature:(RTLIL::Module*)
Design	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Design$/;"	struct	line:797	class:RTLIL
hashidx_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hashidx_;$/;"	member	line:799	struct:RTLIL::Design
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hash() const { return hashidx_; }$/;"	function	line:800	struct:RTLIL::Design	signature:() const
monitors	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	pool<RTLIL::Monitor*> monitors;$/;"	member	line:802	struct:RTLIL::Design
scratchpad	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<std::string, std::string> scratchpad;$/;"	member	line:803	struct:RTLIL::Design
refcount_modules_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int refcount_modules_;$/;"	member	line:805	struct:RTLIL::Design
modules_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Module*> modules_;$/;"	member	line:806	struct:RTLIL::Design
verilog_packages	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<AST::AstNode*> verilog_packages, verilog_globals;$/;"	member	line:807	struct:RTLIL::Design
verilog_globals	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<AST::AstNode*> verilog_packages, verilog_globals;$/;"	member	line:807	struct:RTLIL::Design
verilog_defines	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<std::string, std::pair<std::string, bool>> verilog_defines;$/;"	member	line:808	struct:RTLIL::Design
selection_stack	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::Selection> selection_stack;$/;"	member	line:810	struct:RTLIL::Design
selection_vars	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Selection> selection_vars;$/;"	member	line:811	struct:RTLIL::Design
selected_active_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::string selected_active_module;$/;"	member	line:812	struct:RTLIL::Design
has	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool has(RTLIL::IdString id) const {$/;"	function	line:821	struct:RTLIL::Design	signature:(RTLIL::IdString id) const
selection	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Selection &selection() {$/;"	function	line:851	struct:RTLIL::Design	signature:()
selection	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	const RTLIL::Selection &selection() const {$/;"	function	line:855	struct:RTLIL::Design	signature:() const
full_selection	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool full_selection() const {$/;"	function	line:859	struct:RTLIL::Design	signature:() const
selected	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template<typename T1> bool selected(T1 *module) const {$/;"	function	line:863	struct:RTLIL::Design	signature:(T1 *module) const
selected	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template<typename T1, typename T2> bool selected(T1 *module, T2 *member) const {$/;"	function	line:867	struct:RTLIL::Design	signature:(T1 *module, T2 *member) const
select	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template<typename T1, typename T2> void select(T1 *module, T2 *member) {$/;"	function	line:871	struct:RTLIL::Design	signature:(T1 *module, T2 *member)
Module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Module : public RTLIL::AttrObject$/;"	struct	line:883	class:RTLIL
hashidx_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hashidx_;$/;"	member	line:885	struct:RTLIL::Module
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hash() const { return hashidx_; }$/;"	function	line:886	struct:RTLIL::Module	signature:() const
design	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Design *design;$/;"	member	line:893	struct:RTLIL::Module
monitors	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	pool<RTLIL::Monitor*> monitors;$/;"	member	line:894	struct:RTLIL::Module
refcount_wires_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int refcount_wires_;$/;"	member	line:896	struct:RTLIL::Module
refcount_cells_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int refcount_cells_;$/;"	member	line:897	struct:RTLIL::Module
wires_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Wire*> wires_;$/;"	member	line:899	struct:RTLIL::Module
cells_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Cell*> cells_;$/;"	member	line:900	struct:RTLIL::Module
connections_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SigSig> connections_;$/;"	member	line:901	struct:RTLIL::Module
name	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::IdString name;$/;"	member	line:903	struct:RTLIL::Module
avail_parameters	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	pool<RTLIL::IdString> avail_parameters;$/;"	member	line:904	struct:RTLIL::Module
memories	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Memory*> memories;$/;"	member	line:905	struct:RTLIL::Module
processes	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Process*> processes;$/;"	member	line:906	struct:RTLIL::Module
ports	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::IdString> ports;$/;"	member	line:924	struct:RTLIL::Module
selected	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	template<typename T> bool selected(T *member) const {$/;"	function	line:940	struct:RTLIL::Module	signature:(T *member) const
wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Wire* wire(RTLIL::IdString id) { return wires_.count(id) ? wires_.at(id) : nullptr; }$/;"	function	line:944	struct:RTLIL::Module	signature:(RTLIL::IdString id)
cell	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Cell* cell(RTLIL::IdString id) { return cells_.count(id) ? cells_.at(id) : nullptr; }$/;"	function	line:945	struct:RTLIL::Module	signature:(RTLIL::IdString id)
wires	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::ObjRange<RTLIL::Wire*> wires() { return RTLIL::ObjRange<RTLIL::Wire*>(&wires_, &refcount_wires_); }$/;"	function	line:947	struct:RTLIL::Module	signature:()
cells	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::ObjRange<RTLIL::Cell*> cells() { return RTLIL::ObjRange<RTLIL::Cell*>(&cells_, &refcount_cells_); }$/;"	function	line:948	struct:RTLIL::Module	signature:()
Wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Wire : public RTLIL::AttrObject$/;"	struct	line:1138	class:RTLIL
hashidx_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hashidx_;$/;"	member	line:1140	struct:RTLIL::Wire
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hash() const { return hashidx_; }$/;"	function	line:1141	struct:RTLIL::Wire	signature:() const
~Wire	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	~Wire() { };$/;"	function	line:1147	struct:RTLIL::Wire	signature:()
other	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	Wire(RTLIL::Wire &other) = delete;$/;"	member	line:1151	struct:RTLIL::Wire
other	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	void operator=(RTLIL::Wire &other) = delete;$/;"	member	line:1152	struct:RTLIL::Wire
module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Module *module;$/;"	member	line:1154	struct:RTLIL::Wire
name	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::IdString name;$/;"	member	line:1155	struct:RTLIL::Wire
width	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, start_offset, port_id;$/;"	member	line:1156	struct:RTLIL::Wire
start_offset	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, start_offset, port_id;$/;"	member	line:1156	struct:RTLIL::Wire
port_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, start_offset, port_id;$/;"	member	line:1156	struct:RTLIL::Wire
port_input	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool port_input, port_output, upto;$/;"	member	line:1157	struct:RTLIL::Wire
port_output	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool port_input, port_output, upto;$/;"	member	line:1157	struct:RTLIL::Wire
upto	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool port_input, port_output, upto;$/;"	member	line:1157	struct:RTLIL::Wire
Memory	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Memory : public RTLIL::AttrObject$/;"	struct	line:1160	class:RTLIL
hashidx_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hashidx_;$/;"	member	line:1162	struct:RTLIL::Memory
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hash() const { return hashidx_; }$/;"	function	line:1163	struct:RTLIL::Memory	signature:() const
name	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::IdString name;$/;"	member	line:1167	struct:RTLIL::Memory
width	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, start_offset, size;$/;"	member	line:1168	struct:RTLIL::Memory
start_offset	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, start_offset, size;$/;"	member	line:1168	struct:RTLIL::Memory
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	int width, start_offset, size;$/;"	member	line:1168	struct:RTLIL::Memory
Cell	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Cell : public RTLIL::AttrObject$/;"	struct	line:1171	class:RTLIL
hashidx_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hashidx_;$/;"	member	line:1173	struct:RTLIL::Cell
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	unsigned int hash() const { return hashidx_; }$/;"	function	line:1174	struct:RTLIL::Cell	signature:() const
other	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	Cell(RTLIL::Cell &other) = delete;$/;"	member	line:1183	struct:RTLIL::Cell
other	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	void operator=(RTLIL::Cell &other) = delete;$/;"	member	line:1184	struct:RTLIL::Cell
module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::Module *module;$/;"	member	line:1186	struct:RTLIL::Cell
name	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::IdString name;$/;"	member	line:1187	struct:RTLIL::Cell
type	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::IdString type;$/;"	member	line:1188	struct:RTLIL::Cell
connections_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::SigSpec> connections_;$/;"	member	line:1189	struct:RTLIL::Cell
parameters	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	dict<RTLIL::IdString, RTLIL::Const> parameters;$/;"	member	line:1190	struct:RTLIL::Cell
has_keep_attr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	bool has_keep_attr() const {$/;"	function	line:1214	struct:RTLIL::Cell	signature:() const
CaseRule	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::CaseRule$/;"	struct	line:1222	class:RTLIL
compare	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SigSpec> compare;$/;"	member	line:1224	struct:RTLIL::CaseRule
actions	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SigSig> actions;$/;"	member	line:1225	struct:RTLIL::CaseRule
switches	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SwitchRule*> switches;$/;"	member	line:1226	struct:RTLIL::CaseRule
SwitchRule	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::SwitchRule : public RTLIL::AttrObject$/;"	struct	line:1237	class:RTLIL
signal	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::SigSpec signal;$/;"	member	line:1239	struct:RTLIL::SwitchRule
cases	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::CaseRule*> cases;$/;"	member	line:1240	struct:RTLIL::SwitchRule
SyncRule	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::SyncRule$/;"	struct	line:1250	class:RTLIL
type	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::SyncType type;$/;"	member	line:1252	struct:RTLIL::SyncRule
signal	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::SigSpec signal;$/;"	member	line:1253	struct:RTLIL::SyncRule
actions	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SigSig> actions;$/;"	member	line:1254	struct:RTLIL::SyncRule
Process	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^struct RTLIL::Process : public RTLIL::AttrObject$/;"	struct	line:1260	class:RTLIL
name	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::IdString name;$/;"	member	line:1262	struct:RTLIL::Process
root_case	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	RTLIL::CaseRule root_case;$/;"	member	line:1263	struct:RTLIL::Process
syncs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^	std::vector<RTLIL::SyncRule*> syncs;$/;"	member	line:1264	struct:RTLIL::Process
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit() : wire(NULL), data(RTLIL::State::S0) { }$/;"	function	line:1273	class:RTLIL::SigBit	signature:()
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit(RTLIL::State bit) : wire(NULL), data(bit) { }$/;"	function	line:1274	class:RTLIL::SigBit	signature:(RTLIL::State bit)
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit(bool bit) : wire(NULL), data(bit ? RTLIL::S1 : RTLIL::S0) { }$/;"	function	line:1275	class:RTLIL::SigBit	signature:(bool bit)
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit(RTLIL::Wire *wire) : wire(wire), offset(0) { log_assert(wire && wire->width == 1); }$/;"	function	line:1276	class:RTLIL::SigBit	signature:(RTLIL::Wire *wire)
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit(RTLIL::Wire *wire, int offset) : wire(wire), offset(offset) { log_assert(wire != nullptr); }$/;"	function	line:1277	class:RTLIL::SigBit	signature:(RTLIL::Wire *wire, int offset)
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit(const RTLIL::SigChunk &chunk) : wire(chunk.wire) { log_assert(chunk.width == 1); if (wire) offset = chunk.offset; else data = chunk.data[0]; }$/;"	function	line:1278	class:RTLIL::SigBit	signature:(const RTLIL::SigChunk &chunk)
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit(const RTLIL::SigChunk &chunk, int index) : wire(chunk.wire) { if (wire) offset = chunk.offset + index; else data = chunk.data[index]; }$/;"	function	line:1279	class:RTLIL::SigBit	signature:(const RTLIL::SigChunk &chunk, int index)
operator <	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline bool RTLIL::SigBit::operator<(const RTLIL::SigBit &other) const {$/;"	function	line:1281	class:RTLIL::SigBit	signature:(const RTLIL::SigBit &other) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline bool RTLIL::SigBit::operator==(const RTLIL::SigBit &other) const {$/;"	function	line:1289	class:RTLIL::SigBit	signature:(const RTLIL::SigBit &other) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline bool RTLIL::SigBit::operator!=(const RTLIL::SigBit &other) const {$/;"	function	line:1293	class:RTLIL::SigBit	signature:(const RTLIL::SigBit &other) const
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline unsigned int RTLIL::SigBit::hash() const {$/;"	function	line:1297	class:RTLIL::SigBit	signature:() const
operator *	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit &RTLIL::SigSpecIterator::operator*() const {$/;"	function	line:1303	class:RTLIL::SigSpecIterator	signature:() const
operator *	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline const RTLIL::SigBit &RTLIL::SigSpecConstIterator::operator*() const {$/;"	function	line:1307	class:RTLIL::SigSpecConstIterator	signature:() const
SigBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {$/;"	function	line:1311	class:RTLIL::SigBit	signature:(const RTLIL::SigSpec &sig)
rewrite_sigspecs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^void RTLIL::Module::rewrite_sigspecs(T &functor)$/;"	function	line:1317	class:RTLIL::Module	signature:(T &functor)
rewrite_sigspecs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^void RTLIL::Cell::rewrite_sigspecs(T &functor) {$/;"	function	line:1330	class:RTLIL::Cell	signature:(T &functor)
rewrite_sigspecs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^void RTLIL::CaseRule::rewrite_sigspecs(T &functor) {$/;"	function	line:1336	class:RTLIL::CaseRule	signature:(T &functor)
rewrite_sigspecs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^void RTLIL::SwitchRule::rewrite_sigspecs(T &functor)$/;"	function	line:1348	class:RTLIL::SwitchRule	signature:(T &functor)
rewrite_sigspecs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^void RTLIL::SyncRule::rewrite_sigspecs(T &functor)$/;"	function	line:1356	class:RTLIL::SyncRule	signature:(T &functor)
rewrite_sigspecs	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/rtlil.h	/^void RTLIL::Process::rewrite_sigspecs(T &functor)$/;"	function	line:1366	class:RTLIL::Process	signature:(T &functor)
CAL_SYM_H	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^#define CAL_SYM_H$/;"	macro	line:4
RTLIL	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^namespace RTLIL {$/;"	namespace	line:7
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^class StateSym {$/;"	class	line:9	namespace:RTLIL
name_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  static int name_id;$/;"	member	line:11	class:RTLIL::StateSym
op_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  Type op_;$/;"	member	line:13	class:RTLIL::StateSym
operands_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  vector<StateSym> operands_;$/;"	member	line:14	class:RTLIL::StateSym
val_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^    RTLIL::State val_;$/;"	member	line:16	union:RTLIL::StateSym::__anon1
bit_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^    RTLIL::SigBit bit_;$/;"	member	line:17	union:RTLIL::StateSym::__anon1
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  StateSym(const State &state, const SigBit &b) {$/;"	function	line:20	class:RTLIL::StateSym	signature:(const State &state, const SigBit &b)
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  StateSym(const State &state) {$/;"	function	line:34	class:RTLIL::StateSym	signature:(const State &state)
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  StateSym() {}$/;"	function	line:39	class:RTLIL::StateSym	signature:()
CreateStateSymByOp	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  static StateSym *CreateStateSymByOp(Type op, const vector<StateSym> &a) {$/;"	function	line:40	class:RTLIL::StateSym	signature:(Type op, const vector<StateSym> &a)
CreateOp	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^#define CreateOp(/;"	macro	line:46
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^      operator==(const StateSym &other) const {$/;"	function	line:52	class:RTLIL::StateSym	signature:(const StateSym &other) const
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^struct SymConst {$/;"	struct	line:70	namespace:RTLIL
flags	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  int flags;$/;"	member	line:71	struct:RTLIL::SymConst
bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  std::vector<RTLIL::StateSym> bits;$/;"	member	line:72	struct:RTLIL::SymConst
signal	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  RTLIL::SigSpec signal;$/;"	member	line:73	struct:RTLIL::SymConst
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  SymConst(const std::vector<RTLIL::StateSym> &bits,$/;"	function	line:80	struct:RTLIL::SymConst	signature:(const std::vector<RTLIL::StateSym> &bits, const RTLIL::SigSpec &sig = RTLIL::SigSpec())
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  inline int size() const { return bits.size(); }$/;"	function	line:98	struct:RTLIL::SymConst	signature:() const
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  inline RTLIL::StateSym &operator[](int index) { return bits.at(index); }$/;"	function	line:99	struct:RTLIL::SymConst	signature:(int index)
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  inline const RTLIL::StateSym &operator[](int index) const {$/;"	function	line:100	struct:RTLIL::SymConst	signature:(int index) const
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  extract(int offset, int len = 1,$/;"	function	line:110	struct:RTLIL::SymConst	signature:(int offset, int len = 1, RTLIL::StateSym padding = RTLIL::State::S0) const
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/cal_sym.h	/^  inline unsigned int hash() const {$/;"	function	line:119	struct:RTLIL::SymConst	signature:() const
extend_u0	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static void extend_u0(RTLIL::Const &arg, int width, bool is_signed)$/;"	function	line:29	file:	signature:(RTLIL::Const &arg, int width, bool is_signed)
const2big	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static BigInteger const2big(const RTLIL::Const &val, bool as_signed, int &undef_bit_pos)$/;"	function	line:42	file:	signature:(const RTLIL::Const &val, bool as_signed, int &undef_bit_pos)
big2const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::Const big2const(const BigInteger &val, int result_len, int undef_bit_pos)$/;"	function	line:68	file:	signature:(const BigInteger &val, int result_len, int undef_bit_pos)
logic_and	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::State logic_and(RTLIL::State a, RTLIL::State b)$/;"	function	line:93	file:	signature:(RTLIL::State a, RTLIL::State b)
logic_or	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::State logic_or(RTLIL::State a, RTLIL::State b)$/;"	function	line:102	file:	signature:(RTLIL::State a, RTLIL::State b)
logic_xor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::State logic_xor(RTLIL::State a, RTLIL::State b)$/;"	function	line:111	file:	signature:(RTLIL::State a, RTLIL::State b)
logic_xnor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::State logic_xnor(RTLIL::State a, RTLIL::State b)$/;"	function	line:118	file:	signature:(RTLIL::State a, RTLIL::State b)
const_not	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_not(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)$/;"	function	line:125	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)
logic_wrapper	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::Const logic_wrapper(RTLIL::State(*logic_func)(RTLIL::State, RTLIL::State),$/;"	function	line:146	file:	signature:(RTLIL::State(logic_func)RTLIL::State, RTLIL::State), RTLIL::Const arg1, RTLIL::Const arg2, bool signed1, bool signed2, int result_len = -1)
const_and	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_and(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:165	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_or	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_or(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:170	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_xor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_xor(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:175	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_xnor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_xnor(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:180	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
logic_reduce_wrapper	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::Const logic_reduce_wrapper(RTLIL::State initial, RTLIL::State(*logic_func)(RTLIL::State, RTLIL::State), const RTLIL::Const &arg1, int result_len)$/;"	function	line:185	file:	signature:(RTLIL::State initial, RTLIL::State(*logic_func)(RTLIL::State, RTLIL::State), const RTLIL::Const &arg1, int result_len)
const_reduce_and	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_reduce_and(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)$/;"	function	line:198	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)
const_reduce_or	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_reduce_or(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)$/;"	function	line:203	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)
const_reduce_xor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_reduce_xor(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)$/;"	function	line:208	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)
const_reduce_xnor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_reduce_xnor(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)$/;"	function	line:213	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)
const_reduce_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_reduce_bool(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)$/;"	function	line:225	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool, bool, int result_len)
const_logic_not	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_logic_not(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)$/;"	function	line:230	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)
const_logic_and	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_logic_and(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:241	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_logic_or	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_logic_or(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:256	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_shift_worker	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::Const const_shift_worker(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool sign_ext, int direction, int result_len)$/;"	function	line:271	file:	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool sign_ext, int direction, int result_len)
const_shl	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_shl(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool, int result_len)$/;"	function	line:296	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool, int result_len)
const_shr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_shr(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool, int result_len)$/;"	function	line:303	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool, int result_len)
const_sshl	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_sshl(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:310	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_sshr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_sshr(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:317	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_shift_shiftx	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^static RTLIL::Const const_shift_shiftx(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool, bool signed2, int result_len, RTLIL::State other_bits)$/;"	function	line:324	file:	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool, bool signed2, int result_len, RTLIL::State other_bits)
const_shift	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_shift(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:347	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_shiftx	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_shiftx(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:352	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_lt	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_lt(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:357	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_le	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_le(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:368	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_eq	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_eq(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:379	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_ne	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_ne(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:403	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_eqx	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_eqx(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:413	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_nex	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_nex(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:432	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_ge	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_ge(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:442	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_gt	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_gt(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:453	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_add(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:464	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_sub	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_sub(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:471	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_mul	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_mul(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:478	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_div	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_div(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:485	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_mod	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_mod(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:498	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_pow	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_pow(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)$/;"	function	line:511	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
const_pos	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_pos(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)$/;"	function	line:562	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)
const_neg	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc.cc	/^RTLIL::Const RTLIL::const_neg(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)$/;"	function	line:570	class:RTLIL	signature:(const RTLIL::Const &arg1, const RTLIL::Const&, bool signed1, bool, int result_len)
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CONFIG := clang$/;"	macro	line:2
ENABLE_TCL	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_TCL := 1$/;"	macro	line:11
ENABLE_ABC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_ABC := 1$/;"	macro	line:12
ENABLE_PLUGINS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_PLUGINS := 1$/;"	macro	line:13
ENABLE_READLINE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_READLINE := 1$/;"	macro	line:14
ENABLE_EDITLINE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_EDITLINE := 0$/;"	macro	line:15
ENABLE_VERIFIC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_VERIFIC := 0$/;"	macro	line:16
ENABLE_COVER	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_COVER := 1$/;"	macro	line:17
ENABLE_LIBYOSYS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_LIBYOSYS := 0$/;"	macro	line:18
ENABLE_PROTOBUF	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_PROTOBUF := 0$/;"	macro	line:19
ENABLE_GCOV	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_GCOV := 0$/;"	macro	line:22
ENABLE_GPROF	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_GPROF := 0$/;"	macro	line:23
ENABLE_DEBUG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_DEBUG := 0$/;"	macro	line:24
ENABLE_NDEBUG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_NDEBUG := 0$/;"	macro	line:25
LINK_CURSES	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LINK_CURSES := 0$/;"	macro	line:26
LINK_TERMCAP	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LINK_TERMCAP := 0$/;"	macro	line:27
LINK_ABC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LINK_ABC := 0$/;"	macro	line:28
DISABLE_ABC_THREADS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^DISABLE_ABC_THREADS := 0$/;"	macro	line:30
SANITIZER	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^SANITIZER =$/;"	macro	line:33
OS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^OS := $(shell uname -s)$/;"	macro	line:40
PREFIX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PREFIX ?= \/usr\/local$/;"	macro	line:41
INSTALL_SUDO	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^INSTALL_SUDO :=$/;"	macro	line:42
BINDIR	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^BINDIR := $(PREFIX)\/bin$/;"	macro	line:44
LIBDIR	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LIBDIR := $(PREFIX)\/lib$/;"	macro	line:45
DATDIR	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^DATDIR := $(PREFIX)\/share\/yosys$/;"	macro	line:46
EXE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EXE =$/;"	macro	line:48
OBJS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^OBJS =$/;"	macro	line:49
GENFILES	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^GENFILES =$/;"	macro	line:50
EXTRA_OBJS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EXTRA_OBJS =$/;"	macro	line:51
EXTRA_TARGETS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EXTRA_TARGETS =$/;"	macro	line:52
TARGETS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^TARGETS = yosys$(EXE) yosys-config$/;"	macro	line:53
PRETTY	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PRETTY = 1$/;"	macro	line:55
SMALL	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^SMALL = 0$/;"	macro	line:56
UNITESTPATH	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^UNITESTPATH := tests\/unit$/;"	macro	line:59
YOSYS_SRC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^YOSYS_SRC := $(dir $(firstword $(MAKEFILE_LIST)))$/;"	macro	line:63
VPATH	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^VPATH := $(YOSYS_SRC)$/;"	macro	line:64
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := $(CXXFLAGS) -Wall -Wextra -ggdb -I. -I"$(YOSYS_SRC)" -MD -D_YOSYS_ -fPIC -I$(PREFIX)\/include$/;"	macro	line:66
LDFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDFLAGS := $(LDFLAGS) -L$(LIBDIR)$/;"	macro	line:67
LDLIBS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS := $(LDLIBS) -lstdc++ -lm$/;"	macro	line:68
PLUGIN_LDFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PLUGIN_LDFLAGS :=$/;"	macro	line:69
PKG_CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PKG_CONFIG ?= pkg-config$/;"	macro	line:71
SED	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^SED ?= sed$/;"	macro	line:72
BISON	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^BISON ?= bison$/;"	macro	line:73
STRIP	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^STRIP ?= strip$/;"	macro	line:74
AWK	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^AWK ?= awk$/;"	macro	line:75
BREW_PREFIX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^BREW_PREFIX := $(shell brew --prefix)\/opt$/;"	macro	line:82
PKG_CONFIG_PATH	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PKG_CONFIG_PATH := $(BREW_PREFIX)\/libffi\/lib\/pkgconfig:$(PKG_CONFIG_PATH)$/;"	macro	line:85
PKG_CONFIG_PATH	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PKG_CONFIG_PATH := $(BREW_PREFIX)\/tcl-tk\/lib\/pkgconfig:$(PKG_CONFIG_PATH)$/;"	macro	line:86
PATH	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^export PATH := $(BREW_PREFIX)\/bison\/bin:$(BREW_PREFIX)\/gettext\/bin:$(BREW_PREFIX)\/flex\/bin:$(PATH)$/;"	macro	line:87
PORT_PREFIX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PORT_PREFIX := $(patsubst %\/bin\/port,%,$(shell which port))$/;"	macro	line:91
PKG_CONFIG_PATH	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PKG_CONFIG_PATH := $(PORT_PREFIX)\/lib\/pkgconfig:$(PKG_CONFIG_PATH)$/;"	macro	line:94
PATH	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^export PATH := $(PORT_PREFIX)\/bin:$(PATH)$/;"	macro	line:95
YOSYS_VER	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^YOSYS_VER := 0.8+$(shell cd $(YOSYS_SRC) && test -e .git && { git log --author=clifford@clifford.at --oneline 4d4665b.. | wc -l; })$/;"	macro	line:103
GIT_REV	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^GIT_REV := $(shell cd $(YOSYS_SRC) && git rev-parse --short HEAD 2> \/dev\/null || echo UNKNOWN)$/;"	macro	line:104
OBJS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^OBJS = kernel\/version_$(GIT_REV).o$/;"	macro	line:105
ABCREV	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ABCREV = 2ddc57d$/;"	macro	line:113
ABCPULL	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ABCPULL = 1$/;"	macro	line:114
ABCURL	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ABCURL ?= https:\/\/github.com\/berkeley-abc\/abc$/;"	macro	line:115
ABCMKARGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ABCMKARGS = CC="$(CXX)" CXX="$(CXX)" ABC_USE_LIBSTDCXX=1$/;"	macro	line:116
ABCEXTERNAL	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ABCEXTERNAL ?=$/;"	macro	line:120
newline	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^define newline$/;"	macro	line:122
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = clang$/;"	macro	line:133
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = clang++$/;"	macro	line:134
ENABLE_COVER	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ENABLE_COVER := 0$/;"	macro	line:143
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = gcc$/;"	macro	line:156
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = gcc$/;"	macro	line:157
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = $(CXX)$/;"	macro	line:162
LDFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDFLAGS := $(filter-out -rdynamic,$(LDFLAGS)) -static$/;"	macro	line:163
LDLIBS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS := $(filter-out -lrt,$(LDLIBS))$/;"	macro	line:164
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := $(filter-out -fPIC,$(CXXFLAGS))$/;"	macro	line:165
ABCMKARGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^ABCMKARGS = CC="$(CC)" CXX="$(CXX)" LD="$(LD)" ABC_USE_LIBSTDCXX=1 LIBS="-lm -lpthread -static" OPTFLAGS="-O" \\$/;"	macro	line:167
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = gcc-4.8$/;"	macro	line:174
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = gcc-4.8$/;"	macro	line:175
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = gcc$/;"	macro	line:180
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = gcc$/;"	macro	line:181
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = emcc$/;"	macro	line:186
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = emcc$/;"	macro	line:187
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := -std=c++11 $(filter-out -fPIC -ggdb,$(CXXFLAGS))$/;"	macro	line:188
EMCCFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EMCCFLAGS := -Os -Wno-warn-absolute-paths$/;"	macro	line:190
LDLIBS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS =$/;"	macro	line:197
EXE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EXE = .js$/;"	macro	line:198
TARGETS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^TARGETS := $(filter-out yosys-config,$(TARGETS))$/;"	macro	line:200
LINK_ABC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LINK_ABC := 1$/;"	macro	line:204
DISABLE_ABC_THREADS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^DISABLE_ABC_THREADS := 1$/;"	macro	line:205
PKG_CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^PKG_CONFIG = \/usr\/local\/src\/mxe\/usr\/bin\/i686-w64-mingw32.static-pkg-config$/;"	macro	line:222
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = \/usr\/local\/src\/mxe\/usr\/bin\/i686-w64-mingw32.static-g++$/;"	macro	line:223
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = \/usr\/local\/src\/mxe\/usr\/bin\/i686-w64-mingw32.static-g++$/;"	macro	line:224
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := $(filter-out -fPIC,$(CXXFLAGS))$/;"	macro	line:226
LDFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDFLAGS := $(filter-out -rdynamic,$(LDFLAGS)) -s$/;"	macro	line:227
LDLIBS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS := $(filter-out -lrt,$(LDLIBS))$/;"	macro	line:228
EXE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EXE = .exe$/;"	macro	line:231
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = i686-w64-mingw32-g++$/;"	macro	line:234
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = i686-w64-mingw32-g++$/;"	macro	line:235
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := $(filter-out -fPIC,$(CXXFLAGS))$/;"	macro	line:237
LDFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDFLAGS := $(filter-out -rdynamic,$(LDFLAGS)) -s$/;"	macro	line:238
LDLIBS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS := $(filter-out -lrt,$(LDLIBS))$/;"	macro	line:239
EXE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EXE = .exe$/;"	macro	line:242
CXX	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXX = x86_64-w64-mingw32-g++$/;"	macro	line:245
LD	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LD = x86_64-w64-mingw32-g++$/;"	macro	line:246
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := $(filter-out -fPIC,$(CXXFLAGS))$/;"	macro	line:248
LDFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDFLAGS := $(filter-out -rdynamic,$(LDFLAGS)) -s$/;"	macro	line:249
LDLIBS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS := $(filter-out -lrt,$(LDLIBS))$/;"	macro	line:250
EXE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^EXE = .exe$/;"	macro	line:253
TCL_VERSION	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^TCL_VERSION ?= tcl$(shell bash -c "tclsh <(echo 'puts [info tclversion]')")$/;"	macro	line:302
TCL_INCLUDE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^TCL_INCLUDE ?= \/usr\/local\/include\/$(TCL_VERSION)$/;"	macro	line:304
TCL_INCLUDE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^TCL_INCLUDE ?= \/usr\/include\/$(TCL_VERSION)$/;"	macro	line:306
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := -O3 -DNDEBUG $(filter-out -Os -ggdb,$(CXXFLAGS))$/;"	macro	line:334
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := -O0 -DDEBUG $(filter-out -Os,$(CXXFLAGS))$/;"	macro	line:339
CXXFLAGS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS := -Og -DDEBUG $(filter-out -Os,$(CXXFLAGS))$/;"	macro	line:341
VERIFIC_DIR	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^VERIFIC_DIR ?= \/usr\/local\/src\/verific_lib$/;"	macro	line:360
VERIFIC_COMPONENTS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^VERIFIC_COMPONENTS ?= verilog vhdl database util containers hier_tree$/;"	macro	line:361
add_share_file	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^define add_share_file$/;"	macro	line:378
add_gen_share_file	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^define add_gen_share_file$/;"	macro	line:385
add_include_file	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^define add_include_file$/;"	macro	line:392
P_STATUS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^P_STATUS = 0$/;"	macro	line:397
P_OFFSET	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^P_OFFSET = 0$/;"	macro	line:398
P_UPDATE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^P_UPDATE = $(eval P_STATUS=$(shell echo $(OBJS) yosys$(EXE) | $(AWK) 'BEGIN { RS = " "; I = $(P_STATUS)+0; } $$1 == "$@" && NR > I { I = NR; } END { print I; }'))$/;"	macro	line:399
P_SHOW	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^P_SHOW = [$(shell $(AWK) "BEGIN { N=$(words $(OBJS) yosys$(EXE)); printf \\"%3d\\", $(P_OFFSET)+90*$(P_STATUS)\/N; exit; }")%]$/;"	macro	line:400
P	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^P = @echo "$(if $(findstring $@,$(TARGETS) $(EXTRA_TARGETS)),$(eval P_OFFSET = 10))$(call P_UPDATE)$(call P_SHOW) Building $@";$/;"	macro	line:401
Q	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^Q = @$/;"	macro	line:402
S	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^S = -s$/;"	macro	line:403
P_SHOW	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^P_SHOW = ->$/;"	macro	line:405
P	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^P =$/;"	macro	line:406
Q	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^Q =$/;"	macro	line:407
S	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^S =$/;"	macro	line:408
YOSYS_VER_STR	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^YOSYS_VER_STR := Yosys $(YOSYS_VER) (git sha1 $(GIT_REV), $(notdir $(CXX)) $(shell \\$/;"	macro	line:513
CXXFLAGS_NOVERIFIC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS_NOVERIFIC = $(foreach v,$(CXXFLAGS),$(if $(findstring $(VERIFIC_DIR),$(v)),,$(v)))$/;"	macro	line:521
LDLIBS_NOVERIFIC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS_NOVERIFIC = $(foreach v,$(LDLIBS),$(if $(findstring $(VERIFIC_DIR),$(v)),,$(v)))$/;"	macro	line:522
CXXFLAGS_NOVERIFIC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^CXXFLAGS_NOVERIFIC = $(CXXFLAGS)$/;"	macro	line:524
LDLIBS_NOVERIFIC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^LDLIBS_NOVERIFIC = $(LDLIBS)$/;"	macro	line:525
SEEDOPT	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^SEEDOPT="-S $(SEED)"$/;"	macro	line:565
SEEDOPT	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^SEEDOPT=""$/;"	macro	line:567
VALGRIND	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^VALGRIND ?= valgrind --error-exitcode=1 --leak-check=full --show-reachable=yes --errors-for-leak-kinds=all$/;"	macro	line:588
yosys_version_str	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo "namespace Yosys { extern const char *yosys_version_str; const char *yosys_version_str=\\"Yosys (Version Information Unavailable)\\"; }" > kernel\/version.cc$/;"	macro	line:694
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := clang' > Makefile.conf$/;"	macro	line:716
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := gcc' > Makefile.conf$/;"	macro	line:719
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := gcc-static' > Makefile.conf$/;"	macro	line:722
ENABLE_PLUGINS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_PLUGINS := 0' >> Makefile.conf$/;"	macro	line:723
ENABLE_READLINE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_READLINE := 0' >> Makefile.conf$/;"	macro	line:724
ENABLE_TCL	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_TCL := 0' >> Makefile.conf$/;"	macro	line:725
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := gcc-4.8' > Makefile.conf$/;"	macro	line:728
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := emcc' > Makefile.conf$/;"	macro	line:731
ENABLE_TCL	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_TCL := 0' >> Makefile.conf$/;"	macro	line:732
ENABLE_ABC	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_ABC := 0' >> Makefile.conf$/;"	macro	line:733
ENABLE_PLUGINS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_PLUGINS := 0' >> Makefile.conf$/;"	macro	line:734
ENABLE_READLINE	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_READLINE := 0' >> Makefile.conf$/;"	macro	line:735
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := mxe' > Makefile.conf$/;"	macro	line:738
ENABLE_PLUGINS	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_PLUGINS := 0' >> Makefile.conf$/;"	macro	line:739
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := msys2' > Makefile.conf$/;"	macro	line:742
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := msys2-64' > Makefile.conf$/;"	macro	line:745
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := cygwin' > Makefile.conf$/;"	macro	line:748
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := gcc' > Makefile.conf$/;"	macro	line:751
ENABLE_GCOV	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_GCOV := 1' >> Makefile.conf$/;"	macro	line:752
ENABLE_DEBUG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_DEBUG := 1' >> Makefile.conf$/;"	macro	line:753
CONFIG	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'CONFIG := gcc' > Makefile.conf$/;"	macro	line:756
ENABLE_GPROF	/Users/ziqiaozhou/zzdiss/codes/yosys/Makefile	/^	echo 'ENABLE_GPROF := 1' >> Makefile.conf$/;"	macro	line:757
autoidx	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^int autoidx = 1;$/;"	variable	line:63
yosys_xtrace	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^int yosys_xtrace = 0;$/;"	variable	line:64
yosys_design	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^RTLIL::Design *yosys_design = NULL;$/;"	variable	line:65
yosys_celltypes	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^CellTypes yosys_celltypes;$/;"	variable	line:66
yosys_tcl_interp	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^Tcl_Interp *yosys_tcl_interp = NULL;$/;"	variable	line:69
yosys_input_files	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::set<std::string> yosys_input_files, yosys_output_files;$/;"	variable	line:72
yosys_output_files	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::set<std::string> yosys_input_files, yosys_output_files;$/;"	variable	line:72
memhasher_active	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^bool memhasher_active = false;$/;"	variable	line:74
memhasher_rng	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^uint32_t memhasher_rng = 123456;$/;"	variable	line:75
memhasher_store	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::vector<void*> memhasher_store;$/;"	variable	line:76
memhasher_on	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void memhasher_on()$/;"	function	line:78	signature:()
memhasher_off	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void memhasher_off()$/;"	function	line:87	signature:()
memhasher_do	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void memhasher_do()$/;"	function	line:95	signature:()
yosys_banner	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void yosys_banner()$/;"	function	line:113	signature:()
ceil_log2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^int ceil_log2(int x)$/;"	function	line:140	signature:(int x)
stringf	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string stringf(const char *fmt, ...)$/;"	function	line:152	signature:(const char *fmt, ...)
vstringf	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string vstringf(const char *fmt, va_list ap)$/;"	function	line:164	signature:(const char *fmt, va_list ap)
readsome	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^int readsome(std::istream &f, char *s, int n)$/;"	function	line:194	signature:(std::istream &f, char *s, int n)
next_token	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string next_token(std::string &text, const char *sep, bool long_strings)$/;"	function	line:210	signature:(std::string &text, const char *sep, bool long_strings)
split_tokens	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::vector<std::string> split_tokens(const std::string &text, const char *sep)$/;"	function	line:237	signature:(const std::string &text, const char *sep)
patmatch	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^bool patmatch(const char *pattern, const char *string)$/;"	function	line:268	signature:(const char *pattern, const char *string)
run_command	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^int run_command(const std::string &command, std::function<void(const std::string&)> process_line)$/;"	function	line:319	signature:(const std::string &command, std::function<void(const std::string&)> process_line)
make_temp_file	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string make_temp_file(std::string template_str)$/;"	function	line:348	signature:(std::string template_str)
make_temp_dir	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string make_temp_dir(std::string template_str)$/;"	function	line:397	signature:(std::string template_str)
check_file_exists	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^bool check_file_exists(std::string filename, bool)$/;"	function	line:423	signature:(std::string filename, bool)
check_file_exists	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^bool check_file_exists(std::string filename, bool is_exec)$/;"	function	line:428	signature:(std::string filename, bool is_exec)
is_absolute_path	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^bool is_absolute_path(std::string filename)$/;"	function	line:434	signature:(std::string filename)
remove_directory	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void remove_directory(std::string dirname)$/;"	function	line:443	signature:(std::string dirname)
GetSize	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^int GetSize(RTLIL::Wire *wire)$/;"	function	line:467	signature:(RTLIL::Wire *wire)
yosys_setup	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void yosys_setup()$/;"	function	line:472	signature:()
yosys_shutdown	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void yosys_shutdown()$/;"	function	line:485	signature:()
new_id	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^RTLIL::IdString new_id(std::string file, int line, std::string func)$/;"	function	line:521	signature:(std::string file, int line, std::string func)
yosys_get_design	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^RTLIL::Design *yosys_get_design()$/;"	function	line:538	signature:()
create_prompt	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^const char *create_prompt(RTLIL::Design *design, int recursion_counter)$/;"	function	line:543	signature:(RTLIL::Design *design, int recursion_counter)
glob_filename	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::vector<std::string> glob_filename(const std::string &filename_pattern)$/;"	function	line:563	signature:(const std::string &filename_pattern)
rewrite_filename	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void rewrite_filename(std::string &filename)$/;"	function	line:586	signature:(std::string &filename)
tcl_yosys_cmd	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^static int tcl_yosys_cmd(ClientData, Tcl_Interp *interp, int argc, const char *argv[])$/;"	function	line:595	file:	signature:(ClientData, Tcl_Interp *interp, int argc, const char *argv[])
yosys_get_tcl_interp	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^extern Tcl_Interp *yosys_get_tcl_interp()$/;"	function	line:628	signature:()
TclPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^struct TclPass : public Pass {$/;"	struct	line:637	file:
TclPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^	TclPass() : Pass("tcl", "execute a TCL script file") { }$/;"	function	line:638	struct:TclPass	signature:()
TclPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^} TclPass;$/;"	variable	line:671	typeref:struct:TclPass
proc_self_dirname	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string proc_self_dirname()$/;"	function	line:675	signature:()
proc_self_dirname	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string proc_self_dirname()$/;"	function	line:687	signature:()
proc_self_dirname	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string proc_self_dirname()$/;"	function	line:707	signature:()
proc_self_dirname	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string proc_self_dirname()$/;"	function	line:718	signature:()
proc_self_dirname	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string proc_self_dirname()$/;"	function	line:742	signature:()
proc_share_dirname	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string proc_share_dirname()$/;"	function	line:751	signature:()
proc_share_dirname	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^std::string proc_share_dirname()$/;"	function	line:756	signature:()
fgetline	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^bool fgetline(FILE *f, std::string &buffer)$/;"	function	line:783	signature:(FILE *f, std::string &buffer)
handle_label	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^static void handle_label(std::string &command, bool &from_to_active, const std::string &run_from, const std::string &run_to)$/;"	function	line:799	file:	signature:(std::string &command, bool &from_to_active, const std::string &run_from, const std::string &run_to)
run_frontend	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void run_frontend(std::string filename, std::string command, std::string *backend_command, std::string *from_to_label, RTLIL::Design *design)$/;"	function	line:825	signature:(std::string filename, std::string command, std::string *backend_command, std::string *from_to_label, RTLIL::Design *design)
run_frontend	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void run_frontend(std::string filename, std::string command, RTLIL::Design *design)$/;"	function	line:936	signature:(std::string filename, std::string command, RTLIL::Design *design)
run_pass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void run_pass(std::string command, RTLIL::Design *design)$/;"	function	line:941	signature:(std::string command, RTLIL::Design *design)
run_backend	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void run_backend(std::string filename, std::string command, RTLIL::Design *design)$/;"	function	line:951	signature:(std::string filename, std::string command, RTLIL::Design *design)
readline_cmd_generator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^static char *readline_cmd_generator(const char *text, int state)$/;"	function	line:990	file:	signature:(const char *text, int state)
readline_obj_generator	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^static char *readline_obj_generator(const char *text, int state)$/;"	function	line:1007	file:	signature:(const char *text, int state)
readline_completion	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^static char **readline_completion(const char *text, int start, int)$/;"	function	line:1059	file:	signature:(const char *text, int start, int)
shell	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^void shell(RTLIL::Design *design)$/;"	function	line:1069	signature:(RTLIL::Design *design)
ShellPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^struct ShellPass : public Pass {$/;"	struct	line:1125	file:
ShellPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^	ShellPass() : Pass("shell", "enter interactive command mode") { }$/;"	function	line:1126	struct:ShellPass	signature:()
ShellPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^} ShellPass;$/;"	variable	line:1163	typeref:struct:ShellPass
HistoryPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^struct HistoryPass : public Pass {$/;"	struct	line:1166	file:
HistoryPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^	HistoryPass() : Pass("history", "show last interactive commands") { }$/;"	function	line:1167	struct:HistoryPass	signature:()
HistoryPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^} HistoryPass;$/;"	variable	line:1187	typeref:struct:HistoryPass
ScriptCmdPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^struct ScriptCmdPass : public Pass {$/;"	struct	line:1190	file:
ScriptCmdPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^	ScriptCmdPass() : Pass("script", "execute commands from script file") { }$/;"	function	line:1191	struct:ScriptCmdPass	signature:()
ScriptCmdPass	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/yosys.cc	/^} ScriptCmdPass;$/;"	variable	line:1217	typeref:struct:ScriptCmdPass
z3_context	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^z3::context z3_context;$/;"	variable	line:31
extend_u0	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^static z3::expr extend_u0(const z3::expr &e, unsigned width, bool is_signed) {$/;"	function	line:32	file:	signature:(const z3::expr &e, unsigned width, bool is_signed)
SymConst_not	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_not(const RTLIL::SymConst &arg1,$/;"	function	line:43	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool signed1, bool, int result_len)
SymConst_and	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_and(const RTLIL::SymConst &arg1,$/;"	function	line:50	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_or	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_or(const RTLIL::SymConst &arg1,$/;"	function	line:59	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_xor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_xor(const RTLIL::SymConst &arg1,$/;"	function	line:68	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_xnor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_xnor(const RTLIL::SymConst &arg1,$/;"	function	line:77	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_reduce_and	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_reduce_and(const RTLIL::SymConst &arg1,$/;"	function	line:86	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool, bool, int result_len)
SymConst_reduce_or	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_reduce_or(const RTLIL::SymConst &arg1,$/;"	function	line:94	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool, bool, int result_len)
SymConst_reduce_xor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_reduce_xor(const RTLIL::SymConst &arg1,$/;"	function	line:100	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool, bool, int result_len)
SymConst_reduce_xnor	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_reduce_xnor(const RTLIL::SymConst &arg1,$/;"	function	line:113	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool, bool, int result_len)
SymConst_reduce_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_reduce_bool(const RTLIL::SymConst &arg1,$/;"	function	line:125	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool, bool, int result_len)
SymConst_logic_not	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_logic_not(const RTLIL::SymConst &arg1,$/;"	function	line:137	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &unused, bool signed1, bool unused2, int result_len)
SymConst_logic_and	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_logic_and(const RTLIL::SymConst &arg1,$/;"	function	line:147	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_logic_or	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_logic_or(const RTLIL::SymConst &arg1,$/;"	function	line:156	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_shift_worker	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^static RTLIL::SymConst SymConst_shift_worker(const RTLIL::SymConst &arg1,$/;"	function	line:165	file:	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool sign_ext, int direction, int result_len)
SymConst_shl	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_shl(const RTLIL::SymConst &arg1,$/;"	function	line:193	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool, int result_len)
SymConst_shr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_shr(const RTLIL::SymConst &arg1,$/;"	function	line:200	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool, int result_len)
SymConst_sshl	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_sshl(const RTLIL::SymConst &arg1,$/;"	function	line:207	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_sshr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_sshr(const RTLIL::SymConst &arg1,$/;"	function	line:217	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_shift_shiftx	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^static RTLIL::SymConst SymConst_shift_shiftx(const RTLIL::SymConst &arg1,$/;"	function	line:226	file:	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool, bool signed2, int result_len, RTLIL::StateSym other_bits)
SymConst_shift	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_shift(const RTLIL::SymConst &arg1,$/;"	function	line:253	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_shiftx	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_shiftx(const RTLIL::SymConst &arg1,$/;"	function	line:260	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_lt	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_lt(const RTLIL::SymConst &arg1,$/;"	function	line:268	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_le	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_le(const RTLIL::SymConst &arg1,$/;"	function	line:277	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_eq	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_eq(const RTLIL::SymConst &arg1,$/;"	function	line:286	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_ne	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_ne(const RTLIL::SymConst &arg1,$/;"	function	line:295	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_eqx	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_eqx(const RTLIL::SymConst &arg1,$/;"	function	line:304	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_nex	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_nex(const RTLIL::SymConst &arg1,$/;"	function	line:313	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_ge	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_ge(const RTLIL::SymConst &arg1,$/;"	function	line:322	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_gt	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_gt(const RTLIL::SymConst &arg1,$/;"	function	line:331	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_add	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_add(const RTLIL::SymConst &arg1,$/;"	function	line:339	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_sub	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_sub(const RTLIL::SymConst &arg1,$/;"	function	line:348	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_mul	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_mul(const RTLIL::SymConst &arg1,$/;"	function	line:357	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_div	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_div(const RTLIL::SymConst &arg1,$/;"	function	line:366	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_mod	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_mod(const RTLIL::SymConst &arg1,$/;"	function	line:375	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_pow	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_pow(const RTLIL::SymConst &arg1,$/;"	function	line:384	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len)
SymConst_pos	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_pos(const RTLIL::SymConst &arg1,$/;"	function	line:393	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool signed1, bool, int result_len)
SymConst_neg	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst_neg(const RTLIL::SymConst &arg1,$/;"	function	line:399	class:RTLIL	signature:(const RTLIL::SymConst &arg1, const RTLIL::SymConst &, bool signed1, bool, int result_len)
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst::SymConst(std::string str, const RTLIL::SigSpec &_signal)$/;"	function	line:406	class:RTLIL::SymConst	signature:(std::string str, const RTLIL::SigSpec &_signal)
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst::SymConst(int val, int width, const RTLIL::SigSpec &_signal)$/;"	function	line:419	class:RTLIL::SymConst	signature:(int val, int width, const RTLIL::SigSpec &_signal)
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst::SymConst(RTLIL::StateSym bit, int width,$/;"	function	line:429	class:RTLIL::SymConst	signature:(RTLIL::StateSym bit, int width, const RTLIL::SigSpec &_signal)
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst::SymConst(const std::vector<bool> &vals,$/;"	function	line:445	class:RTLIL::SymConst	signature:(const std::vector<bool> &vals, const RTLIL::SigSpec &_signal)
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^bool RTLIL::SymConst::operator==(const RTLIL::SymConst &other) const {$/;"	function	line:464	class:RTLIL::SymConst	signature:(const RTLIL::SymConst &other) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^bool RTLIL::SymConst::operator!=(const RTLIL::SymConst &other) const {$/;"	function	line:468	class:RTLIL::SymConst	signature:(const RTLIL::SymConst &other) const
as_bool	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^bool RTLIL::SymConst::as_bool() const {$/;"	function	line:472	class:RTLIL::SymConst	signature:() const
as_int	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^int RTLIL::SymConst::as_int(bool is_signed) const {$/;"	function	line:479	class:RTLIL::SymConst	signature:(bool is_signed) const
as_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^std::string RTLIL::SymConst::as_string() const {$/;"	function	line:487	class:RTLIL::SymConst	signature:() const
from_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^RTLIL::SymConst RTLIL::SymConst::from_string(std::string str) {$/;"	function	line:503	class:RTLIL::SymConst	signature:(std::string str)
decode_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^std::string RTLIL::SymConst::decode_string() const {$/;"	function	line:520	class:RTLIL::SymConst	signature:() const
is_fully_zero	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^bool RTLIL::SymConst::is_fully_zero() const {$/;"	function	line:536	class:RTLIL::SymConst	signature:() const
is_fully_ones	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^bool RTLIL::SymConst::is_fully_ones() const {$/;"	function	line:546	class:RTLIL::SymConst	signature:() const
is_fully_def	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^bool RTLIL::SymConst::is_fully_def() const {$/;"	function	line:558	class:RTLIL::SymConst	signature:() const
is_fully_undef	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.cc	/^bool RTLIL::SymConst::is_fully_undef() const {$/;"	function	line:570	class:RTLIL::SymConst	signature:() const
CAL_SYM_H	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^#define CAL_SYM_H$/;"	macro	line:7
name_index	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^static int name_index = 0;$/;"	variable	line:11
RTLIL	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^namespace RTLIL {$/;"	namespace	line:12
prove	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^static bool prove(const z3::expr &e) {$/;"	function	line:14	namespace:RTLIL	signature:(const z3::expr &e)
bit_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^static z3::expr bit_const(const char *name) {$/;"	function	line:21	namespace:RTLIL	signature:(const char *name)
bit_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^static z3::expr bit_const() {$/;"	function	line:24	namespace:RTLIL	signature:()
bit_val	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^static z3::expr bit_val(bool val) { return z3_context.bv_val(1, &val); }$/;"	function	line:27	namespace:RTLIL	signature:(bool val)
is_false	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^static bool is_false(z3::expr val) {$/;"	function	line:28	namespace:RTLIL	signature:(z3::expr val)
is_true	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^static bool is_true(z3::expr val) {$/;"	function	line:37	namespace:RTLIL	signature:(z3::expr val)
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^class StateSym {$/;"	class	line:49	namespace:RTLIL
bit_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  RTLIL::SigBit bit_;$/;"	member	line:53	class:RTLIL::StateSym
val_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  z3::expr val_;$/;"	member	line:68	class:RTLIL::StateSym
op_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  Type op_;$/;"	member	line:69	class:RTLIL::StateSym
operands_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  vector<StateSym> operands_;$/;"	member	line:70	class:RTLIL::StateSym
SetBit	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  void SetBit(const RTLIL::SigBit &b) {$/;"	function	line:71	class:RTLIL::StateSym	signature:(const RTLIL::SigBit &b)
to_string	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  std::string to_string() const { return val_.to_string(); }$/;"	function	line:77	class:RTLIL::StateSym	signature:() const
to_expr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  const z3::expr &to_expr() const { return val_; }$/;"	function	line:78	class:RTLIL::StateSym	signature:() const
str	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  std::string str() const { return to_string(); }$/;"	function	line:79	class:RTLIL::StateSym	signature:() const
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  StateSym(const State &state, const SigBit &b) : val_(bit_val(0)) {$/;"	function	line:80	class:RTLIL::StateSym	signature:(const State &state, const SigBit &b)
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  StateSym(const z3::expr &e) : val_(bit_val(0)) {$/;"	function	line:94	class:RTLIL::StateSym	signature:(const z3::expr &e)
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  StateSym(const State &state) : val_(bit_val(0)) {$/;"	function	line:98	class:RTLIL::StateSym	signature:(const State &state)
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  StateSym(const StateSym &state) : val_(bit_val(0)) {$/;"	function	line:113	class:RTLIL::StateSym	signature:(const StateSym &state)
StateSym	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  StateSym() : val_(bit_val(0)) {$/;"	function	line:119	class:RTLIL::StateSym	signature:()
CreateStateSymByOp	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  static StateSym CreateStateSymByOp(Type op, const vector<StateSym> &a) {$/;"	function	line:123	class:RTLIL::StateSym	signature:(Type op, const vector<StateSym> &a)
to_state	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  RTLIL::State to_state() const {$/;"	function	line:172	class:RTLIL::StateSym	signature:() const
CreateOp	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^#define CreateOp(/;"	macro	line:180
CreateOpSingle	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^#define CreateOpSingle(/;"	macro	line:184
CreateOp2	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^#define CreateOp2(/;"	macro	line:188
CreateMux	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  static StateSym CreateMux(const StateSym &a, const StateSym &b,$/;"	function	line:193	class:RTLIL::StateSym	signature:(const StateSym &a, const StateSym &b, const StateSym &s)
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  bool operator==(const State &other) const {$/;"	function	line:207	class:RTLIL::StateSym	signature:(const State &other) const
operator ==	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  bool operator==(const StateSym &other) const {$/;"	function	line:217	class:RTLIL::StateSym	signature:(const StateSym &other) const
operator !=	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  bool operator!=(const StateSym &other) const { return !(other == *this); }$/;"	function	line:220	class:RTLIL::StateSym	signature:(const StateSym &other) const
is_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  bool is_const() const { return val_.is_bv() && val_.is_app(); }$/;"	function	line:221	class:RTLIL::StateSym	signature:() const
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^struct SymConst {$/;"	struct	line:224	namespace:RTLIL
flags	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  int flags;$/;"	member	line:225	struct:RTLIL::SymConst
bits	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  z3::expr_vector bits;$/;"	member	line:226	struct:RTLIL::SymConst
signal	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  RTLIL::SigSpec signal;$/;"	member	line:227	struct:RTLIL::SymConst
type_	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  Type type_;$/;"	member	line:229	namespace:RTLIL
size	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  size_t size() const { return bits.size(); }$/;"	function	line:230	namespace:RTLIL	signature:() const
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst() : bits(z3_context) {}$/;"	function	line:231	namespace:RTLIL	signature:()
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst(const RTLIL::SigSpec &sig) : type_(Type::Bit), bits(z3_context) {}$/;"	function	line:237	namespace:RTLIL	signature:(const RTLIL::SigSpec &sig)
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst(RTLIL::Const c, const RTLIL::SigSpec &sig = RTLIL::SigSpec())$/;"	function	line:238	namespace:RTLIL	signature:(RTLIL::Const c, const RTLIL::SigSpec &sig = RTLIL::SigSpec())
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst(const RTLIL::SymConst &c) : type_(Type::Bit), bits(z3_context) {$/;"	function	line:244	namespace:RTLIL	signature:(const RTLIL::SymConst &c)
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst(const std::vector<RTLIL::StateSym> &_bits,$/;"	function	line:249	namespace:RTLIL	signature:(const std::vector<RTLIL::StateSym> &_bits, const RTLIL::SigSpec &sig = RTLIL::SigSpec())
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst(const z3::expr_vector &_bits,$/;"	function	line:256	namespace:RTLIL	signature:(const z3::expr_vector &_bits, const RTLIL::SigSpec &sig = RTLIL::SigSpec())
to_expr	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  z3::expr to_expr() const { return z3::concat(bits).simplify(); }$/;"	function	line:259	namespace:RTLIL	signature:() const
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst(const z3::expr &e, int size) : bits(z3_context) {$/;"	function	line:263	namespace:RTLIL	signature:(const z3::expr &e, int size)
SymConst	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  SymConst(const z3::expr &e) : bits(z3_context) {$/;"	function	line:274	namespace:RTLIL	signature:(const z3::expr &e)
push_back	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  void push_back(const StateSym &s) { bits.push_back(s.val_); }$/;"	function	line:284	namespace:RTLIL	signature:(const StateSym &s)
CreateAdd	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  static SymConst CreateAdd(const SymConst &a, const SymConst &b) {$/;"	function	line:285	namespace:RTLIL	signature:(const SymConst &a, const SymConst &b)
to_const	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  RTLIL::Const to_const() {$/;"	function	line:289	namespace:RTLIL	signature:()
operator []	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  inline const StateSym &operator[](unsigned i) const { return bits[i]; }$/;"	function	line:301	namespace:RTLIL	signature:(unsigned i) const
extract	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  extract(int offset, int len = 1,$/;"	function	line:315	namespace:RTLIL	signature:(int offset, int len = 1, RTLIL::StateSym padding = RTLIL::State::S0) const
hash	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/calc_sym.h	/^  inline unsigned int hash() const {$/;"	function	line:326	namespace:RTLIL	signature:() const
SymCellTypes_H	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^#define SymCellTypes_H$/;"	macro	line:21
SymCellTypes	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^struct SymCellTypes {$/;"	struct	line:27
cell_types	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  dict<RTLIL::IdString, CellType> cell_types;$/;"	member	line:28	struct:SymCellTypes
SymCellTypes	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  SymCellTypes() {}$/;"	function	line:30	struct:SymCellTypes	signature:()
SymCellTypes	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  SymCellTypes(RTLIL::Design *design) { setup(design); }$/;"	function	line:32	struct:SymCellTypes	signature:(RTLIL::Design *design)
setup	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup(RTLIL::Design *design = NULL) {$/;"	function	line:34	struct:SymCellTypes	signature:(RTLIL::Design *design = NULL)
setup_type	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup_type(RTLIL::IdString type, const pool<RTLIL::IdString> &inputs,$/;"	function	line:44	struct:SymCellTypes	signature:(RTLIL::IdString type, const pool<RTLIL::IdString> &inputs, const pool<RTLIL::IdString> &outputs, bool is_evaluable = false)
setup_module	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup_module(RTLIL::Module *module) {$/;"	function	line:51	struct:SymCellTypes	signature:(RTLIL::Module *module)
setup_design	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup_design(RTLIL::Design *design) {$/;"	function	line:63	struct:SymCellTypes	signature:(RTLIL::Design *design)
setup_internals	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup_internals() {$/;"	function	line:68	struct:SymCellTypes	signature:()
setup_internals_mem	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup_internals_mem() {$/;"	function	line:112	struct:SymCellTypes	signature:()
setup_stdcells	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup_stdcells() {$/;"	function	line:142	struct:SymCellTypes	signature:()
setup_stdcells_mem	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void setup_stdcells_mem() {$/;"	function	line:173	struct:SymCellTypes	signature:()
clear	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  void clear() { cell_types.clear(); }$/;"	function	line:212	struct:SymCellTypes	signature:()
cell_known	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  bool cell_known(RTLIL::IdString type) { return cell_types.count(type) != 0; }$/;"	function	line:214	struct:SymCellTypes	signature:(RTLIL::IdString type)
cell_output	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  bool cell_output(RTLIL::IdString type, RTLIL::IdString port) {$/;"	function	line:216	struct:SymCellTypes	signature:(RTLIL::IdString type, RTLIL::IdString port)
cell_input	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  bool cell_input(RTLIL::IdString type, RTLIL::IdString port) {$/;"	function	line:221	struct:SymCellTypes	signature:(RTLIL::IdString type, RTLIL::IdString port)
cell_evaluable	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  bool cell_evaluable(RTLIL::IdString type) {$/;"	function	line:226	struct:SymCellTypes	signature:(RTLIL::IdString type)
eval_not	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  static RTLIL::SymConst eval_not(RTLIL::SymConst v) {$/;"	function	line:231	struct:SymCellTypes	signature:(RTLIL::SymConst v)
eval	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  static RTLIL::SymConst eval(RTLIL::IdString type, const RTLIL::SymConst &arg1,$/;"	function	line:236	struct:SymCellTypes	signature:(RTLIL::IdString type, const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool signed1, bool signed2, int result_len, bool *errp = nullptr)
HANDLE_CELL_TYPE	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^#define HANDLE_CELL_TYPE(/;"	macro	line:252
HANDLE_CELL_TYPE	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^#undef HANDLE_CELL_TYPE$/;"	macro	line:290
eval	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  static RTLIL::SymConst eval(RTLIL::Cell *cell, const RTLIL::SymConst &arg1,$/;"	function	line:321	struct:SymCellTypes	signature:(RTLIL::Cell *cell, const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, bool *errp = nullptr)
eval	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  static RTLIL::SymConst eval(RTLIL::Cell *cell, const RTLIL::SymConst &arg1,$/;"	function	line:416	struct:SymCellTypes	signature:(RTLIL::Cell *cell, const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, const RTLIL::SymConst &arg3, bool *errp = nullptr)
eval	/Users/ziqiaozhou/zzdiss/codes/yosys/kernel/sym_celltypes.h	/^  static RTLIL::SymConst eval(RTLIL::Cell *cell, const RTLIL::SymConst &arg1,$/;"	function	line:443	struct:SymCellTypes	signature:(RTLIL::Cell *cell, const RTLIL::SymConst &arg1, const RTLIL::SymConst &arg2, const RTLIL::SymConst &arg3, const RTLIL::SymConst &arg4, bool *errp = nullptr)
SimShared	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^struct SimShared {$/;"	struct	line:32	file:
debug	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  bool debug = false;$/;"	member	line:33	struct:SimShared	file:
hide_internal	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  bool hide_internal = true;$/;"	member	line:34	struct:SimShared	file:
writeback	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  bool writeback = false;$/;"	member	line:35	struct:SimShared	file:
zinit	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  bool zinit = false;$/;"	member	line:36	struct:SimShared	file:
rstlen	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  int rstlen = 1;$/;"	member	line:37	struct:SimShared	file:
zinit	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^void zinit(SymConst &v) {$/;"	function	line:40	signature:(SymConst &v)
SimInstance	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^struct SimInstance {$/;"	struct	line:47	file:
shared	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  SimShared *shared;$/;"	member	line:48	struct:SimInstance	file:
module	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  Module *module;$/;"	member	line:50	struct:SimInstance	file:
instance	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  Cell *instance;$/;"	member	line:51	struct:SimInstance	file:
cycle_	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  int cycle_;$/;"	member	line:52	struct:SimInstance	file:
parent	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  SimInstance *parent;$/;"	member	line:53	struct:SimInstance	file:
children	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  dict<Cell *, SimInstance *> children;$/;"	member	line:54	struct:SimInstance	file:
sigmap	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  SigMap sigmap;$/;"	member	line:56	struct:SimInstance	file:
state_nets	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  dict<SigBit, RTLIL::StateSym> state_nets;$/;"	member	line:57	struct:SimInstance	file:
upd_cells	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  dict<SigBit, pool<Cell *>> upd_cells;$/;"	member	line:58	struct:SimInstance	file:
upd_outports	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  dict<SigBit, pool<Wire *>> upd_outports;$/;"	member	line:59	struct:SimInstance	file:
dirty_bits	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<SigBit> dirty_bits;$/;"	member	line:61	struct:SimInstance	file:
dirty_cells	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<Cell *> dirty_cells;$/;"	member	line:62	struct:SimInstance	file:
dirty_children	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<SimInstance *, hash_ptr_ops> dirty_children;$/;"	member	line:63	struct:SimInstance	file:
ff_state_t	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  struct ff_state_t {$/;"	struct	line:65	struct:SimInstance	file:
past_clock	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^    StateSym past_clock;$/;"	member	line:66	struct:SimInstance::ff_state_t	file:
past_d	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^    SymConst past_d;$/;"	member	line:67	struct:SimInstance::ff_state_t	file:
mem_state_t	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  struct mem_state_t {$/;"	struct	line:70	struct:SimInstance	file:
past_wr_clk	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^    SymConst past_wr_clk;$/;"	member	line:71	struct:SimInstance::mem_state_t	file:
past_wr_en	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^    SymConst past_wr_en;$/;"	member	line:72	struct:SimInstance::mem_state_t	file:
past_wr_addr	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^    SymConst past_wr_addr;$/;"	member	line:73	struct:SimInstance::mem_state_t	file:
past_wr_data	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^    SymConst past_wr_data;$/;"	member	line:74	struct:SimInstance::mem_state_t	file:
data	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^    SymConst data;$/;"	member	line:75	struct:SimInstance::mem_state_t	file:
ff_database	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  dict<Cell *, ff_state_t> ff_database;$/;"	member	line:78	struct:SimInstance	file:
mem_database	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  dict<Cell *, mem_state_t> mem_database;$/;"	member	line:79	struct:SimInstance	file:
formal_database	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<Cell *> formal_database;$/;"	member	line:80	struct:SimInstance	file:
vcd_database	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  dict<Wire *, pair<int, SymConst>> vcd_database;$/;"	member	line:82	struct:SimInstance	file:
SimInstance	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  SimInstance(SimShared *shared, Module *module, Cell *instance = nullptr,$/;"	function	line:84	struct:SimInstance	signature:(SimShared *shared, Module *module, Cell *instance = nullptr, SimInstance *parent = nullptr)
~SimInstance	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  ~SimInstance() {$/;"	function	line:184	struct:SimInstance	signature:()
name	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  IdString name() const {$/;"	function	line:189	struct:SimInstance	signature:() const
hiername	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  std::string hiername() const {$/;"	function	line:195	struct:SimInstance	signature:() const
get_state	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  SymConst get_state(SigSpec sig) {$/;"	function	line:202	struct:SimInstance	signature:(SigSpec sig)
set_state	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  bool set_state(SigSpec sig, SymConst value) {$/;"	function	line:220	struct:SimInstance	signature:(SigSpec sig, SymConst value)
update_cell	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void update_cell(Cell *cell) {$/;"	function	line:250	struct:SimInstance	signature:(Cell *cell)
update_ph1	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void update_ph1() {$/;"	function	line:364	struct:SimInstance	signature:()
update_ph2	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  bool update_ph2() {$/;"	function	line:409	struct:SimInstance	signature:()
update_ph3	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void update_ph3() {$/;"	function	line:492	struct:SimInstance	signature:()
writeback	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void writeback(pool<Module *> &wbmods) {$/;"	function	line:538	struct:SimInstance	signature:(pool<Module *> &wbmods)
write_vcd_header	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void write_vcd_header(std::ofstream &f, int &id) {$/;"	function	line:584	struct:SimInstance	signature:(std::ofstream &f, int &id)
write_vcd_step	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  int write_vcd_step(std::ofstream &f) {$/;"	function	line:602	struct:SimInstance	signature:(std::ofstream &f)
SimWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^struct SimWorker : SimShared {$/;"	struct	line:628	file:
top	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  SimInstance *top = nullptr;$/;"	member	line:629	struct:SimWorker	file:
vcdfile	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  std::ofstream vcdfile;$/;"	member	line:630	struct:SimWorker	file:
clock	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<IdString> clock, clockn, reset, resetn;$/;"	member	line:631	struct:SimWorker	file:
clockn	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<IdString> clock, clockn, reset, resetn;$/;"	member	line:631	struct:SimWorker	file:
reset	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<IdString> clock, clockn, reset, resetn;$/;"	member	line:631	struct:SimWorker	file:
resetn	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  pool<IdString> clock, clockn, reset, resetn;$/;"	member	line:631	struct:SimWorker	file:
~SimWorker	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  ~SimWorker() { delete top; }$/;"	function	line:633	struct:SimWorker	signature:()
write_vcd_header	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void write_vcd_header() {$/;"	function	line:635	struct:SimWorker	signature:()
write_vcd_step	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void write_vcd_step(int t) {$/;"	function	line:645	struct:SimWorker	signature:(int t)
update	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void update() {$/;"	function	line:654	struct:SimWorker	signature:()
set_inports	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void set_inports(pool<IdString> ports, StateSym value) {$/;"	function	line:672	struct:SimWorker	signature:(pool<IdString> ports, StateSym value)
run	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  void run(Module *topmod, int numcycles) {$/;"	function	line:683	struct:SimWorker	signature:(Module *topmod, int numcycles)
SimPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^struct SimPass : public Pass {$/;"	struct	line:739	file:
SimPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^  SimPass() : Pass("sim_state", "simulate the circuit") {}$/;"	function	line:740	struct:SimPass	signature:()
SimPass	/Users/ziqiaozhou/zzdiss/codes/yosys/passes/sat/sim_state.cc	/^} SimPass;$/;"	variable	line:855	typeref:struct:SimPass
