{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581589040559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581589040583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 18:17:20 2020 " "Processing started: Thu Feb 13 18:17:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581589040583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589040583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_final -c sdram_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_final -c sdram_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589040583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581589041327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581589041327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_num.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_num " "Found entity 1: Seg_num" {  } { { "src/Seg_num.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file src/multi_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_5bits_pipelining " "Found entity 1: multi_5bits_pipelining" {  } { { "src/multi_5bits.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/multi_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/function_select.v 1 1 " "Found 1 design units, including 1 entities, in source file src/function_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Function_select " "Found entity 1: Function_select" {  } { { "src/Function_select.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Function_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057413 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder.v(12) " "Verilog HDL information at Adder.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "src/Adder.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Adder.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581589057417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "src/Adder.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "src/Bin2BCD.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Bin2BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_ctrl_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_ctrl_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ctrl_top_tb " "Found entity 1: sdr_ctrl_top_tb" {  } { { "sdr_ctrl_top_tb.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/sdr_ctrl_top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_top " "Found entity 1: sdr_top" {  } { { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_test " "Found entity 1: sdr_test" {  } { { "src/sdr_test.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_fifo_ctrl " "Found entity 1: sdr_fifo_ctrl" {  } { { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data " "Found entity 1: sdr_data" {  } { { "src/sdr_data.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ctrl_top " "Found entity 1: sdr_ctrl_top" {  } { { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_ctrl " "Found entity 1: sdr_ctrl" {  } { { "src/sdr_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_controller " "Found entity 1: sdr_controller" {  } { { "src/sdr_controller.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_cmd " "Found entity 1: sdr_cmd" {  } { { "src/sdr_cmd.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_fifo " "Found entity 1: wr_fifo" {  } { { "ipcore/wr_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sdr_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sdr_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_pll " "Found entity 1: sdr_pll" {  } { { "ipcore/sdr_pll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/sdr_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_fifo " "Found entity 1: rd_fifo" {  } { { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg " "Found entity 1: Seg" {  } { { "src/Seg.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdr_ctrl_top " "Elaborating entity \"sdr_ctrl_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581589057589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:PLL " "Elaborating entity \"pll\" for hierarchy \"pll:PLL\"" {  } { { "src/sdr_ctrl_top.v" "PLL" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:PLL\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:PLL\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:PLL\|altpll:altpll_component " "Instantiated megafunction \"pll:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 5000 " "Parameter \"clk2_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589057662 ""}  } { { "ipcore/pll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581589057662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589057734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589057734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_test sdr_test:SDR_TEST " "Elaborating entity \"sdr_test\" for hierarchy \"sdr_test:SDR_TEST\"" {  } { { "src/sdr_ctrl_top.v" "SDR_TEST" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_top sdr_top:SDR_TOP " "Elaborating entity \"sdr_top\" for hierarchy \"sdr_top:SDR_TOP\"" {  } { { "src/sdr_ctrl_top.v" "SDR_TOP" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_fifo_ctrl sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL " "Elaborating entity \"sdr_fifo_ctrl\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\"" {  } { { "src/sdr_top.v" "SDR_FIFO_CTRL" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_fifo sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO " "Elaborating entity \"wr_fifo\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\"" {  } { { "src/sdr_fifo_ctrl.v" "WR_FIFO" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589057756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\"" {  } { { "ipcore/wr_fifo.v" "dcfifo_component" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\"" {  } { { "ipcore/wr_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058102 ""}  } { { "ipcore/wr_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581589058102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_q0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_q0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_q0q1 " "Found entity 1: dcfifo_q0q1" {  } { { "db/dcfifo_q0q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_q0q1 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated " "Elaborating entity \"dcfifo_q0q1\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_gray2bin_qab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|a_gray2bin_qab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|a_gray2bin_qab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_q0q1.tdf" "wrptr_g_gray2bin" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_q0q1.tdf" "rdptr_g1p" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_q0q1.tdf" "wrptr_g1p" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8d1 " "Found entity 1: altsyncram_q8d1" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8d1 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|altsyncram_q8d1:fifo_ram " "Elaborating entity \"altsyncram_q8d1\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|altsyncram_q8d1:fifo_ram\"" {  } { { "db/dcfifo_q0q1.tdf" "fifo_ram" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_q0q1.tdf" "rs_dgwp" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|dffpipe_qe9:ws_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|dffpipe_qe9:ws_brp\"" {  } { { "db/dcfifo_q0q1.tdf" "ws_brp" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_q0q1.tdf" "ws_dgrp" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/cmpr_b06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589058639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589058639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|wr_fifo:WR_FIFO\|dcfifo:dcfifo_component\|dcfifo_q0q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_q0q1.tdf" "rdempty_eq_comp" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_fifo sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO " "Elaborating entity \"rd_fifo\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\"" {  } { { "src/sdr_fifo_ctrl.v" "RD_FIFO" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\"" {  } { { "ipcore/rd_fifo.v" "dcfifo_component" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\"" {  } { { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589058949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581589058949 ""}  } { { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581589058949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_70q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_70q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_70q1 " "Found entity 1: dcfifo_70q1" {  } { { "db/dcfifo_70q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589059018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589059018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_70q1 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated " "Elaborating entity \"dcfifo_70q1\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589059061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589059061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_70q1.tdf" "rs_dgwp" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589059092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589059092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe5 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe5\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe5" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589059124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589059124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_70q1.tdf" "ws_dgrp" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581589059155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589059155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe8 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe8\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe8" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_controller sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER " "Elaborating entity \"sdr_controller\" for hierarchy \"sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER\"" {  } { { "src/sdr_top.v" "SDR_CONTROLLER" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_ctrl sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER\|sdr_ctrl:SDR_CTRL " "Elaborating entity \"sdr_ctrl\" for hierarchy \"sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER\|sdr_ctrl:SDR_CTRL\"" {  } { { "src/sdr_controller.v" "SDR_CTRL" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_cmd sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER\|sdr_cmd:SDR_CMD " "Elaborating entity \"sdr_cmd\" for hierarchy \"sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER\|sdr_cmd:SDR_CMD\"" {  } { { "src/sdr_controller.v" "SDR_CMD" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER\|sdr_data:SDR_DATA " "Elaborating entity \"sdr_data\" for hierarchy \"sdr_top:SDR_TOP\|sdr_controller:SDR_CONTROLLER\|sdr_data:SDR_DATA\"" {  } { { "src/sdr_controller.v" "SDR_DATA" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:ADDER " "Elaborating entity \"Adder\" for hierarchy \"Adder:ADDER\"" {  } { { "src/sdr_ctrl_top.v" "ADDER" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_5bits_pipelining multi_5bits_pipelining:Multi_5bits " "Elaborating entity \"multi_5bits_pipelining\" for hierarchy \"multi_5bits_pipelining:Multi_5bits\"" {  } { { "src/sdr_ctrl_top.v" "Multi_5bits" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Function_select Function_select:FUNCTION_SELECT " "Elaborating entity \"Function_select\" for hierarchy \"Function_select:FUNCTION_SELECT\"" {  } { { "src/sdr_ctrl_top.v" "FUNCTION_SELECT" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_num Seg_num:SEG_NUM " "Elaborating entity \"Seg_num\" for hierarchy \"Seg_num:SEG_NUM\"" {  } { { "src/sdr_ctrl_top.v" "SEG_NUM" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Seg_num:SEG_NUM\|Bin2BCD:Addent_1_BCD " "Elaborating entity \"Bin2BCD\" for hierarchy \"Seg_num:SEG_NUM\|Bin2BCD:Addent_1_BCD\"" {  } { { "src/Seg_num.v" "Addent_1_BCD" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bin2BCD.v(20) " "Verilog HDL assignment warning at Bin2BCD.v(20): truncated value with size 32 to match size of target (4)" {  } { { "src/Bin2BCD.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Bin2BCD.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581589059190 "|sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg Seg_num:SEG_NUM\|Seg:u5 " "Elaborating entity \"Seg\" for hierarchy \"Seg_num:SEG_NUM\|Seg:u5\"" {  } { { "src/Seg_num.v" "u5" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589059193 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf" 361 2 0 } } { "db/dcfifo_70q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } } { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 231 0 0 } } { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 91 0 0 } } { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581589059448 "|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf" 393 2 0 } } { "db/dcfifo_70q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } } { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 231 0 0 } } { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 91 0 0 } } { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581589059448 "|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf" 425 2 0 } } { "db/dcfifo_70q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } } { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 231 0 0 } } { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 91 0 0 } } { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581589059448 "|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf" 457 2 0 } } { "db/dcfifo_70q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } } { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 231 0 0 } } { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 91 0 0 } } { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581589059448 "|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf" 489 2 0 } } { "db/dcfifo_70q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } } { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 231 0 0 } } { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 91 0 0 } } { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581589059448 "|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdr_top:SDR_TOP\|sdr_fifo_ctrl:SDR_FIFO_CTRL\|rd_fifo:RD_FIFO\|dcfifo:dcfifo_component\|dcfifo_70q1:auto_generated\|altsyncram_q8d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_q8d1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf" 521 2 0 } } { "db/dcfifo_70q1.tdf" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ipcore/rd_fifo.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v" 84 0 0 } } { "src/sdr_fifo_ctrl.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v" 231 0 0 } } { "src/sdr_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v" 91 0 0 } } { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581589059448 "|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1581589059448 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1581589059448 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581589060320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_dqm\[0\] GND " "Pin \"sdr_dqm\[0\]\" is stuck at GND" {  } { { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581589060721 "|sdr_ctrl_top|sdr_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_dqm\[1\] GND " "Pin \"sdr_dqm\[1\]\" is stuck at GND" {  } { { "src/sdr_ctrl_top.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581589060721 "|sdr_ctrl_top|sdr_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581589060721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581589060860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581589061393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/output_files/sdram_final.map.smsg " "Generated suppressed messages file F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/output_files/sdram_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589061511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 3 0 0 " "Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581589061731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581589061731 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1581589061824 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v" 92 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1581589061824 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1581589061835 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v" 64 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1581589061835 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1581589061845 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v" 78 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1581589061845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1089 " "Implemented 1089 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581589061930 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581589061930 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581589061930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "954 " "Implemented 954 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581589061930 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581589061930 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1581589061930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581589061930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581589061960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 18:17:41 2020 " "Processing ended: Thu Feb 13 18:17:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581589061960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581589061960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581589061960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581589061960 ""}
