Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Tue Oct 21 00:01:23 2014
| Host         : fury running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   198 |
| Minimum Number of register sites lost to control set restrictions |   631 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1007 |          308 |
| No           | No                    | Yes                    |             150 |           47 |
| No           | Yes                   | No                     |             571 |          229 |
| Yes          | No                    | No                     |            1095 |          425 |
| Yes          | No                    | Yes                    |             149 |           40 |
| Yes          | Yes                   | No                     |             933 |          370 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                                                    Enable Signal                                                                                   |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                                                                                        |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O8[0]                                                                                                                                                     |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R43_in                                                                                                                            |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O8[0]                                                                                                                                                     |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/axi_timer_0/n_0_TCSR0_GENERATE[23].TCSR0_FF_I_i_1                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/axi_timer_0/n_0_TCSR1_GENERATE[23].TCSR1_FF_I_i_1                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/axi_timer_0/n_0_READ_DONE1_I_i_1                                                                                                                                           |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                    | system_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_potential_exception                                                                                              |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                       | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg                                                             |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                       | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg                                                             |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                       | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg                                                              |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                       | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg                                                             |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                                                                                        |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_12_out                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                              | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                      |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                    | system_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2                                                                                                               |                1 |              1 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O8[0]                                                                                                                                                     |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                    | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                      |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/mdm_1/U0/bus2ip_wrce[1]                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE    |                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                              | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                      |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                   |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                      |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O8[0]                                                                                                                                                     |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                          |                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                    |                                                                                                                                                                                     |                2 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                     |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                          |                                                                                                                                                                                     |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/mdm_1/U0/n_0_Use_Uart.reset_RX_FIFO_i_1                                                                                                                                    |                1 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_2                                                                                                                           | system_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_1                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                2 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/n_0_stat_reg_ld_reg[1]                                                                                                             |                                                                                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_EX_ALU_Op[0]_i_1                                                                                                                                      |                                                                                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/WB_Halted                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE042_out                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/n_0_cnt[3]_i_1__4                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/n_0_cnt[3]_i_1__6                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/backlitLCD_0/n_0_FSM_onehot_current_state[3]_i_1                                                                                                                          | system_i/backlitLCD_0/n_0_axi_awready_i_1                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/I8[0]                                                                                                                                                     |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/backlitLCD_0/n_0_db_retimed[3]_i_1                                                                                                                                        | system_i/backlitLCD_0/n_0_axi_awready_i_1                                                                                                                                           |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/backlitLCD_0/n_0_db_retimed[3]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/RX_Data_Present                                                                                                                                      | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Data_Present                                                                                                                     | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                            | system_i/mdm_1/U0/n_0_GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/n_0_cnt[3]_i_1__5                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__7                                                                                                      |                1 |              4 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                    | system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/rst_clk_wiz_1_100M/bus_struct_reset[0]                                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                        |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                              | system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                                                          |                3 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_TDI_Shifter[3]_i_1                                                                                                                                           | system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                              |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/rst_clk_wiz_1_100M/lpf_int                                                                                                                                                 |                2 |              5 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                       |                                                                                                                                                                                     |                4 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                             |                2 |              6 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O11[0]                                                                                                                                                    |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                      |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                             |                2 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_count[0]__0_i_1                                                                                                                                              |                                                                                                                                                                                     |                1 |              6 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_DI                                                                                        |                2 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                      | system_i/rst_clk_wiz_1_100M/clear                                                                                                                                                   |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                5 |              7 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                3 |              7 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                             |                3 |              7 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n                                                                                                                                              |                1 |              7 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                     |                2 |              7 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2                                                                                                                                 |                                                                                                                                                                                     |                1 |              8 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/Dbg_Shift_31                                                                                                                                                     |                                                                                                                                                                                     |                1 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_Use_UART.tdo_reg[0]_i_1                                                                                                                                      |                                                                                                                                                                                     |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_tdi_shifter[0]_i_1                                                                                                                                           |                                                                                                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[8].LOAD_REG_I_i_1                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[8].LOAD_REG_I_i_1__0                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                4 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/SRL16_En                                                                             |                                                                                                                                                                                     |                7 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE028_out                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[16].LOAD_REG_I_i_1                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[0].LOAD_REG_I_i_1                                                                                                                            | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[0].LOAD_REG_I_i_1__0                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[24].LOAD_REG_I_i_1                                                                                                                           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                         | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[24].LOAD_REG_I_i_1__0                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                3 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                            |                                                                                                                                                                                     |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[16].LOAD_REG_I_i_1__0                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2__0                                                                                                                              |                                                                                                                                                                                     |                1 |              8 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/n_0_command[0]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                               | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                2 |              9 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                  |                8 |              9 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                          | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                        |                4 |             10 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/bscan_inst/I14[0]                                                                                                                                                     | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                 |                                                                                                                                                                                     |                4 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                            |                                                                                                                                                                                     |                3 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                          | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                  |                3 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                6 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                           |                5 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/backlitLCD_0/inst/backlitLCD_v1_0_S_AXI_inst/myLCD/level0                                                                                                                 |                                                                                                                                                                                     |                5 |             13 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                     |                4 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                           |                                                                                                                                                                                     |               10 |             16 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/U_ICON/U_CMD/O10[0]                                                                                                                                                   | dbg_hub/inst/U_ICON/U_CMD/O8[0]                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                     | dbg_hub/inst/U_ICON/U_CMD/O8[0]                                                                                                                                                     |                4 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                          |                                                                                                                                                                                     |                9 |             16 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                          |                                                                                                                                                                                     |               11 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                             |                                                                                                                                                                                     |               13 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                         |                                                                                                                                                                                     |               13 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__14                                                                                         |                                                                                                                                                                                     |               11 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                          |                                                                                                                                                                                     |               10 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                  |                                                                                                                                                                                     |                4 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                           |                                                                                                                                                                                     |                5 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                         |                                                                                                                                                                                     |               10 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                          |                                                                                                                                                                                     |               10 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                         |                                                                                                                                                                                     |               11 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                         |                                                                                                                                                                                     |                9 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                           |                                                                                                                                                                                     |               13 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                          |                                                                                                                                                                                     |               10 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                   |                                                                                                                                                                                     |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Write_Imm_Reg                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |                7 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                     |                                                                                                                                                                                     |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                          |                                                                                                                                                                                     |               12 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                |                5 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                         | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                            |                7 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |                6 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             18 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             18 |
|  dbg_hub/inst/idrck                |                                                                                                                                                                                    |                                                                                                                                                                                     |               11 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0_axi_intc/U0/n_0_IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_axi_clk[1]_i_1                                                                                      |                6 |             23 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             24 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                     |                3 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                5 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                5 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                6 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                7 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                4 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                           |               12 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                7 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                5 |             25 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                   | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                           |                8 |             27 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |               13 |             27 |
|  system_i/clk_wiz_1/inst/clk_out1  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                6 |             28 |
|  dbg_hub/inst/idrck                | dbg_hub/inst/U_ICON/U_CMD/O7                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                6 |             28 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | u_ila_0_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                  |               16 |             31 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                    | system_i/mdm_1/U0/n_0_Config_Reg[30]_i_1                                                                                                                                            |                6 |             31 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/IF_PC_Write                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |               11 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in                                                                                                                                  |                                                                                                                                                                                     |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/backlitLCD_0/inst/backlitLCD_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                 | system_i/backlitLCD_0/n_0_axi_awready_i_1                                                                                                                                           |               31 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                     | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |               32 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/s_axi_rvalid[0]                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |               12 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_mem_pc_i[0]_i_1                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |               10 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                            |               12 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                  |               15 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result0                                                                                 |                9 |             32 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                    |                                                                                                                                                                                     |               10 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/R                                                                                              |               14 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                      |                                                                                                                                                                                     |               14 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                             |                                                                                                                                                                                     |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/CE                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/CE                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                 |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                         |                                                                                                                                                                                     |                9 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                     |                9 |             49 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                    |                                                                                                                                                                                     |               15 |             61 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/n_0_ram_reg_0_15_0_0_i_1                                                                                                                         |                                                                                                                                                                                     |                8 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_PC_Buffer_reg[3][0]_srl4_i_1                                                                                                                          |                                                                                                                                                                                     |               10 |             75 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |               34 |             88 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                           |                                                                                                                                                                                     |               24 |             99 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                    |                                                                                                                                                                                     |               37 |            107 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_Reg_Write                                                                                                                                           |                                                                                                                                                                                     |               16 |            128 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/backlitLCD_0/n_0_axi_awready_i_1                                                                                                                                           |               41 |            137 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |               67 |            139 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                               |               75 |            203 |
|  system_i/clk_wiz_1/inst/clk_out1  | u_ila_0_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                       |                                                                                                                                                                                     |              114 |            292 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                    |                                                                                                                                                                                     |              272 |            943 |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


