-- NOTE: Template was generated by DRFront automatically.

library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.ALL;

entity DR_TESTBENCH is
end DR_TESTBENCH;

architecture TEST of DR_TESTBENCH is
-- USER_COMPONENT

-- USER_SIGNAL

begin
-- USER_UUT

-- vvv Define waveforms of input signals vvv


-- ^^^ Define waveforms of input signals ^^^
end TEST;
