<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project_phase_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Datapath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCControl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCmemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCmemory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCmemory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registerfile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registerfile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registerfile.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SCC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCC_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SCC_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCC_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signext.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="signext.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="signext.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="slt2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="slt2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="slt2.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622881629" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1622881628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622886510" xil_pn:in_ck="4692059254927914134" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622886509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="PCcontrol.v"/>
      <outfile xil_pn:name="PCmemory.v"/>
      <outfile xil_pn:name="Registerfile.v"/>
      <outfile xil_pn:name="SCC.v"/>
      <outfile xil_pn:name="SCC_tb.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="mux2.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="slt2.v"/>
    </transform>
    <transform xil_pn:end_ts="1622883146" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6963702383011024731" xil_pn:start_ts="1622883146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622883146" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7311954444046752323" xil_pn:start_ts="1622883146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622881641" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1737055327713764854" xil_pn:start_ts="1622881641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622886510" xil_pn:in_ck="4692059254927914134" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622886510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="PCcontrol.v"/>
      <outfile xil_pn:name="PCmemory.v"/>
      <outfile xil_pn:name="Registerfile.v"/>
      <outfile xil_pn:name="SCC.v"/>
      <outfile xil_pn:name="SCC_tb.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="mux2.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="slt2.v"/>
    </transform>
    <transform xil_pn:end_ts="1622886524" xil_pn:in_ck="4692059254927914134" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8952473352724206375" xil_pn:start_ts="1622886510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCC_tb_beh.prj"/>
      <outfile xil_pn:name="SCC_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622896796" xil_pn:in_ck="-3177598111321355451" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-144899160846765092" xil_pn:start_ts="1622896793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCC_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1622563371" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622563371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622563371" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8203358831307481897" xil_pn:start_ts="1622563371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1622563371" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1736233345804067455" xil_pn:start_ts="1622563371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1622563371" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1622563371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622563371" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1217049267018461767" xil_pn:start_ts="1622563371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1622563371" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1622563371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1622563371" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8934696613363845431" xil_pn:start_ts="1622563371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1622563375" xil_pn:in_ck="959161243873176139" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7278572483400968412" xil_pn:start_ts="1622563371">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
