	component nios_system is
		port (
			reset_reset_n                : in  std_logic                    := 'X';             -- reset_n
			ledr_export                  : out std_logic_vector(7 downto 0);                    -- export
			paralleltoprocessor_export   : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			clk_clk                      : in  std_logic                    := 'X';             -- clk
			parallelfromprocessor_export : out std_logic_vector(7 downto 0);                    -- export
			transmitenable_export        : out std_logic;                                       -- export
			charactersent_export         : out std_logic;                                       -- export
			load_export                  : out std_logic;                                       -- export
			characterreceived_export     : in  std_logic                    := 'X'              -- export
		);
	end component nios_system;

