digraph "CFG for '_Z33cudaKernel_maxlocPlusZoominOffsetPfPKiS1_mff' function" {
	label="CFG for '_Z33cudaKernel_maxlocPlusZoominOffsetPfPKiS1_mff' function";

	Node0x47d4590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = mul i32 %13, %12\l  %15 = add i32 %14, %7\l  %16 = sext i32 %15 to i64\l  %17 = icmp ult i64 %16, %3\l  br i1 %17, label %18, label %41\l|{<s0>T|<s1>F}}"];
	Node0x47d4590:s0 -> Node0x47d6520;
	Node0x47d4590:s1 -> Node0x47d65b0;
	Node0x47d6520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = shl nsw i32 %15, 1\l  %20 = sext i32 %19 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %23 = sitofp i32 %22 to float\l  %24 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %20\l  %25 = load i32, i32 addrspace(1)* %24, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %26 = sitofp i32 %25 to float\l  %27 = fmul contract float %26, %4\l  %28 = fadd contract float %27, %23\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  store float %28, float addrspace(1)* %29, align 4, !tbaa !11\l  %30 = add nuw nsw i32 %19, 1\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %31\l  %33 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %34 = sitofp i32 %33 to float\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %31\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %37 = sitofp i32 %36 to float\l  %38 = fmul contract float %37, %5\l  %39 = fadd contract float %38, %34\l  %40 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  store float %39, float addrspace(1)* %40, align 4, !tbaa !11\l  br label %41\l}"];
	Node0x47d6520 -> Node0x47d65b0;
	Node0x47d65b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  ret void\l}"];
}
