#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000115fd046a50 .scope module, "RISCV_top_tb" "RISCV_top_tb" 2 3;
 .timescale -9 -12;
v00000115fd1014b0_0 .var "clk", 0 0;
v00000115fd100dd0_0 .var "reset", 0 0;
S_00000115fd046be0 .scope module, "uut" "RISCV_top" 2 10, 3 13 0, S_00000115fd046a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000115fd0905e0 .functor AND 1, v00000115fd0fc810_0, L_00000115fd15bda0, C4<1>, C4<1>;
L_00000115fd0901f0 .functor OR 1, L_00000115fd0905e0, v00000115fd0ff2c0_0, C4<0>, C4<0>;
L_00000115fd090110 .functor BUFZ 32, v00000115fd0fffe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000115fd08fb60 .functor BUFZ 32, v00000115fd0ff540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000115fd08faf0 .functor BUFZ 32, L_00000115fd15a680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000115fd0fc270_0 .net "ALUControl_E", 2 0, v00000115fd08e260_0;  1 drivers
v00000115fd0fd5d0_0 .net "ALUOp_D", 1 0, v00000115fd08c6e0_0;  1 drivers
v00000115fd0fcd10_0 .var "ALUOp_E", 1 0;
v00000115fd0fde90_0 .net "ALUResult_E", 31 0, v00000115fd0fd2b0_0;  1 drivers
v00000115fd0fd670_0 .var "ALUResult_M", 31 0;
v00000115fd0fc4f0_0 .var "ALUResult_W", 31 0;
v00000115fd0fd7b0_0 .net "ALUSrc_D", 0 0, v00000115fd08d7c0_0;  1 drivers
v00000115fd0fdad0_0 .var "ALUSrc_E", 0 0;
v00000115fd0fc630_0 .net "Branch_D", 0 0, v00000115fd08dc20_0;  1 drivers
v00000115fd0fc810_0 .var "Branch_E", 0 0;
v00000115fd0fc950_0 .net "ForwardA_E", 1 0, v00000115fd08d2c0_0;  1 drivers
v00000115fd0fc9f0_0 .net "ForwardB_E", 1 0, v00000115fd08cb40_0;  1 drivers
v00000115fd0ffd60_0 .var "Funct3_E", 2 0;
v00000115fd0fe140_0 .var "Funct7b5_E", 0 0;
v00000115fd0fedc0_0 .net "IF_ID_Write", 0 0, v00000115fd08e120_0;  1 drivers
v00000115fd0ffcc0_0 .net "ImmExt_D", 31 0, v00000115fd0fc6d0_0;  1 drivers
v00000115fd0febe0_0 .var "ImmExt_E", 31 0;
v00000115fd0fefa0_0 .net "ImmSrc_D", 1 0, v00000115fd0822b0_0;  1 drivers
v00000115fd0fe500_0 .net "Instr_D", 31 0, v00000115fd0fe820_0;  1 drivers
v00000115fd0fe820_0 .var "Instr_D_r", 31 0;
v00000115fd0fe960_0 .net "Instr_F", 31 0, L_00000115fd08fd90;  1 drivers
v00000115fd0ff680_0 .net "Jump_D", 0 0, v00000115fd0fc450_0;  1 drivers
v00000115fd0ff2c0_0 .var "Jump_E", 0 0;
v00000115fd0fe280_0 .net "MemWrite_D", 0 0, v00000115fd0fc770_0;  1 drivers
v00000115fd0ff720_0 .var "MemWrite_E", 0 0;
v00000115fd0ffe00_0 .var "MemWrite_M", 0 0;
v00000115fd0ff9a0_0 .net "PCNext_F", 31 0, L_00000115fd101a50;  1 drivers
v00000115fd0ffea0_0 .net "PCPlus4_D", 31 0, L_00000115fd08fb60;  1 drivers
v00000115fd0ff540_0 .var "PCPlus4_D_r", 31 0;
v00000115fd0ffa40_0 .var "PCPlus4_E", 31 0;
v00000115fd0ffae0_0 .net "PCPlus4_F", 31 0, L_00000115fd100d30;  1 drivers
v00000115fd0ffb80_0 .var "PCPlus4_M", 31 0;
v00000115fd0ff5e0_0 .var "PCPlus4_W", 31 0;
v00000115fd0ffc20_0 .net "PCSrc_E", 0 0, L_00000115fd0901f0;  1 drivers
v00000115fd0fff40_0 .net "PCTarget_E", 31 0, L_00000115fd15af40;  1 drivers
v00000115fd0fec80_0 .net "PCWrite", 0 0, v00000115fd08e300_0;  1 drivers
v00000115fd0ff900_0 .net "PC_D", 31 0, L_00000115fd090110;  1 drivers
v00000115fd0fffe0_0 .var "PC_D_r", 31 0;
v00000115fd0fed20_0 .var "PC_E", 31 0;
v00000115fd0ff360_0 .net "PC_F", 31 0, v00000115fd0fea00_0;  1 drivers
v00000115fd0fea00_0 .var "PC_r", 31 0;
v00000115fd0ff220_0 .net "RD1_D", 31 0, L_00000115fd1008d0;  1 drivers
v00000115fd0ff400_0 .var "RD1_E", 31 0;
v00000115fd0feaa0_0 .net "RD2_D", 31 0, L_00000115fd100330;  1 drivers
v00000115fd0fe5a0_0 .var "RD2_E", 31 0;
v00000115fd0fe3c0_0 .net "Raddr1_D", 4 0, L_00000115fd100150;  1 drivers
v00000115fd0fe1e0_0 .var "Raddr1_E", 4 0;
v00000115fd0fee60_0 .net "Raddr2_D", 4 0, L_00000115fd101d70;  1 drivers
v00000115fd0fe8c0_0 .var "Raddr2_E", 4 0;
v00000115fd0ff040_0 .net "ReadData_M", 31 0, L_00000115fd090490;  1 drivers
v00000115fd0feb40_0 .var "ReadData_W", 31 0;
v00000115fd0ff7c0_0 .net "RegWrite_D", 0 0, v00000115fd0fd0d0_0;  1 drivers
v00000115fd0ff860_0 .var "RegWrite_E", 0 0;
v00000115fd0fe320_0 .var "RegWrite_M", 0 0;
v00000115fd0fef00_0 .var "RegWrite_W", 0 0;
v00000115fd0ff0e0_0 .net "ResultSrc_D", 1 0, v00000115fd0fd710_0;  1 drivers
v00000115fd0fe460_0 .var "ResultSrc_E", 1 0;
v00000115fd0ff180_0 .var "ResultSrc_M", 1 0;
v00000115fd0ff4a0_0 .var "ResultSrc_W", 1 0;
v00000115fd0fe640_0 .net "Result_W", 31 0, L_00000115fd15b3a0;  1 drivers
v00000115fd0fe6e0_0 .net "SrcA_E", 31 0, L_00000115fd15bee0;  1 drivers
v00000115fd0fe780_0 .net "SrcB_E", 31 0, L_00000115fd15b4e0;  1 drivers
v00000115fd100470_0 .net "StallBubble", 0 0, v00000115fd08dae0_0;  1 drivers
v00000115fd101550_0 .net "Waddr_D", 4 0, L_00000115fd100830;  1 drivers
v00000115fd101e10_0 .var "Waddr_E", 4 0;
v00000115fd101910_0 .var "Waddr_M", 4 0;
v00000115fd100e70_0 .var "Waddr_W", 4 0;
v00000115fd100ab0_0 .net "WriteData_E", 31 0, L_00000115fd08faf0;  1 drivers
v00000115fd1001f0_0 .var "WriteData_M", 31 0;
v00000115fd1006f0_0 .net "WriteData_temp", 31 0, L_00000115fd15a680;  1 drivers
v00000115fd1005b0_0 .net "Zero_E", 0 0, L_00000115fd15bda0;  1 drivers
v00000115fd101870_0 .net *"_ivl_0", 0 0, L_00000115fd0905e0;  1 drivers
L_00000115fd102310 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000115fd100f10_0 .net/2u *"_ivl_30", 1 0, L_00000115fd102310;  1 drivers
v00000115fd1012d0_0 .net *"_ivl_32", 0 0, L_00000115fd100a10;  1 drivers
L_00000115fd102358 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000115fd101c30_0 .net/2u *"_ivl_34", 1 0, L_00000115fd102358;  1 drivers
v00000115fd100bf0_0 .net *"_ivl_36", 0 0, L_00000115fd100b50;  1 drivers
v00000115fd1019b0_0 .net *"_ivl_38", 31 0, L_00000115fd15a9a0;  1 drivers
L_00000115fd1023a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000115fd101370_0 .net/2u *"_ivl_42", 1 0, L_00000115fd1023a0;  1 drivers
v00000115fd1010f0_0 .net *"_ivl_44", 0 0, L_00000115fd15a180;  1 drivers
L_00000115fd1023e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000115fd100510_0 .net/2u *"_ivl_46", 1 0, L_00000115fd1023e8;  1 drivers
v00000115fd101cd0_0 .net *"_ivl_48", 0 0, L_00000115fd15ba80;  1 drivers
v00000115fd100790_0 .net *"_ivl_50", 31 0, L_00000115fd15a720;  1 drivers
L_00000115fd102118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000115fd100c90_0 .net/2u *"_ivl_6", 31 0, L_00000115fd102118;  1 drivers
L_00000115fd102508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000115fd101230_0 .net/2u *"_ivl_62", 1 0, L_00000115fd102508;  1 drivers
v00000115fd101ff0_0 .net *"_ivl_64", 0 0, L_00000115fd15a540;  1 drivers
L_00000115fd102550 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000115fd101eb0_0 .net/2u *"_ivl_66", 1 0, L_00000115fd102550;  1 drivers
v00000115fd101410_0 .net *"_ivl_68", 0 0, L_00000115fd15a5e0;  1 drivers
v00000115fd1003d0_0 .net *"_ivl_70", 31 0, L_00000115fd15a860;  1 drivers
v00000115fd101f50_0 .net "clk", 0 0, v00000115fd1014b0_0;  1 drivers
v00000115fd101af0_0 .net "reset", 0 0, v00000115fd100dd0_0;  1 drivers
E_00000115fd094540 .event posedge, v00000115fd101af0_0, v00000115fd08dfe0_0;
L_00000115fd101a50 .functor MUXZ 32, L_00000115fd100d30, L_00000115fd15af40, L_00000115fd0901f0, C4<>;
L_00000115fd100d30 .arith/sum 32, v00000115fd0fea00_0, L_00000115fd102118;
L_00000115fd100150 .part v00000115fd0fe820_0, 15, 5;
L_00000115fd101d70 .part v00000115fd0fe820_0, 20, 5;
L_00000115fd100830 .part v00000115fd0fe820_0, 7, 5;
L_00000115fd100fb0 .part v00000115fd0fe820_0, 0, 7;
L_00000115fd100970 .part v00000115fd0fe820_0, 7, 25;
L_00000115fd101190 .part v00000115fd0fe460_0, 0, 1;
L_00000115fd100a10 .cmp/eq 2, v00000115fd08d2c0_0, L_00000115fd102310;
L_00000115fd100b50 .cmp/eq 2, v00000115fd08d2c0_0, L_00000115fd102358;
L_00000115fd15a9a0 .functor MUXZ 32, v00000115fd0ff400_0, L_00000115fd15b3a0, L_00000115fd100b50, C4<>;
L_00000115fd15bee0 .functor MUXZ 32, L_00000115fd15a9a0, v00000115fd0fd670_0, L_00000115fd100a10, C4<>;
L_00000115fd15a180 .cmp/eq 2, v00000115fd08cb40_0, L_00000115fd1023a0;
L_00000115fd15ba80 .cmp/eq 2, v00000115fd08cb40_0, L_00000115fd1023e8;
L_00000115fd15a720 .functor MUXZ 32, v00000115fd0fe5a0_0, L_00000115fd15b3a0, L_00000115fd15ba80, C4<>;
L_00000115fd15a680 .functor MUXZ 32, L_00000115fd15a720, v00000115fd0fd670_0, L_00000115fd15a180, C4<>;
L_00000115fd15b4e0 .functor MUXZ 32, L_00000115fd15a680, v00000115fd0febe0_0, v00000115fd0fdad0_0, C4<>;
L_00000115fd15a220 .part v00000115fd0fcd10_0, 1, 1;
L_00000115fd15af40 .arith/sum 32, v00000115fd0fed20_0, v00000115fd0febe0_0;
L_00000115fd15a540 .cmp/eq 2, v00000115fd0ff4a0_0, L_00000115fd102508;
L_00000115fd15a5e0 .cmp/eq 2, v00000115fd0ff4a0_0, L_00000115fd102550;
L_00000115fd15a860 .functor MUXZ 32, v00000115fd0ff5e0_0, v00000115fd0feb40_0, L_00000115fd15a5e0, C4<>;
L_00000115fd15b3a0 .functor MUXZ 32, L_00000115fd15a860, v00000115fd0fc4f0_0, L_00000115fd15a540, C4<>;
S_00000115fd0420f0 .scope module, "ALUDec" "ALUDecoder" 3 230, 4 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
v00000115fd08e260_0 .var "ALUControl", 2 0;
v00000115fd08c960_0 .net "ALUOp", 1 0, v00000115fd0fcd10_0;  1 drivers
v00000115fd08de00_0 .net "funct3", 2 0, v00000115fd0ffd60_0;  1 drivers
v00000115fd08e440_0 .net "funct7b5", 0 0, v00000115fd0fe140_0;  1 drivers
v00000115fd08c780_0 .net "opb5", 0 0, L_00000115fd15a220;  1 drivers
E_00000115fd093780 .event anyedge, v00000115fd08c960_0, v00000115fd08de00_0, v00000115fd08c780_0, v00000115fd08e440_0;
S_00000115fd042280 .scope module, "DataMemory" "dmem" 3 292, 5 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEn";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "rd";
L_00000115fd090490 .functor BUFZ 32, L_00000115fd15b9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000115fd08cc80 .array "RAM", 0 63, 31 0;
v00000115fd08da40_0 .net *"_ivl_0", 31 0, L_00000115fd15b9e0;  1 drivers
v00000115fd08dea0_0 .net *"_ivl_3", 29 0, L_00000115fd15aa40;  1 drivers
v00000115fd08df40_0 .net "a", 31 0, v00000115fd0fd670_0;  1 drivers
v00000115fd08dfe0_0 .net "clk", 0 0, v00000115fd1014b0_0;  alias, 1 drivers
v00000115fd08d900_0 .net "rd", 31 0, L_00000115fd090490;  alias, 1 drivers
v00000115fd08e580_0 .net "writeData", 31 0, v00000115fd1001f0_0;  1 drivers
v00000115fd08d860_0 .net "writeEn", 0 0, v00000115fd0ffe00_0;  1 drivers
E_00000115fd095600 .event posedge, v00000115fd08dfe0_0;
L_00000115fd15b9e0 .array/port v00000115fd08cc80, L_00000115fd15aa40;
L_00000115fd15aa40 .part v00000115fd0fd670_0, 2, 30;
S_00000115fd03e3c0 .scope module, "FU" "ForwardingUnit" 3 248, 6 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Raddr1_E";
    .port_info 1 /INPUT 5 "Raddr2_E";
    .port_info 2 /INPUT 5 "Waddr_M";
    .port_info 3 /INPUT 1 "RegWrite_M";
    .port_info 4 /INPUT 5 "Waddr_W";
    .port_info 5 /INPUT 1 "RegWrite_W";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v00000115fd08d220_0 .net "Raddr1_E", 4 0, v00000115fd0fe1e0_0;  1 drivers
v00000115fd08cdc0_0 .net "Raddr2_E", 4 0, v00000115fd0fe8c0_0;  1 drivers
v00000115fd08d180_0 .net "RegWrite_M", 0 0, v00000115fd0fe320_0;  1 drivers
v00000115fd08caa0_0 .net "RegWrite_W", 0 0, v00000115fd0fef00_0;  1 drivers
v00000115fd08ce60_0 .net "Waddr_M", 4 0, v00000115fd101910_0;  1 drivers
v00000115fd08e1c0_0 .net "Waddr_W", 4 0, v00000115fd100e70_0;  1 drivers
v00000115fd08d2c0_0 .var "forwardA", 1 0;
v00000115fd08cb40_0 .var "forwardB", 1 0;
E_00000115fd095640/0 .event anyedge, v00000115fd08d180_0, v00000115fd08ce60_0, v00000115fd08d220_0, v00000115fd08caa0_0;
E_00000115fd095640/1 .event anyedge, v00000115fd08e1c0_0, v00000115fd08cdc0_0;
E_00000115fd095640 .event/or E_00000115fd095640/0, E_00000115fd095640/1;
S_00000115fd03e550 .scope module, "HDU" "HazardDetectionUnit" 3 153, 7 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Raddr1_D";
    .port_info 1 /INPUT 5 "Raddr2_D";
    .port_info 2 /INPUT 5 "Waddr_E";
    .port_info 3 /INPUT 1 "ResultSrcb0";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "IF_ID_Write";
    .port_info 6 /OUTPUT 1 "StallBubble";
L_00000115fd08fbd0 .functor BUFZ 1, L_00000115fd101190, C4<0>, C4<0>, C4<0>;
v00000115fd08e120_0 .var "IF_ID_Write", 0 0;
v00000115fd08e300_0 .var "PCWrite", 0 0;
v00000115fd08d360_0 .net "Raddr1_D", 4 0, L_00000115fd100150;  alias, 1 drivers
v00000115fd08d4a0_0 .net "Raddr2_D", 4 0, L_00000115fd101d70;  alias, 1 drivers
v00000115fd08d540_0 .net "ResultSrcb0", 0 0, L_00000115fd101190;  1 drivers
v00000115fd08dae0_0 .var "StallBubble", 0 0;
v00000115fd08db80_0 .net "Waddr_E", 4 0, v00000115fd101e10_0;  1 drivers
v00000115fd08d5e0_0 .net "is_load_instruction", 0 0, L_00000115fd08fbd0;  1 drivers
E_00000115fd094d40 .event anyedge, v00000115fd08d5e0_0, v00000115fd08db80_0, v00000115fd08d360_0, v00000115fd08d4a0_0;
S_00000115fd0379c0 .scope module, "InstructionMemory" "imem" 3 87, 8 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "inst";
L_00000115fd08fd90 .functor BUFZ 32, L_00000115fd100650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000115fd08cf00 .array "RAM", 5 0, 31 0;
v00000115fd08e3a0_0 .net *"_ivl_0", 31 0, L_00000115fd100650;  1 drivers
v00000115fd08e4e0_0 .net *"_ivl_3", 29 0, L_00000115fd101730;  1 drivers
v00000115fd08d680_0 .net "addr", 31 0, v00000115fd0fea00_0;  alias, 1 drivers
v00000115fd08cfa0_0 .net "inst", 31 0, L_00000115fd08fd90;  alias, 1 drivers
L_00000115fd100650 .array/port v00000115fd08cf00, L_00000115fd101730;
L_00000115fd101730 .part v00000115fd0fea00_0, 2, 30;
S_00000115fd037b50 .scope module, "MainDecoder" "mainDecoder" 3 124, 9 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ImmSrc";
v00000115fd08c6e0_0 .var "ALUOp", 1 0;
v00000115fd08d7c0_0 .var "ALUSrc", 0 0;
v00000115fd08dc20_0 .var "Branch", 0 0;
v00000115fd0822b0_0 .var "ImmSrc", 1 0;
v00000115fd0fc450_0 .var "Jump", 0 0;
v00000115fd0fc770_0 .var "MemWrite", 0 0;
v00000115fd0fd0d0_0 .var "RegWrite", 0 0;
v00000115fd0fd710_0 .var "ResultSrc", 1 0;
v00000115fd0fd030_0 .net "op", 6 0, L_00000115fd100fb0;  1 drivers
E_00000115fd095380 .event anyedge, v00000115fd0fd030_0;
S_00000115fd072b70 .scope module, "RegFile" "regfile" 3 136, 10 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEn";
    .port_info 2 /INPUT 5 "Raddr1";
    .port_info 3 /INPUT 5 "Raddr2";
    .port_info 4 /INPUT 5 "Waddr";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000115fd0fd210_0 .net "Raddr1", 4 0, L_00000115fd100150;  alias, 1 drivers
v00000115fd0fda30_0 .net "Raddr2", 4 0, L_00000115fd101d70;  alias, 1 drivers
v00000115fd0fcf90_0 .net "Waddr", 4 0, L_00000115fd100830;  alias, 1 drivers
L_00000115fd102160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000115fd0fc130_0 .net/2u *"_ivl_0", 4 0, L_00000115fd102160;  1 drivers
L_00000115fd1021f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000115fd0fdb70_0 .net *"_ivl_11", 1 0, L_00000115fd1021f0;  1 drivers
L_00000115fd102238 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000115fd0fcb30_0 .net/2u *"_ivl_14", 4 0, L_00000115fd102238;  1 drivers
v00000115fd0fd8f0_0 .net *"_ivl_16", 0 0, L_00000115fd101690;  1 drivers
L_00000115fd102280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000115fd0fcdb0_0 .net/2u *"_ivl_18", 31 0, L_00000115fd102280;  1 drivers
v00000115fd0fc1d0_0 .net *"_ivl_2", 0 0, L_00000115fd101050;  1 drivers
v00000115fd0fdcb0_0 .net *"_ivl_20", 31 0, L_00000115fd1017d0;  1 drivers
v00000115fd0fdf30_0 .net *"_ivl_22", 6 0, L_00000115fd101b90;  1 drivers
L_00000115fd1022c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000115fd0fd530_0 .net *"_ivl_25", 1 0, L_00000115fd1022c8;  1 drivers
L_00000115fd1021a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000115fd0fd350_0 .net/2u *"_ivl_4", 31 0, L_00000115fd1021a8;  1 drivers
v00000115fd0fc590_0 .net *"_ivl_6", 31 0, L_00000115fd1015f0;  1 drivers
v00000115fd0fca90_0 .net *"_ivl_8", 6 0, L_00000115fd100290;  1 drivers
v00000115fd0fcbd0_0 .net "clk", 0 0, v00000115fd1014b0_0;  alias, 1 drivers
v00000115fd0fdfd0_0 .net "rd1", 31 0, L_00000115fd1008d0;  alias, 1 drivers
v00000115fd0fdc10_0 .net "rd2", 31 0, L_00000115fd100330;  alias, 1 drivers
v00000115fd0fc310 .array "rf", 0 31, 31 0;
v00000115fd0fcef0_0 .net "writeData", 31 0, L_00000115fd15b3a0;  alias, 1 drivers
v00000115fd0fc8b0_0 .net "writeEn", 0 0, v00000115fd0ff860_0;  1 drivers
L_00000115fd101050 .cmp/eq 5, L_00000115fd100150, L_00000115fd102160;
L_00000115fd1015f0 .array/port v00000115fd0fc310, L_00000115fd100290;
L_00000115fd100290 .concat [ 5 2 0 0], L_00000115fd100150, L_00000115fd1021f0;
L_00000115fd1008d0 .functor MUXZ 32, L_00000115fd1015f0, L_00000115fd1021a8, L_00000115fd101050, C4<>;
L_00000115fd101690 .cmp/eq 5, L_00000115fd101d70, L_00000115fd102238;
L_00000115fd1017d0 .array/port v00000115fd0fc310, L_00000115fd101b90;
L_00000115fd101b90 .concat [ 5 2 0 0], L_00000115fd101d70, L_00000115fd1022c8;
L_00000115fd100330 .functor MUXZ 32, L_00000115fd1017d0, L_00000115fd102280, L_00000115fd101690, C4<>;
S_00000115fd072d00 .scope module, "SignExtender" "extend" 3 147, 11 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "Instruction";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmOut";
v00000115fd0fc6d0_0 .var "ImmOut", 31 0;
v00000115fd0fce50_0 .net "ImmSrc", 1 0, v00000115fd0822b0_0;  alias, 1 drivers
v00000115fd0fd850_0 .net "Instruction", 31 7, L_00000115fd100970;  1 drivers
E_00000115fd095140 .event anyedge, v00000115fd0822b0_0, v00000115fd0fd850_0;
S_00000115fd04f110 .scope module, "alu" "ALU" 3 238, 12 1 0, S_00000115fd046be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000115fd0fdd50_0 .net "A", 31 0, L_00000115fd15bee0;  alias, 1 drivers
v00000115fd0fd170_0 .net "ALUControl", 2 0, v00000115fd08e260_0;  alias, 1 drivers
v00000115fd0fc3b0_0 .net "B", 31 0, L_00000115fd15b4e0;  alias, 1 drivers
v00000115fd0fd2b0_0 .var "Result", 31 0;
v00000115fd0fd3f0_0 .net "Zero", 0 0, L_00000115fd15bda0;  alias, 1 drivers
L_00000115fd102430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000115fd0fd990_0 .net/2u *"_ivl_0", 31 0, L_00000115fd102430;  1 drivers
v00000115fd0fd490_0 .net *"_ivl_2", 0 0, L_00000115fd15b580;  1 drivers
L_00000115fd102478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000115fd0fcc70_0 .net/2u *"_ivl_4", 0 0, L_00000115fd102478;  1 drivers
L_00000115fd1024c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000115fd0fddf0_0 .net/2u *"_ivl_6", 0 0, L_00000115fd1024c0;  1 drivers
E_00000115fd095340 .event anyedge, v00000115fd08e260_0, v00000115fd0fdd50_0, v00000115fd0fc3b0_0;
L_00000115fd15b580 .cmp/eq 32, v00000115fd0fd2b0_0, L_00000115fd102430;
L_00000115fd15bda0 .functor MUXZ 1, L_00000115fd1024c0, L_00000115fd102478, L_00000115fd15b580, C4<>;
    .scope S_00000115fd0379c0;
T_0 ;
    %vpi_call 8 8 "$readmemh", "program.hex", v00000115fd08cf00 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000115fd037b50;
T_1 ;
    %wait E_00000115fd095380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd0fd0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd0fc770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd0fd710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd08d7c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd08c6e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd08dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd0fc450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd0822b0_0, 0, 2;
    %load/vec4 v00000115fd0fd030_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd0fd0d0_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd0fd0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd08d7c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000115fd08c6e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd0fd710_0, 0, 2;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd0fd0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd08d7c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd0822b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000115fd08c6e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd0fd710_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd0fd0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd08d7c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd0822b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd08c6e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000115fd0fd710_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd0fc770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd08d7c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000115fd0822b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd08c6e0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd08dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd08d7c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000115fd0822b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000115fd08c6e0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd0fc450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd0fd0d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000115fd0822b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd08c6e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000115fd0fd710_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000115fd072b70;
T_2 ;
    %wait E_00000115fd095600;
    %load/vec4 v00000115fd0fc8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000115fd0fcef0_0;
    %load/vec4 v00000115fd0fcf90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000115fd0fc310, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000115fd072d00;
T_3 ;
    %wait E_00000115fd095140;
    %load/vec4 v00000115fd0fce50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000115fd0fc6d0_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000115fd0fc6d0_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000115fd0fc6d0_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000115fd0fc6d0_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000115fd0fd850_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000115fd0fc6d0_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000115fd03e550;
T_4 ;
    %wait E_00000115fd094d40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd08e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd08e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd08dae0_0, 0, 1;
    %load/vec4 v00000115fd08d5e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v00000115fd08db80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000115fd08db80_0;
    %load/vec4 v00000115fd08d360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.4, 4;
    %load/vec4 v00000115fd08db80_0;
    %load/vec4 v00000115fd08d4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd08e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd08e120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd08dae0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000115fd0420f0;
T_5 ;
    %wait E_00000115fd093780;
    %load/vec4 v00000115fd08c960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000115fd08de00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v00000115fd08c780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v00000115fd08e440_0;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
T_5.13 ;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000115fd08e260_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000115fd04f110;
T_6 ;
    %wait E_00000115fd095340;
    %load/vec4 v00000115fd0fd170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v00000115fd0fdd50_0;
    %load/vec4 v00000115fd0fc3b0_0;
    %add;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v00000115fd0fdd50_0;
    %load/vec4 v00000115fd0fc3b0_0;
    %sub;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v00000115fd0fdd50_0;
    %load/vec4 v00000115fd0fc3b0_0;
    %and;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v00000115fd0fdd50_0;
    %load/vec4 v00000115fd0fc3b0_0;
    %or;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v00000115fd0fdd50_0;
    %load/vec4 v00000115fd0fc3b0_0;
    %xor;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v00000115fd0fdd50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000115fd0fc3b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000115fd0fdd50_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
T_6.11 ;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000115fd0fdd50_0;
    %load/vec4 v00000115fd0fc3b0_0;
    %cmp/u;
    %jmp/0xz  T_6.12, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000115fd0fd2b0_0, 0, 32;
T_6.13 ;
T_6.9 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000115fd03e3c0;
T_7 ;
    %wait E_00000115fd095640;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd08d2c0_0, 0, 2;
    %load/vec4 v00000115fd08d180_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v00000115fd08ce60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000115fd08d220_0;
    %load/vec4 v00000115fd08ce60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000115fd08d2c0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000115fd08caa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v00000115fd08e1c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v00000115fd08d220_0;
    %load/vec4 v00000115fd08e1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000115fd08d2c0_0, 0, 2;
T_7.4 ;
T_7.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000115fd08cb40_0, 0, 2;
    %load/vec4 v00000115fd08d180_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v00000115fd08ce60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v00000115fd08cdc0_0;
    %load/vec4 v00000115fd08ce60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000115fd08cb40_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v00000115fd08caa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v00000115fd08e1c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v00000115fd08cdc0_0;
    %load/vec4 v00000115fd08e1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000115fd08cb40_0, 0, 2;
T_7.12 ;
T_7.9 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000115fd042280;
T_8 ;
    %wait E_00000115fd095600;
    %load/vec4 v00000115fd08d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000115fd08e580_0;
    %load/vec4 v00000115fd08df40_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000115fd08cc80, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000115fd046be0;
T_9 ;
    %wait E_00000115fd094540;
    %load/vec4 v00000115fd101af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fea00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000115fd0fec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000115fd0ff9a0_0;
    %assign/vec4 v00000115fd0fea00_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000115fd046be0;
T_10 ;
    %wait E_00000115fd094540;
    %load/vec4 v00000115fd101af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fe820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fffe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0ff540_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000115fd0fedc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000115fd0ffc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fe820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fffe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0ff540_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v00000115fd0fe960_0;
    %assign/vec4 v00000115fd0fe820_0, 0;
    %load/vec4 v00000115fd0ff360_0;
    %assign/vec4 v00000115fd0fffe0_0, 0;
    %load/vec4 v00000115fd0ffae0_0;
    %assign/vec4 v00000115fd0ff540_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000115fd046be0;
T_11 ;
    %wait E_00000115fd094540;
    %load/vec4 v00000115fd0fe500_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000115fd0ffd60_0, 0;
    %load/vec4 v00000115fd0fe500_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v00000115fd0fe140_0, 0;
    %load/vec4 v00000115fd101af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0ff400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fe5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0febe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fed20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0ffa40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000115fd0fe1e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000115fd0fe8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000115fd101e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0ff860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0ff720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0fdad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0ff2c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000115fd0fe460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000115fd0fcd10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000115fd100470_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.4, 8;
    %load/vec4 v00000115fd0ffc20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.4;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0ff860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0ff720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0fdad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0ff2c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000115fd0ff7c0_0;
    %assign/vec4 v00000115fd0ff860_0, 0;
    %load/vec4 v00000115fd0fe280_0;
    %assign/vec4 v00000115fd0ff720_0, 0;
    %load/vec4 v00000115fd0ff0e0_0;
    %assign/vec4 v00000115fd0fe460_0, 0;
    %load/vec4 v00000115fd0fd7b0_0;
    %assign/vec4 v00000115fd0fdad0_0, 0;
    %load/vec4 v00000115fd0fd5d0_0;
    %assign/vec4 v00000115fd0fcd10_0, 0;
    %load/vec4 v00000115fd0fc630_0;
    %assign/vec4 v00000115fd0fc810_0, 0;
    %load/vec4 v00000115fd0ff680_0;
    %assign/vec4 v00000115fd0ff2c0_0, 0;
    %load/vec4 v00000115fd0ff220_0;
    %assign/vec4 v00000115fd0ff400_0, 0;
    %load/vec4 v00000115fd0feaa0_0;
    %assign/vec4 v00000115fd0fe5a0_0, 0;
    %load/vec4 v00000115fd0fe3c0_0;
    %assign/vec4 v00000115fd0fe1e0_0, 0;
    %load/vec4 v00000115fd0fee60_0;
    %assign/vec4 v00000115fd0fe8c0_0, 0;
    %load/vec4 v00000115fd101550_0;
    %assign/vec4 v00000115fd101e10_0, 0;
    %load/vec4 v00000115fd0ffcc0_0;
    %assign/vec4 v00000115fd0febe0_0, 0;
    %load/vec4 v00000115fd0ff900_0;
    %assign/vec4 v00000115fd0fed20_0, 0;
    %load/vec4 v00000115fd0ffea0_0;
    %assign/vec4 v00000115fd0ffa40_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000115fd046be0;
T_12 ;
    %wait E_00000115fd094540;
    %load/vec4 v00000115fd101af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fd670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd1001f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0ffb80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000115fd101910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0fe320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0ffe00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000115fd0ff180_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000115fd0fde90_0;
    %assign/vec4 v00000115fd0fd670_0, 0;
    %load/vec4 v00000115fd100ab0_0;
    %assign/vec4 v00000115fd1001f0_0, 0;
    %load/vec4 v00000115fd0ffa40_0;
    %assign/vec4 v00000115fd0ffb80_0, 0;
    %load/vec4 v00000115fd101e10_0;
    %assign/vec4 v00000115fd101910_0, 0;
    %load/vec4 v00000115fd0ff860_0;
    %assign/vec4 v00000115fd0fe320_0, 0;
    %load/vec4 v00000115fd0ff720_0;
    %assign/vec4 v00000115fd0ffe00_0, 0;
    %load/vec4 v00000115fd0fe460_0;
    %assign/vec4 v00000115fd0ff180_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000115fd046be0;
T_13 ;
    %wait E_00000115fd094540;
    %load/vec4 v00000115fd101af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0fc4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0feb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000115fd0ff5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000115fd100e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000115fd0fef00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000115fd0ff4a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000115fd0fd670_0;
    %assign/vec4 v00000115fd0fc4f0_0, 0;
    %load/vec4 v00000115fd0ff040_0;
    %assign/vec4 v00000115fd0feb40_0, 0;
    %load/vec4 v00000115fd0ffb80_0;
    %assign/vec4 v00000115fd0ff5e0_0, 0;
    %load/vec4 v00000115fd101910_0;
    %assign/vec4 v00000115fd100e70_0, 0;
    %load/vec4 v00000115fd0fe320_0;
    %assign/vec4 v00000115fd0fef00_0, 0;
    %load/vec4 v00000115fd0ff180_0;
    %assign/vec4 v00000115fd0ff4a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000115fd046a50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd1014b0_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v00000115fd1014b0_0;
    %inv;
    %store/vec4 v00000115fd1014b0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_00000115fd046a50;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000115fd100dd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000115fd100dd0_0, 0, 1;
    %vpi_call 2 26 "$display", "\012-------------------\012[Time %0t] Reset released. Processor starting...\012-------------------", $time {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000115fd046a50;
T_16 ;
    %wait E_00000115fd095600;
    %load/vec4 v00000115fd100dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 33 "$display", "PC: %h | Instr_D: %h |RD1_D= %h | RD2_D= %h | ImmExt_D= %h | Time: %0t ", v00000115fd0ff360_0, v00000115fd0fe500_0, v00000115fd0ff220_0, v00000115fd0feaa0_0, v00000115fd0ffcc0_0, $time {0 0 0};
    %load/vec4 v00000115fd0fef00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v00000115fd100e70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %vpi_call 2 37 "$display", "[WB] Writing %h to Register x%0d | Time: %0t", v00000115fd0fe640_0, v00000115fd100e70_0, $time {0 0 0};
T_16.2 ;
    %load/vec4 v00000115fd0fef00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.8, 10;
    %load/vec4 v00000115fd100e70_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.7, 9;
    %load/vec4 v00000115fd0fe640_0;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %vpi_call 2 43 "$display", "[SUCCESS] Result 30 found in x3!" {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
T_16.5 ;
T_16.0 ;
    %load/vec4 v00000115fd0ff360_0;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.9, 5;
    %vpi_call 2 48 "$display", "\012-------------------\012Simulation Finished\012-------------------" {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
T_16.9 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "RISCV_top_tb.v";
    "./RISCV_top.v";
    "./ALUDecoder.v";
    "./dmem.v";
    "./ForwardingUnit.v";
    "./HazardDetectionUnit.v";
    "./imem.v";
    "./mainDecoder.v";
    "./regfile.v";
    "./extend.v";
    "./ALU.v";
