/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [16:0] _02_;
  reg [7:0] _03_;
  wire [24:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [17:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(in_data[97] ? celloutsig_1_2z : celloutsig_1_1z);
  assign celloutsig_1_12z = !(celloutsig_1_0z ? celloutsig_1_5z : in_data[139]);
  assign celloutsig_0_28z = !(celloutsig_0_17z ? celloutsig_0_19z : celloutsig_0_10z);
  assign celloutsig_0_10z = ~((celloutsig_0_6z | celloutsig_0_5z[4]) & _00_);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_7z) & (celloutsig_1_6z | celloutsig_1_3z));
  assign celloutsig_1_2z = in_data[113] | celloutsig_1_0z;
  assign celloutsig_1_10z = { in_data[175:162], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z } + { in_data[153:144], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_12z = _01_ + in_data[37:30];
  assign celloutsig_0_24z = { celloutsig_0_12z[2:1], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_8z, _02_[11:6], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_7z } + { celloutsig_0_12z[7:3], celloutsig_0_15z, celloutsig_0_16z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 8'h00;
    else _03_ <= celloutsig_0_16z[8:1];
  reg [5:0] _15_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_0z, celloutsig_0_4z };
  assign _02_[11:6] = _15_;
  reg [24:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 25'h0000000;
    else _16_ <= { in_data[67:44], celloutsig_0_0z };
  assign { _04_[24:22], _00_, _04_[20:13], _01_, _04_[4:0] } = _16_;
  assign celloutsig_0_4z = in_data[68:64] / { 1'h1, celloutsig_0_1z[5:2] };
  assign celloutsig_0_1z = in_data[32:22] / { 1'h1, in_data[44:38], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_16z[8:3], _02_[11:6], celloutsig_0_6z, celloutsig_0_15z } / { 1'h1, in_data[13:11], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_17z } / { 1'h1, _01_[7:2] };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } == { celloutsig_1_4z[3:0], celloutsig_1_3z };
  assign celloutsig_0_8z = { in_data[82], celloutsig_0_6z, celloutsig_0_6z } == celloutsig_0_5z[7:5];
  assign celloutsig_1_1z = { in_data[121:120], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } === in_data[141:137];
  assign celloutsig_1_3z = { in_data[132:126], celloutsig_1_1z } === in_data[181:174];
  assign celloutsig_1_18z = celloutsig_1_10z[8:1] === { in_data[130:124], celloutsig_1_12z };
  assign celloutsig_0_18z = { celloutsig_0_16z[6:0], celloutsig_0_3z, _02_[11:6], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z } === { celloutsig_0_5z[8:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_21z = { celloutsig_0_4z[2:0], celloutsig_0_0z } === { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[61:44] >= in_data[80:63];
  assign celloutsig_0_6z = in_data[41:27] >= { in_data[34:32], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_16z[4:3], celloutsig_0_27z, celloutsig_0_21z } >= { celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_1z[8:4], celloutsig_0_0z } > celloutsig_0_1z[9:4];
  assign celloutsig_1_0z = in_data[151:135] && in_data[176:160];
  assign celloutsig_1_13z = { celloutsig_1_10z[16:3], celloutsig_1_1z } && celloutsig_1_10z[15:1];
  assign celloutsig_0_27z = { _04_[17:13], _01_[7:6], celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_23z } && { _04_[23:22], _00_, _04_[20:13], _01_, _04_[4:0] };
  assign celloutsig_1_16z = ! { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_16z };
  assign celloutsig_0_15z = ! { _04_[18:13], _01_[7:3], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_39z = { celloutsig_0_35z[7:3], celloutsig_0_28z } < { celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_23z };
  assign celloutsig_0_40z = { celloutsig_0_5z[6:5], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z } < celloutsig_0_30z[17:13];
  assign celloutsig_1_6z = { in_data[173:159], celloutsig_1_4z } < { in_data[177:172], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z } < { celloutsig_0_1z[8:3], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_22z[7:5], 3'h0 } < { celloutsig_0_11z[3:2], celloutsig_0_20z };
  assign celloutsig_0_29z = _01_[6:3] < in_data[21:18];
  assign celloutsig_0_7z = celloutsig_0_5z[3] & ~(_04_[17]);
  assign celloutsig_0_17z = celloutsig_0_0z & ~(in_data[58]);
  assign celloutsig_0_9z = celloutsig_0_1z[10] & in_data[7];
  assign celloutsig_0_19z = celloutsig_0_1z[4] & celloutsig_0_12z[2];
  assign celloutsig_0_11z = { _04_[23], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } << { in_data[75], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_20z = { _04_[2:0], celloutsig_0_15z } >> _02_[11:8];
  assign celloutsig_0_35z = { celloutsig_0_24z[11:7], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_7z } <<< { _03_[7:1], celloutsig_0_31z };
  assign celloutsig_1_4z = in_data[150:146] <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_30z = { celloutsig_0_22z[16:9], celloutsig_0_5z, celloutsig_0_18z } <<< { celloutsig_0_20z[2], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_41z = { celloutsig_0_20z[2], celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_8z } >>> { _01_[5:2], celloutsig_0_39z, celloutsig_0_26z };
  assign celloutsig_0_5z = { celloutsig_0_1z[9:2], celloutsig_0_3z } >>> { in_data[63:56], celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_26z[6:5], celloutsig_0_31z, celloutsig_0_10z } - { 1'h0, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_1z ^ { celloutsig_0_4z[3:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_15z };
  assign { celloutsig_0_22z[15:5], celloutsig_0_22z[16], celloutsig_0_22z[18:17] } = { celloutsig_0_16z, celloutsig_0_6z, _01_[4:3] } ^ { celloutsig_0_20z[1:0], celloutsig_0_5z, celloutsig_0_20z[2], celloutsig_0_19z, celloutsig_0_20z[3] };
  assign { _02_[16:12], _02_[5:0] } = { celloutsig_0_12z[2:1], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_7z };
  assign { _04_[21], _04_[12:5] } = { _00_, _01_ };
  assign celloutsig_0_22z[4:0] = 5'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
