<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=false;__ez.queue=function(){var e=0,i=0,t=[],n=!1,s=[],r=[],o=!0,a=function(e,i,n,s,r,o,a){var l=this;this.name=e,this.funcName=i,this.parameters=null===n?null:n instanceof Array?n:[n],this.isBlock=s,this.blockedBy=r,this.deleteWhenComplete=o,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),l.isInitialized=!0,l.isComplete=!0,u("... func.apply: "+e);var i=l.funcName.split("."),n=null;i.length>3||(n=3===i.length?window[i[0]][i[1]][i[2]]:2===i.length?window[i[0]][i[1]]:window[l.funcName]),null!=n&&n.apply(null,this.parameters),!0===l.deleteWhenComplete&&delete t[e],!0===l.isBlock&&(u("----- F'D: "+l.name),f())}},l=function(e,i,t,n,s,r,o){var a=this;this.name=e,this.path=i,this.async=s,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=o,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){a.isInitialized=!0,u("... file = "+e);var i=document.createElement("script");i.src=this.getSrc(this.path),!0===s?i.async=!0:!0===r&&(i.defer=!0),i.onerror=function(){u("----- ERR'D: "+a.name),a.isError=!0,!0===a.isBlock&&f()},i.onreadystatechange=i.onload=function(){var e=i.readyState;u("----- F'D: "+a.name),e&&!/loaded|complete/.test(e)||(a.isComplete=!0,!0===a.isBlock&&f())},document.getElementsByTagName("head")[0].appendChild(i)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=o&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(e.blockedBy instanceof Array)for(var i=0;i<e.blockedBy.length;i++){var s=e.blockedBy[i];if(!1===t.hasOwnProperty(s))return u(e.name+" blocked = "+s),!0;if(!0===e.proceedIfError&&!0===t[s].isError)return!1;if(!1===t[s].isComplete)return u(e.name+" blocked = "+s),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function f(){++e>200||(u("let's go"),m(s),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),f()}),5e3)}),!1),{addFile:function(e,i,n,o,a,c,h,u){var f=new l(e,i,n,o,a,c,h);!0===u?s[e]=f:r[e]=f,t[e]=f,d(f)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,d(n)},addFunc:function(e,n,o,l,c,h,u,f,m){!0===h&&(e=e+"_"+i++);var p=new a(e,n,o,l,c,u,f);!0===m?s[e]=p:r[e]=p,t[e]=p,d(p)},addDelayFunc:function(e,i,n){var s=new a(e,i,n,!1,[],!0,!0);s.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=s,t[e]=s,d(s)},items:t,processAll:f,setallowLoad:function(e){o=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};</script>
<script data-ezscrex="false" data-pagespeed-no-defer data-cfasync="false" type="text/javascript">__ez.queue.addFile('fads.js', '/porpoiseant/fads.js?gcb=195-3&cb=6', true, [], true, false, false, true);</script>
<script>var __ezaps=[{"slotID":"div-gpt-ad-wikichip_org-box-3-0","divID":"","slotName":"/1254144,21625046521/wikichip_org-box-3","sizes":[[300,250]]},{"slotID":"div-gpt-ad-wikichip_org-box-2-0","divID":"","slotName":"/1254144,21625046521/wikichip_org-box-2","sizes":[[728,90]]},{"slotID":"div-gpt-ad-wikichip_org-large-mobile-banner-1-0","divID":"","slotName":"/1254144,21625046521/wikichip_org-large-mobile-banner-1","sizes":[[300,250]]},{"slotID":"div-gpt-ad-wikichip_org-medrectangle-1-0","divID":"","slotName":"/1254144,21625046521/wikichip_org-medrectangle-1","sizes":[[580,400],[336,280],[300,250]]}];var __ezapsVideo=[];__ezapid='aa05931b-5308-4ea3-95a2-adf84f4ffde4';</script>
<script data-ezscrex="false" async data-pagespeed-no-defer type="text/javascript" src="/edmontonalberta/calgary.js?cb=16"></script>
<script>window.ezslots_raw=[];var __sellerid='4a5daa05a47056658433ffbf2fc33abf';var __schain_domain='';var __ez_nid ='1254144';__advertiserRule=['luckyparkclub.com','happy.luckyparkclub.com'];var ezasVars = {'cid':'2594856134','pid':'pub-1951113009523412','ssid':44};window.google_reactive_ads_global_state = {
                adCount: {},
                floatingAdsStacking: { maxZIndexListeners: [], maxZIndexRestrictions: {}, nextRestrictionId: 0 },
                messageValidationEnabled: false,
                reactiveTypeDisabledByPublisher: {},
                reactiveTypeEnabledInAsfe: {},
                sideRailAvailableSpace: [],
                sideRailOverlappableElements: [],
                stateForType: {},
                tagSpecificState: {},
                wasPlaTagProcessed: true,
                wasReactiveAdConfigReceived: { 1: true, 2: true, 8: true },
                wasReactiveAdVisible: {},
                wasReactiveTagRequestSent: true,
                description: "Can't disable auto ads programmatically on the page, so here we are!"
            };!function(){window.ezasvEvent=function(e,t){if(!0===e[0].isIntersecting){var i=e[0].target.attributes[0].value.substr(0,e[0].target.attributes[0].value.length-9);window.ezoSTPixelAdd(i,"viewed",1),t.disconnect()}},window.ezaslEvent=function(e,t){if(void 0!==e[0].target.attributes["data-ad-status"]){var i=e[0].target.attributes["data-ad-status"].value,o=e[0].target.attributes[0].value.substr(0,e[0].target.attributes[0].value.length-9);"filled"==i&&(window.ezoSTPixelAdd(o,"loaded",1),new IntersectionObserver(window.ezasvEvent,{threshold:[1]}).observe(document.getElementById(o+"-asloaded"))),"unfilled"==i&&setTimeout((function(){window.ezoAdBackFill(e)}),2e3),t.disconnect()}},window.ezoAdBackFill=function(e){var t=e[0].target,i=t.parentElement;t.style.display="none !important";var o,d=ezoGetSlotNum(i.id);if(o=void 0!==__ez.fads?__ez.fads.initslots[i.id]:__ez_fad_initslot[i.id],void 0===d&&"function"==typeof o&&(d=o(6)),void 0!==d)var n=window[d];if(void 0!==n){n.setTargeting("compid","0"),n.setTargeting("bkfl","1"),n.setTargeting("reft","t");var a=n.getTargeting("br2")[0];void 0!==window.ezoibfh&&void 0!==window.ezoibfh[a]&&(n.setTargeting("br1",a),n.setTargeting("eb_br",window.ezoibfh[a])),googletag.display(n),setTimeout((function(){googletag.pubads().refresh([n])}),500)}},window.ezoSTPixels=[];var e=setInterval((function(){"undefined"!=typeof __ez&&"undefined"!=typeof __ezDotData&&"undefined"!=typeof ezslots&&window.ezslots_raw.length>0&&(window.ezoSTPixelFire(),clearInterval(e))}),250);window.ezoSTPixelAdd=function(e,t,i){window.ezoSTPixels.push({id:e,name:t,value:i}),window.ezoSTPixelFire()},window.ezoGetSlotById=function(e){var t=e.split("div-gpt-ad-")[1].split("-",3).join("-");for(s in window.ezslots_raw)if(window.ezslots_raw[s].tap.includes(t))return window.ezslots_raw[s]},window.ezoGetSlotNum=function(e){if(void 0!==window.ezslots&&0!=window.ezslots)for(var t=0;t<window.ezslots.length;t++){var i=window[ezslots[t]];if(void 0!==i){var o=i.getSlotElementId();if(void 0!==o&&o==e)return ezslots[t]}}},window.ezoSTPixelFire=function(){if("undefined"!=typeof __ez&&"undefined"!=typeof __ezDotData&&"undefined"!=typeof ezslots)for(;window.ezoSTPixels.length>0;){var e=window.ezoSTPixels.shift(),t=window.ezoGetSlotById(e.id);if(void 0===t){var i;if(i=void 0!==__ez.fads?__ez.fads.initslots[e.id]:__ez_fad_initslot[e.id],void 0===googletag.defineSlot)return void window.ezoSTPixels.push(e);if(i(1),void 0===(t=window.ezoGetSlotById(e.id)))return void window.ezoSTPixels.push(e)}var o=[{type:"impression",impression_id:t.eid,domain_id:window.did.toString(),unit:e.id,t_epoch:__ez.dot.getEpoch(0),ad_position:parseInt(t.ap),country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:1,data:__ez.dot.dataToStr([new __ezDotData(e.name,e.value.toString())]),is_orig:0}],d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig=0&sts="+btoa(JSON.stringify(o));__ez.dot.Fire(d)}}}();</script>
<script>!function(){var e=setInterval((function(){var t=document.querySelectorAll('[id^="outbrain_widget_"]');0!==t.length&&(function(e){e.forEach((function(e){if(e.parentElement.hasAttribute("data-ez-name")){var t=e.parentElement.attributes["data-ez-name"].value;new IntersectionObserver((function(e,i){e[0].isIntersecting&&(n({unit:t,name:"viewed"}),i.disconnect())}),{threshold:[1]}).observe(e);var i=e.attributes["data-widget-id"].value;window.OBREvents=window.OBREvents||[],OBREvents.push({event:"widgetDataReturned",widgetId:i,func:function(){n({unit:t,name:"loaded"})}})}}))}(t),clearInterval(e))}),250),t=[],i=setInterval((function(){"undefined"!=typeof __ez&&"undefined"!=typeof _ezim_d&&"undefined"!=typeof __ezDotData&&(d(),clearInterval(i))}),2500);function n(e){t.push(e),d()}function d(){var e,i;if(0!==t.length&&"undefined"!=typeof __ez&&"undefined"!=typeof _ezim_d&&"undefined"!=typeof __ezDotData)for(;t.length>0;){var n=t.shift(),d=(e=n.unit,i=n.name,[{type:"impression",impression_id:_ezim_d[e].full_id.split("/")[2],domain_id:window.did.toString(),unit:e,t_epoch:__ez.dot.getEpoch(0),ad_position:_ezim_d[e].position_id,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:2,data:__ez.dot.dataToStr([new __ezDotData(i,"1")]),is_orig:0}]),o=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&sts="+btoa(JSON.stringify(d));void 0!==window.ezWp&&ezWp&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("visit_uuid")&&(o+="&visit_uuid="+window.visit_uuid),__ez.dot.Fire(o)}}}();</script>
<script>window.ezhbopt=true;</script>
<script>window.ezpbCache=true;</script>
<link href="//ad.doubleclick.net" rel="dns-prefetch">
<link href="//pagead2.googlesyndication.com" rel="dns-prefetch">
<link href="//googleads.g.doubleclick.net" rel="dns-prefetch">
<link href="//tpc.googlesyndication.com" rel="dns-prefetch">
<link href="//adservice.google.com" rel="dns-prefetch">
<link href="//secureads.g.doubleclick.net" rel="dns-prefetch">
<link href="//www.googletagservices.com" rel="dns-prefetch">
<link rel='preload' as='script' href='//securepubads.g.doubleclick.net/tag/js/gpt.js'>
<link rel='preload' as='script' href='//go.ezodn.com/hb/dall.js?b=ix,pubmatic,rubicon&cb=195-3-50' onerror="window.ezDallErr=true">
<link rel='preload' as='script' href='/porpoiseant/fads.js?gcb=195-3&cb=6'>
<script type="text/javascript">
	var __banger_pmp_deals=function(){var d={17:{"DealId":17,"Floor":160},18:{"DealId":18,"Floor":25},19:{"DealId":19,"Floor":100},20:{"DealId":20,"Floor":300},1428:{"DealId":1428,"Floor":25},2310:{"DealId":2310,"Floor":400},2351:{"DealId":2351,"Floor":155},2526:{"DealId":2526,"Floor":300},2527:{"DealId":2527,"Floor":300},2610:{"DealId":2610,"Floor":125},2688:{"DealId":2688,"Floor":100},2693:{"DealId":2693,"Floor":50},2761:{"DealId":2761,"Floor":200},2763:{"DealId":2763,"Floor":250},2764:{"DealId":2764,"Floor":325},2765:{"DealId":2765,"Floor":400},3044:{"DealId":3044,"Floor":175},3045:{"DealId":3045,"Floor":75},3052:{"DealId":3052,"Floor":20},3053:{"DealId":3053,"Floor":37},3154:{"DealId":3154,"Floor":275},3455:{"DealId":3455,"Floor":475},3456:{"DealId":3456,"Floor":525},3684:{"DealId":3684,"Floor":375},3856:{"DealId":3856,"Floor":15},4184:{"DealId":4184,"Floor":425},4276:{"DealId":4276,"Floor":65},7:{"DealId":7,"Floor":150},8:{"DealId":8,"Floor":200},9:{"DealId":9,"Floor":300},10:{"DealId":10,"Floor":400},11:{"DealId":11,"Floor":500},835:{"DealId":835,"Floor":200},3054:{"DealId":3054,"Floor":555},3457:{"DealId":3457,"Floor":600},12:{"DealId":12,"Floor":600},3682:{"DealId":3682,"Floor":650},4185:{"DealId":4185,"Floor":700},13:{"DealId":13,"Floor":700}};return[{"SlotName":"/1254144,21625046521/wikichip_org-box-2","Deals":[d[17],d[18],d[19],d[20],d[1428],d[2310],d[2351],d[2526],d[2527],d[2610],d[2688],d[2693],d[2761],d[2763],d[2764],d[2765],d[3044],d[3045],d[3052],d[3053],d[3154],d[3455],d[3456],d[3684],d[3856],d[4184],d[4276],d[7],d[8],d[9],d[10],d[11],d[835]]},{"SlotName":"/1254144,21625046521/wikichip_org-medrectangle-1","Deals":[d[17],d[18],d[19],d[20],d[1428],d[2310],d[2351],d[2526],d[2527],d[2610],d[2688],d[2693],d[2761],d[2763],d[2764],d[2765],d[3044],d[3045],d[3052],d[3053],d[3054],d[3154],d[3455],d[3456],d[3457],d[3684],d[3856],d[4184],d[4276],d[7],d[8],d[9],d[10],d[11],d[12],d[835]]},{"SlotName":"/1254144,21625046521/wikichip_org-box-3","Deals":[d[17],d[18],d[19],d[20],d[1428],d[2310],d[2351],d[2526],d[2527],d[2610],d[2688],d[2693],d[2761],d[2763],d[2764],d[2765],d[3044],d[3045],d[3052],d[3053],d[3154],d[3455],d[3456],d[3684],d[3856],d[4184],d[4276],d[7],d[8],d[9],d[10],d[11],d[835]]},{"SlotName":"/1254144,21625046521/wikichip_org-large-mobile-banner-1","Deals":[d[17],d[18],d[19],d[20],d[1428],d[2310],d[2351],d[2526],d[2527],d[2610],d[2688],d[2693],d[2761],d[2763],d[2764],d[2765],d[3044],d[3045],d[3052],d[3053],d[3054],d[3154],d[3455],d[3456],d[3457],d[3682],d[3684],d[3856],d[4184],d[4185],d[4276],d[7],d[8],d[9],d[10],d[11],d[12],d[13],d[835]]}]}();
</script>
<script type='text/javascript'>_ebcids=[138231308856,138231308940,138231308949,138231387842,138231421744,138231421759,138231421774,138231421783,138231421789,138231421792,138242067587,138242067590,138242067602,138242067605,138242067608,138242067614,138242229406,138242229415,138242229421,138242229430];</script>
<script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>ezobv=170;</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>__ez.fads=window.__ez.fads||{cmd:[],initslots:{},kvStore:{},divs:[[],[],[],[],[],[],[]],divsd:[],fadcount:0};var ez_ad_units=[];var ezslots=[];var ezrpos=[];var ezsrqt={};var __ez_fad_haspo=false;var __ez_fad_hascp=false;if(typeof PerformanceObserver!='undefined'&&typeof PerformanceObserver.supportedEntryTypes!='undefined'){if(PerformanceObserver.supportedEntryTypes.indexOf('largest-contentful-paint')>-1){__ez_fad_haspo=true;}}
try{var __ez_fad_po=new PerformanceObserver((entryList)=>{window.__ez_fad_hascp=true;__ez.fads.cmd.push(function(){__ez.fads.__ez_fad_hascp=true;});});__ez_fad_po.observe({type:'largest-contentful-paint',buffered:true});}catch(e){}
var __ez_fad_floatshowd=false;__ez.fads.__ez_fad_floatshow=function(d){if(__ez_fad_floatshowd===true||typeof __ez_fad_floating==='undefined'){return;}
__ez_fad_floatshowd=true;var e=document.getElementById('ezmobfooter');if(e!=null){e.classList.add('ezmobtrans');}else{head=document.head||document.getElementsByTagName('head')[0],style=document.createElement('style');head.appendChild(style);var css="body > #ezmobfooter{bottom:0px;visibility:visible;}";style.type='text/css';if(style.styleSheet){style.styleSheet.cssText=css;}else{style.appendChild(document.createTextNode(css));}}
googletag.cmd.push(function(){for(var i=0;i<__ez_fad_floating.length;i++){var s=__ez.fads.initslots[__ez_fad_floating[i]](null);googletag.display(__ez_fad_floating[i]);if(typeof window.adjustHbValues==='function'){window.adjustHbValues(window[s]);}
googletag.pubads().refresh([window[s]]);}});};function __ez_fad_csnt(){return document.cookie.indexOf('ezCMPCookieConsent')!==-1||typeof __ez_conestreq=='undefined';}
function __ez_fad_rdy(){var h=document.documentElement.scrollHeight;var vh=window.innerHeight||Math.max(document.documentElement.clientHeight,document.body.clientHeight);if(document.body!==null&&(__ez_fad_haspo===false&&h>vh||__ez_fad_hascp||document.readyState==='complete')){return true;}}
function __ez_fad_position(id){if(__ez.fads.loaded){__ez.fads.cmd.push(function(){__ez.fads.__ez_fad_position(id);});return;}
__ez.fads.fadcount++;var did=document.getElementById(id);if(did===null){return;}
var rect=did.getBoundingClientRect();var vs=window.scrollY||document.body.scrollTop||document.documentElement.scrollTop;var vh=vs+window.screen.height;var vw=window.innerWidth||document.documentElement.clientWidth||document.body.clientWidth;var vh=window.innerHeight||Math.max(document.documentElement.clientHeight,document.body.clientHeight);if(rect.top>=vh){__ez.fads.cmd.push(function(){__ez.fads.__ez_fad_position(id);});return;}
__ez.fads.divs[0].push(id);__ez.fads.divsd.push(id);if(!__ez_fad_csnt()||!__ez_fad_rdy()){setTimeout(function(){__ez_fad_display(id);},50);return;}
__ez_fad_display(id);}
function __ez_fad_display(id){if(!__ez_fad_csnt()||!__ez_fad_rdy()){setTimeout(function(){__ez_fad_display(id);},50);return;}
__ez_fad_gpt();if(__ez_fad_floating.indexOf(id)!==-1){setTimeout(__ez.fads.__ez_fad_floatshow,0);return;}
googletag.cmd.push(function(){var sn=__ez.fads.initslots[id](0);if(!sn){return;}
var s=window[sn];googletag.display(id);if(typeof window.ezasBuild==='function'){if(window.ezasBuild(s)){return;}}
if(typeof window.adjustHbValues==='function'){window.adjustHbValues(s);}
googletag.pubads().refresh([s]);});}
function ezSetTargetingFromMap(slot,obj){if(typeof slot==='undefined'){return;}
for(var key in obj){if(!obj.hasOwnProperty(key)){continue;}
slot.setTargeting(key,obj[key]);}}
function ezSetSlotTargeting(divid,key,value){var slot=ezGetSlotById(divid);if(slot){slot.setTargeting(key,value);}else{if(typeof __ez.fads.kvStore[divid]=='undefined'){__ez.fads.kvStore[divid]={};}
__ez.fads.kvStore[divid][key]=value;}}
function ezGetSlotById(id){if(typeof window.ezslots==='undefined'||window.ezslots==0){return;}
for(var i=0;i<window.ezslots.length;i++){var slot=window[ezslots[i]];if(typeof slot==='undefined'){continue;}
var slotId=slot.getSlotElementId();if(typeof slotId!=='undefined'&&slotId==id){return slot;}}}
function __ez_close_anchor(){googletag.cmd.push(function(slot){for(var i=0;i<window.ezslots.length;i++){var slot=window[ezslots[i]];if(typeof slot==='undefined'){continue;}
var alS=slot.getTargeting('al')[0]%1000;if(alS==5){googletag.destroySlots([slot]);}}
if(typeof window.ezdomain!=='undefined'){var d=new Date();d.setTime(d.getTime()+(2*60*60*1000));var expires="expires="+d.toGMTString();let cookie="ez_anchor_closed=true;domain=."+ezdomain+';'+expires+"; path=/";document.cookie=cookie;}
if(typeof(__ez_set_outstream_floor)!=='undefined'){__ez_set_outstream_floor(0);}
var anchor=document.getElementById('ezmobfooter');if(!anchor){return;}
anchor.innerHTML='';var styleElement=document.getElementById('ezoicCSS');if(!styleElement){return;}
var cert=document.getElementById('ezoic-certification-fixed');if(cert){cert.style.bottom='15px';}
var styles=styleElement.sheet?styleElement.sheet:styleElement.styleSheet;for(var i=0;i<styles.cssRules.length;i++){var rules=styles.cssRules[i];if(rules.selectorText==='body'&&rules.style.height==='auto'&&(rules.style.paddingTop!==''||rules.style.paddingBottom!=='')){styles.deleteRule(i);}}});}</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.isEZABL=false;window.ezmadspc=300;window.ezoViewCheck=false;</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.ezDisableInitialLoad=false;</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.googletag=window.googletag||{};googletag.cmd=googletag.cmd||[];</script><script data-ezscrex="false" data-cfasync="false" data-pagespeed-no-defer type='text/javascript'>window.ezogetbrkey = function(s){ var k = 'br1';var k2 = 'eb_br';if(window.ezogtk == ""){k='br1u';k2='eb_bru';}else if(window.ezogtk != "NT"){k='br1t';k2='eb_brt';} s.setTargeting('br1', s.getTargeting(k));s.setTargeting('eb_br', s.getTargeting(k2));};googletag.cmd.push(function() {googletag.pubads().enableSingleRequest();googletag.pubads().addEventListener('slotRenderEnded', function(event) { __ez.queue.addFunc("ezbanger", "ezbanger", event, false, ['banger.js'], true, true, false, true); });googletag.pubads().addEventListener('impressionViewable', function(event) { __ez.queue.addFunc("ezvb", "ezvb", event, false, ['banger.js'], true, true, false, true); });googletag.pubads().addEventListener('slotResponseReceived', function(event) { __ez.queue.addFunc("ezsr", "ezsr", event, false, ['banger.js'], true, true, false, true); });googletag.pubads().addEventListener('slotRequested', function(e) { window.ezsrqt[e.slot.getSlotElementId()] = Date.now();});googletag.pubads().disableInitialLoad();googletag.pubads().enableLazyLoad({fetchMarginPercent: 400, renderMarginPercent: 225, mobileScaling: 2.0});googletag.enableServices();});window.ezoll = false;window.ezoadxnc = '1254144';window.ezoadhb = '750';var ezaxmns={};var ezaucmns={};

		var __ez_fad_floating = [];
		var __ez_fad_gptd = __ez_fad_gptd || false;var __ez_fad_ezpbinitd = false;var __ez_fad_pbt = setTimeout(function(){__ez_fad_pb();},5000);function __ez_fad_gpt(){if(__ez_fad_gptd == false){__ez_fad_gptd=true;!function(){var t=document.createElement("script");t.async=!0,t.type="text/javascript";var e="https:"==document.location.protocol;t.src=(e?"https:":"http:")+"//securepubads.g.doubleclick.net/tag/js/gpt.js";var c=document.getElementsByTagName("script")[0];c.parentNode.insertBefore(t,c)}();}}function __ez_fad_pb(){if(__ez_fad_ezpbinitd==false && typeof __ez_fad_ezpbinit == 'function'){__ez_fad_ezpbinitd = true;__ez_fad_ezpbinit()}};
		
	function __ez_init_slot(bvr, did, slotNum, defineFunc) {
		googletag.cmd.push(function() {
			defineFunc();
			ezrpos[slotNum]=slotNum;
			ezslots.push("ezslot_" + slotNum);
			if(__ez.fads.kvStore[did] !== 'undefined') {
				for (var name in __ez.fads.kvStore[did]) {
					if (!__ez.fads.kvStore.hasOwnProperty(name)) {
						ezSetSlotTargeting(did, name, __ez.fads.kvStore[did][name]);
					}
				}
				__ez.fads.kvStore[did] = {};
			}
		});return "ezslot_" + slotNum;
	}
__ez.fads.initslots['div-gpt-ad-wikichip_org-medrectangle-1-0'] = function(bvr){
				var defScript = function() {ezslot_3 = googletag.defineSlot('/1254144,21625046521/wikichip_org-medrectangle-1',[[580,400],[320,50],[200,200],[970,250],[234,60],[970,90],[180,150],[728,90],[300,250],[250,250],[468,60],[320,100],[120,240],[125,125],['fluid']],'div-gpt-ad-wikichip_org-medrectangle-1-0').addService(googletag.pubads()).setCollapseEmptyDiv(false);var ezslot_3_raw = {'a':'1','iid1':'963267534078677','eid':'963267534078677','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1127','sap':'1127','a':'|0|','as':'revenue','plat':'1','bra':'mod1-c','ic':'1','at':'mbf','adr':'399','ezosn':'3','reft':'n','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'4','al':'1004','compid':'0','tap':'wikichip_org-medrectangle-1-963267534078677','eb_br':'45a351e981f435b4c20fafca8a5d741c','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'23','bvm':'0','bvr':'3','shp':'1','ftsn':'12','ftsng':'12','acptad':'1','br1':'600','br2':'300','ezoic':'1','nmau':'0','mau':'0','stl':[179,25,162,27,144,122,178,20,26,156,143,31,901,902,903],'deal1':[21,22,23,24,25,26,27,815,817,899,919,2339,3430,3458,3460,3682,3683,3933,4185,4186,3676,3676,774,13,14,15,16,3161],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_3_raw);ezSetTargetingFromMap(ezslot_3,ezslot_3_raw);};
				return __ez_init_slot(bvr,'div-gpt-ad-wikichip_org-medrectangle-1-0',3, defScript);
			};__ez.fads.initslots['div-gpt-ad-wikichip_org-box-2-0'] = function(bvr){
				var defScript = function() {ezslot_1 = googletag.defineSlot('/1254144,21625046521/wikichip_org-box-2',[728,90],'div-gpt-ad-wikichip_org-box-2-0').addService(googletag.pubads()).setCollapseEmptyDiv(false);var ezslot_1_raw = {'a':'1','iid1':'5949002794001345','eid':'5949002794001345','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1138','sap':'1138','a':'|0|','as':'revenue','plat':'1','bra':'mod1-c','ic':'1','at':'mbf','adr':'399','ezosn':'1','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'1','al':'1001','compid':'0','tap':'wikichip_org-box-2-5949002794001345','eb_br':'26dfa00588543c52511429ade391f561','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'4','bvm':'0','bvr':'4','shp':'1','ftsn':'12','ftsng':'12','acptad':'1','br1':'550','br2':'280','ezoic':'1','nmau':'0','mau':'0','stl':[77,14,0,4,0,168,132,0,26,209,187,0,901,182,901,902,903],'deal1':[21,22,23,24,25,26,27,28,29,30,760,761,813,814,815,816,817,818,819,899,917,918,919,2339,3054,3430,3457,3458,3460,3682,3683,3933,4185,4186,3676,3676,774,12,13,14,15,16,3161],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_1_raw);ezSetTargetingFromMap(ezslot_1,ezslot_1_raw);};
				return __ez_init_slot(bvr,'div-gpt-ad-wikichip_org-box-2-0',1, defScript);
			};__ez.fads.initslots['div-gpt-ad-wikichip_org-large-mobile-banner-1-0'] = function(bvr){
				var defScript = function() {ezslot_2 = googletag.defineSlot('/1254144,21625046521/wikichip_org-large-mobile-banner-1',[300,250],'div-gpt-ad-wikichip_org-large-mobile-banner-1-0').addService(googletag.pubads()).setCollapseEmptyDiv(false);var ezslot_2_raw = {'a':'1','iid1':'8341147146038510','eid':'8341147146038510','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1192','sap':'1192','a':'|0|','as':'revenue','plat':'1','bra':'mod1-c','ic':'1','at':'mbf','adr':'399','ezosn':'2','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'722','al':'1722','compid':'0','tap':'wikichip_org-large-mobile-banner-1-8341147146038510','eb_br':'6ac330e431a70c7d8ce9fb95aee95c72','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'17','bvm':'0','bvr':'7','shp':'3','ftsn':'12','ftsng':'12','br1':'750','br2':'400','ezoic':'1','nmau':'0','mau':'0','stl':[39,25,28,27,144,131,0,20,71,0,0,0,124,137,901,902,903],'deal1':[21,22,23,24,25,26,27,28,29,30,760,761,813,815,816,817,818,819,899,917,918,919,2339,3430,3458,3460,3683,3933,4186,3676,3676,774,14,15,16,3161],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_2_raw);ezSetTargetingFromMap(ezslot_2,ezslot_2_raw);};
				return __ez_init_slot(bvr,'div-gpt-ad-wikichip_org-large-mobile-banner-1-0',2, defScript);
			};__ez.fads.initslots['div-gpt-ad-wikichip_org-box-3-0'] = function(bvr){
				var defScript = function() {ezslot_0 = googletag.defineSlot('/1254144,21625046521/wikichip_org-box-3',[300,250],'div-gpt-ad-wikichip_org-box-3-0').addService(googletag.pubads()).setCollapseEmptyDiv(false);var ezslot_0_raw = {'a':'1','iid1':'2377934130053410','eid':'2377934130053410','t':'134','d':'86609','t1':'134','pvc':'0','ap':'1170','sap':'1170','a':'|0|','as':'revenue','plat':'1','bra':'mod1-c','ic':'1','at':'mbf','adr':'399','ezosn':'0','reft':'tf','refs':'30','ga':'2497208','gala':'','rid':'99998','pt':'2','al':'1002','compid':'0','tap':'wikichip_org-box-3-2377934130053410','eb_br':'26dfa00588543c52511429ade391f561','eba':'1','ebss':[10017,10082,10061,10063,11304,11307],'asau':'5322637655','bv':'15','bvm':'0','bvr':'5','shp':'1','ftsn':'12','ftsng':'12','br1':'550','br2':'280','ezoic':'1','nmau':'0','mau':'0','stl':[32,193,0,67,0,193,196,20,71,201,192,31,902,903,901,902,903],'deal1':[21,22,23,24,25,26,27,28,29,30,760,761,813,815,816,817,818,819,893,899,903,917,918,919,2339,3054,3430,3457,3458,3460,3682,3683,3915,3919,3933,4185,4186,3676,3676,774,12,13,14,15,16,3161],'ax_ssid':'10082'}; window.ezslots_raw.push( ezslot_0_raw);ezSetTargetingFromMap(ezslot_0,ezslot_0_raw);};
				return __ez_init_slot(bvr,'div-gpt-ad-wikichip_org-box-3-0',0, defScript);
			};</script>
<script type="text/javascript">(function(){function storageAvailable(type){var storage;try{storage=window[type];var x='__storage_test__';storage.setItem(x,x);storage.removeItem(x);return true;}
catch(e){return e instanceof DOMException&&(e.code===22||e.code===1014||e.name==='QuotaExceededError'||e.name==='NS_ERROR_DOM_QUOTA_REACHED')&&(storage&&storage.length!==0);}}
function remove_ama_config(){if(storageAvailable('localStorage')){localStorage.removeItem("google_ama_config");}}
remove_ama_config()})()</script>
<script type="text/javascript">var ezoicTestActive = true</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":1,"ad_count_adjustment":2,"ad_lazyload_version":3,"ad_load_version":1,"ad_location_ids":"2,1,722,4","ad_transform_level":0,"adx_ad_count":4,"bidder_method":1,"bidder_version":1,"city":"Beauharnois","country":"CA","days_since_last_visit":-1,"display_ad_count":4,"domain_id":86609,"domain_test_group":20230808,"ds_adsize_opt_id":-1,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"has_bad_image":0,"has_bad_words":0,"iab_category":"","iab_category_0":"596","is_from_recommended_pages":false,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"max_ads":22,"metro_code":0,"optimization_version":1,"page_ad_positions":"1127,1138,1170,1192","page_view_count":0,"page_view_id":"b63c6ac1-614f-4e72-551a-2c125120640d","position_selection_id":46,"postal_code":"J6N","pv_event_count":0,"response_size_orig":100115,"response_time_orig":280,"serverid":"99.79.44.220:14284","state":"QC","sub_page_ad_positions":"1127,1138,1170,1192","t_epoch":1672036181,"template_id":134,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/nec/microarchitectures/sx-aurora","user_id":0,"word_count":3058,"worst_bad_word_level":0};var _ezim_d = {"wikichip_org-box-2":{"adsense_stat_source_id":5,"adx_ad_count":4,"adx_stat_source_id":35,"full_id":"wikichip_org-box-2/2022-12-26/5949002794001345","height":"90","position_id":1138,"sub_position_id":1138,"width":"728"},"wikichip_org-box-3":{"adsense_stat_source_id":5,"adx_ad_count":4,"adx_stat_source_id":35,"full_id":"wikichip_org-box-3/2022-12-26/2377934130053410","height":"250","position_id":1170,"sub_position_id":1170,"width":"300"},"wikichip_org-large-mobile-banner-1":{"adsense_stat_source_id":5,"adx_ad_count":4,"adx_stat_source_id":35,"full_id":"wikichip_org-large-mobile-banner-1/2022-12-26/8341147146038510","height":"250","position_id":1192,"sub_position_id":1192,"width":"300"},"wikichip_org-medrectangle-1":{"adsense_stat_source_id":5,"adx_ad_count":4,"adx_stat_source_id":35,"full_id":"wikichip_org-medrectangle-1/2022-12-26/963267534078677","height":"400","position_id":1127,"sub_position_id":1127,"width":"580"}};var _ezat = {"domain_id":86609,"form_factor_id":1,"framework_id":1,"pageview_date":"2022-12-26","pageview_id":"b63c6ac1-614f-4e72-551a-2c125120640d","template_id":134,"url":"https://en.wikichip.org/wiki/nec/microarchitectures/sx-aurora","visit_uuid":"a3d51c47-662a-45f5-71b7-61b65b962272"};</script><script data-ezscrex="false" data-pagespeed-no-defer data-cfasync="false" type="text/javascript">__ez.queue.addFile('banger.js', '/porpoiseant/banger.js?cb=195-3&bv=170&v=71&PageSpeed=off', true, [], true, false, false, true);</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer></script>

<title>SX-Aurora - Microarchitectures - NEC - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"nec/microarchitectures/sx-aurora","wgTitle":"nec/microarchitectures/sx-aurora","wgCurRevisionId":97019,"wgRevisionId":97019,"wgArticleId":31980,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["vpu microarchitectures by nec","microarchitectures by nec","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"nec/microarchitectures/sx-aurora","wgRelevantArticleId":31980,"wgRequestId":"4d500ec828813ed12a05ad66","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","mediawiki.page.gallery.styles":"ready","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.page.gallery.styles%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="nec/microarchitectures/sx-aurora" href="/w/index.php?title=Special:ExportRDF/nec/microarchitectures/sx-aurora&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/7/7f/sx-aurora_overview.svg/350px-sx-aurora_overview.svg.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/7/7f/sx-aurora_overview.svg/350px-sx-aurora_overview.svg.png"/>
<meta property="og:title" content="SX-Aurora - Microarchitectures - NEC - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="SX-Aurora is the successor to the SX-ACE, a 16 nm vector processor microarchitecture designed by NEC and introduced in 2018."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<style id='ezoicCSS'>.ezoic-at-0{margin-bottom:15px !important;margin-left:0px !important;line-height:0px;margin-right:0px !important;max-width:100% !important;margin-top:15px !important;min-height:250px;padding:0;}
.ezoic-ad.box-3170{min-width:300px;float:none !important;display:block !important;text-align:left !important;}
.ezoic-ad.large-mobile-banner-1192{display:block !important;text-align:right !important;min-width:300px;float:right !important;}
.ezoic-ad.medrectangle-1127{text-align:center !important;display:block !important;margin-right:auto !important;margin-left:auto !important;min-width:970px;float:none !important;}
.ezoic-ad.box-2138{float:right !important;margin-top:10px !important;margin-bottom:10px !important;display:inline-block;min-width:728px;min-height:90px;}
.ezoic-ad{display:inline-block;border:0px;}.ezoic-ad>div>iframe{margin:0px!important;padding:0px!important;}
.ezoic-floating-bottom { display: none!important; }</style><script type="text/javascript">var ezouid = "1";</script><base href="https://en.wikichip.org/wiki/nec/microarchitectures/sx-aurora"><script type='text/javascript'>
var ezoTemplate = 'pub_site';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["b63c6ac1-614f-4e72-551a-2c125120640d", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script>
<script type="text/javascript">var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addFile('/detroitchicago/cmbv2.js', '/detroitchicago/cmbv2.js?gcb=195-3&cb=04-3y02-8y06-13y07-2y0b-6y0d-21y13-4y17-5y1c-y22-3y30-4y5a-2y65-1&cmbcb=117&sj=x04x02x06x07x0bx0dx13x17x1cx22x30x5ax65', true, [], true, false, true, false);</script>
<script type="text/javascript" defer>__ez.queue.addFile('/detroitchicago/cmbdv2.js', '/detroitchicago/cmbdv2.js?gcb=195-3&cb=03-8y0c-6y18-5&cmbcb=117&sj=x03x0cx18', true, ['/detroitchicago/cmbv2.js'], true, false, true, false);</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-nec_microarchitectures_sx-aurora rootpage-nec skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<span id="ezoic-pub-ad-placeholder-138"></span><span class="ezoic-ad ezoic-at-0 box-2 box-2138 adtester-container adtester-container-138" data-ez-name="wikichip_org-box-2"><span id="div-gpt-ad-wikichip_org-box-2-0" ezaw="728" ezah="90" style="position:relative;z-index:0;display:inline-block;padding:0;min-height:90px;min-width:728px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">if(typeof ez_ad_units != 'undefined'){ez_ad_units.push([[728,90],'wikichip_org-box-2','ezslot_1',138,'0','0'])};__ez_fad_position('div-gpt-ad-wikichip_org-box-2-0');</script></span></span>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/nec/microarchitectures/sx-aurora">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:nec/microarchitectures/sx-aurora"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=nec%2Fmicroarchitectures%2Fsx-aurora"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/nec/microarchitectures/sx-aurora"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/nec/microarchitectures/sx-aurora"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;oldid=97019"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:nec-2Fmicroarchitectures-2Fsx-2Daurora"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    SX-Aurora - Microarchitectures - NEC    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/nec" title="nec">nec</a></span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/nec/microarchitectures/sx-aurora" title="Special:FormEdit/microarchitecture/nec/microarchitectures/sx-aurora"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">SX-Aurora µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">VPU</td></tr><tr><td class="label">Designer</td><td class="value">NEC</td></tr><tr><td class="label">Manufacturer</td><td class="value">TSMC</td></tr><tr><td class="label">Introduction</td><td class="value">2018</td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar, Pipelined</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">8</td></tr><tr><td class="label">Decode</td><td class="value">4-way</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">32 KiB/core</td></tr><tr><td class="label">L1D Cache</td><td class="value">32 KiB/core</td></tr><tr><td class="label">L2 Cache</td><td class="value">256 KiB/core</td></tr><tr><td class="label">L3 Cache</td><td class="value">16 MiB/chip</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a></div></div><div style="display: inline-flex; float: right;"></div></td></tr></tbody></table>
<p><b>SX-Aurora</b> is the successor to the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a>, a <a href="/wiki/16_nm" class="mw-redirect" title="16 nm">16 nm</a> <a href="/w/index.php?title=vector_processor&amp;action=edit&amp;redlink=1" class="new" title="vector processor (page does not exist)">vector processor</a> microarchitecture designed by <a href="/wiki/NEC" class="mw-redirect" title="NEC">NEC</a> and introduced in <a href="/wiki/2018" title="2018">2018</a>.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Architecture"><span class="tocnumber">2</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Key_changes_from_SX-ACE"><span class="tocnumber">2.1</span> <span class="toctext">Key changes from SX-ACE</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="#Block_Diagram"><span class="tocnumber">3</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Entire_SoC"><span class="tocnumber">3.1</span> <span class="toctext">Entire SoC</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Vector_core"><span class="tocnumber">3.2</span> <span class="toctext">Vector core</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#Memory_Hierarchy"><span class="tocnumber">4</span> <span class="toctext">Memory Hierarchy</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#Overview"><span class="tocnumber">5</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#Vector_core_2"><span class="tocnumber">6</span> <span class="toctext">Vector core</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#Scalar_processing_unit"><span class="tocnumber">6.1</span> <span class="toctext">Scalar processing unit</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Front-end"><span class="tocnumber">6.1.1</span> <span class="toctext">Front-end</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Back_end"><span class="tocnumber">6.1.2</span> <span class="toctext">Back end</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-13"><a href="#Vector_processing_unit"><span class="tocnumber">6.2</span> <span class="toctext">Vector processing unit</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Memory_subsystem"><span class="tocnumber">7</span> <span class="toctext">Memory subsystem</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#B.2FFLOP"><span class="tocnumber">7.1</span> <span class="toctext">B/FLOP</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#Mesh_interconnect"><span class="tocnumber">8</span> <span class="toctext">Mesh interconnect</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#NUMA_Mode"><span class="tocnumber">9</span> <span class="toctext">NUMA Mode</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Package"><span class="tocnumber">10</span> <span class="toctext">Package</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#All_SX-Aurora_Chips"><span class="tocnumber">11</span> <span class="toctext">All SX-Aurora Chips</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#Vector_engine_.28VE.29_card"><span class="tocnumber">12</span> <span class="toctext">Vector engine (VE) card</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="#Die"><span class="tocnumber">13</span> <span class="toctext">Die</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#Bibliography"><span class="tocnumber">14</span> <span class="toctext">Bibliography</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-170" class="ezoic-adpicker-ad"></span><span class="ezoic-ad ezoic-at-0 box-3 box-3170 adtester-container adtester-container-170" data-ez-name="wikichip_org-box-3"><span id="div-gpt-ad-wikichip_org-box-3-0" ezaw="300" ezah="250" style="position:relative;z-index:0;display:inline-block;padding:0;min-height:250px;min-width:300px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">if(typeof ez_ad_units != 'undefined'){ez_ad_units.push([[300,250],'wikichip_org-box-3','ezslot_0',170,'0','0'])};__ez_fad_position('div-gpt-ad-wikichip_org-box-3-0');</script></span></span>
<p>The SX-Aurora is the successor to the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a>, a series of vector processors that NEC has been developing since the early 1980s. NEC first announced the SX-Aurora TSUBASA product line on October 26 2017 with a complete lineup that ranges from a workstation featuring one vector engine (VE) card to a full supercomputer with 64 VEs. NEC disclosed the architecture of the chip at Hot Chips 30 in August 2018.
</p>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=2" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Key_changes_from_SX-ACE">Key changes from <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=3" title="Edit section: Key changes from SX-ACE">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/Accelerator" class="mw-redirect" title="Accelerator">Accelerator</a> architecture (From self-hosted)
<ul><li> Relies on an <a href="/wiki/x86" title="x86">x86</a> host</li></ul></li>
<li> <a href="/wiki/16_nm_process" class="mw-redirect" title="16 nm process">16 nm process</a> (from <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28 nm</a>)</li>
<li> 1.6x frequency (1.6 GHz, up from 1 GHz)</li>
<li> 2x vector cores (8, up from 4)</li>
<li> Vector core
<ul><li> 1.5x FMAs EUs (3, up from 2)</li>
<li> 2x VPPs (32, up from 16)</li>
<li> 3x <a href="/wiki/FLOPs" class="mw-redirect" title="FLOPs">FLOPs</a>/cycle (192 FLOPs/cycle, up from 64 FLOPs/cycle)</li></ul></li>
<li> Memory
<ul><li> Removed assignable data buffer (ADB)
<ul><li> Added 2 MiB L3 <a href="/wiki/LLC" class="mw-redirect mw-disambig" title="LLC">LLC</a> slice per core</li></ul></li>
<li> 6x <a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a> (from 12x <a href="/w/index.php?title=DDR3&amp;action=edit&amp;redlink=1" class="new" title="DDR3 (page does not exist)">DDR3</a>)
<ul><li> 4.7x memory bandwidth (1.2 TB/s, up from 256 GB/s)</li></ul></li></ul></li></ul>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit">expanding it</a>.</i>
</p><span id="ezoic-pub-ad-placeholder-160" class="ezoic-adpicker-ad"></span>
<h2><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=4" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-192" class="ezoic-adpicker-ad"></span><span class="ezoic-ad ezoic-at-0 large-mobile-banner-1 large-mobile-banner-1192 adtester-container adtester-container-192" data-ez-name="wikichip_org-large-mobile-banner-1"><span id="div-gpt-ad-wikichip_org-large-mobile-banner-1-0" ezaw="300" ezah="250" style="position:relative;z-index:0;display:inline-block;padding:0;min-height:250px;min-width:300px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">if(typeof ez_ad_units != 'undefined'){ez_ad_units.push([[300,250],'wikichip_org-large-mobile-banner-1','ezslot_2',192,'0','0'])};__ez_fad_position('div-gpt-ad-wikichip_org-large-mobile-banner-1-0');</script></span></span>
<h3><span class="mw-headline" id="Entire_SoC">Entire SoC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=5" title="Edit section: Entire SoC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><a href="/wiki/File:sx-aurora_block_diagram.svg" class="image"><img alt="sx-aurora block diagram.svg" src="/w/images/thumb/0/00/sx-aurora_block_diagram.svg/600px-sx-aurora_block_diagram.svg.png" width="600" height="539" srcset="/w/images/thumb/0/00/sx-aurora_block_diagram.svg/900px-sx-aurora_block_diagram.svg.png 1.5x, /w/images/thumb/0/00/sx-aurora_block_diagram.svg/1200px-sx-aurora_block_diagram.svg.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Vector_core">Vector core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=6" title="Edit section: Vector core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><a href="/wiki/File:sx-aurora_vector_core_block_diagram.svg" class="image"><img alt="sx-aurora vector core block diagram.svg" src="/w/images/thumb/a/a1/sx-aurora_vector_core_block_diagram.svg/700px-sx-aurora_vector_core_block_diagram.svg.png" width="700" height="580" srcset="/w/images/thumb/a/a1/sx-aurora_vector_core_block_diagram.svg/1050px-sx-aurora_vector_core_block_diagram.svg.png 1.5x, /w/images/thumb/a/a1/sx-aurora_vector_core_block_diagram.svg/1400px-sx-aurora_vector_core_block_diagram.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=7" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Vector core
<ul><li> SPU
<ul><li> L1I Cache:
<ul><li> 32 KiB</li></ul></li>
<li> L1D Cache:
<ul><li> 32 KiB</li></ul></li>
<li> L2 Cache:
<ul><li> 256 KiB</li></ul></li></ul></li>
<li> VPU
<ul><li> 120 KiB <a href="/w/index.php?title=load_buffer&amp;action=edit&amp;redlink=1" class="new" title="load buffer (page does not exist)">load buffer</a></li>
<li> 64 KiB <a href="/w/index.php?title=store_buffer&amp;action=edit&amp;redlink=1" class="new" title="store buffer (page does not exist)">store buffer</a></li></ul></li></ul></li>
<li> L3 Cache/LLC:
<ul><li> 16 MiB
<ul><li> 8 x 2 MiB</li>
<li> <a href="/w/index.php?title=write-back&amp;action=edit&amp;redlink=1" class="new" title="write-back (page does not exist)">write-back</a></li>
<li> inclusive of L1 &amp; L2</li>
<li> 128 banks</li>
<li> 3 TiB/s bandwidth</li></ul></li></ul></li>
<li> System DRAM:
<ul><li> 4Hi / 8Hi <a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a></li>
<li> 6 SDRAM <a href="/w/index.php?title=KGD&amp;action=edit&amp;redlink=1" class="new" title="KGD (page does not exist)">KGD</a> stacks</li>
<li> 1.2 TiB/s</li></ul></li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=8" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:352px;"><a href="/wiki/File:sx-aurora_overview.svg" class="image"><img alt="" src="/w/images/thumb/7/7f/sx-aurora_overview.svg/350px-sx-aurora_overview.svg.png" width="350" height="278" class="wikichip_ogimage thumbimage" srcset="/w/images/thumb/7/7f/sx-aurora_overview.svg/525px-sx-aurora_overview.svg.png 1.5x, /w/images/thumb/7/7f/sx-aurora_overview.svg/700px-sx-aurora_overview.svg.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sx-aurora_overview.svg" class="internal" title="Enlarge"></a></div>Overview of the SX-Aurora</div></div></div>
<p>The SX-Aurora is <a href="/wiki/NEC" class="mw-redirect" title="NEC">NEC</a>&#39;s successor to the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a>, a <a href="/w/index.php?title=vector_processor&amp;action=edit&amp;redlink=1" class="new" title="vector processor (page does not exist)">vector processor</a> designed for <a href="/w/index.php?title=high-performance&amp;action=edit&amp;redlink=1" class="new" title="high-performance (page does not exist)">high-performance</a> scientific/research applications and supercomputers. The SX-Aurora deviates from all prior chips in the kind of markets it&#39;s designed to address. Therefore, NEC made slightly different design choice compared to prior generations of vector processors. In an attempt to broaden their market, NEC extended beyond supercomputers to the conventional server and workstation market. This is done through the use of <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a>-based <a href="/wiki/accelerator_cards" class="mw-redirect" title="accelerator cards">accelerator cards</a>.
</p><p>Moving to an accelerator card is not without its challenges. To keep the high memory bandwidth, and thus high <a href="/wiki/bytes_per_FLOP" class="mw-redirect" title="bytes per FLOP">bytes per FLOP</a>, while moving a smaller <a href="/w/index.php?title=form_factor&amp;action=edit&amp;redlink=1" class="new" title="form factor (page does not exist)">form factor</a>, it was necessary to drop the large amount of DDR memory channels. Instead, NEC opted to utilizing <a href="/wiki/high-bandwidth_memory" title="high-bandwidth memory">high-bandwidth memory</a> on-chip instead. The card itself is designed to communicate with other cards on the system in order to scale up from just a single card for workstation use to a supercomputer with 64 cards per rack.
</p><p>The chip itself consists of eight very <a href="/wiki/big_cores" class="mw-redirect" title="big cores">big cores</a> along with 16 MiB of <a href="/wiki/last_level_cache" title="last level cache">last level cache</a> on a 2-dimensional mesh. Attached to the LLC are the two memory controllers which interface with the six <a href="/wiki/high-bandwidth_memory" title="high-bandwidth memory">high-bandwidth memory</a> sitting on an <a href="/w/index.php?title=interposer&amp;action=edit&amp;redlink=1" class="new" title="interposer (page does not exist)">interposer</a>. Fabricated on <a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a>&#39;s <a href="/wiki/16_nm_process" class="mw-redirect" title="16 nm process">16 nm process</a>, the SX-Aurora operates at up to 1.6 GHz delivering up to 307.2 <a href="/w/index.php?title=gigaFLOPS&amp;action=edit&amp;redlink=1" class="new" title="gigaFLOPS (page does not exist)">gigaFLOPS</a> (<a href="/w/index.php?title=double-precision&amp;action=edit&amp;redlink=1" class="new" title="double-precision (page does not exist)">double-precision</a>) per core for a total of up to 2.45 <a href="/w/index.php?title=teraFLOPS&amp;action=edit&amp;redlink=1" class="new" title="teraFLOPS (page does not exist)">teraFLOPS</a>.
</p>
<h2><span class="mw-headline" id="Vector_core_2">Vector core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=9" title="Edit section: Vector core">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tleft"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:sx-aurora_vector_core_overview.svg" class="image"><img alt="" src="/w/images/thumb/7/78/sx-aurora_vector_core_overview.svg/300px-sx-aurora_vector_core_overview.svg.png" width="300" height="282" class="thumbimage" srcset="/w/images/thumb/7/78/sx-aurora_vector_core_overview.svg/450px-sx-aurora_vector_core_overview.svg.png 1.5x, /w/images/thumb/7/78/sx-aurora_vector_core_overview.svg/600px-sx-aurora_vector_core_overview.svg.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sx-aurora_vector_core_overview.svg" class="internal" title="Enlarge"></a></div>Vector core</div></div></div>
<p>Like <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">its predecessor</a>, the SX-Aurora vector core itself has three main components - the scalar processing unit (SPU), the vector processing unit (VPU), and the memory subsystem. Though all three were enhanced over the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a>, the emphasis was on the VPU and the new <a href="/w/index.php?title=memory_subsystem&amp;action=edit&amp;redlink=1" class="new" title="memory subsystem (page does not exist)">memory subsystem</a>. The majority of the compute capability is in the VPU which can deliver up to 192 <a href="/w/index.php?title=double_precision&amp;action=edit&amp;redlink=1" class="new" title="double precision (page does not exist)">DP</a> <a href="/wiki/FLOPS" class="mw-redirect" title="FLOPS">FLOPS</a> per cycle for up to 307.2 GFLOPS at 1.6 GHz. The VPU is fed by a high-bandwidth mesh capable of 256 B/cycle for a total of up to 410 GB/s for load and store each. The SPU is designed to provide all basic functionalities a typical <a href="/w/index.php?title=CPU&amp;action=edit&amp;redlink=1" class="new" title="CPU (page does not exist)">CPU</a>. Because the SX-Aurora is not a typical offload engine but a self-hosted accelerator, the SPU is designed to deliver high performance to keep pace with the VPU and other operating system-related tasks.
</p><p>The memory subsystem on the SX-Aurora has been greatly enhanced from the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a>. The primary focus of here is to support contiguous vector memory accesses. To that end, in order to feed the vector pipeline, the address generation unit can receive a vector instruction from the SPU in advance in order to calculate the address and disperse the request to the sixteen ports on the mesh network. 16 elements/cycle vector address generation and translation, as well as 17 requests issued/cycle, can be performed. The bandwidth of the crossbars is matched with the bandwidth of the loads and stores at 256 B/cycle for up to 410 GB/s for load and stores each.
</p>
<div style="clear:both;"></div>
<h3><span class="mw-headline" id="Scalar_processing_unit">Scalar processing unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=10" title="Edit section: Scalar processing unit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:202px;"><a href="/wiki/File:sx-aurora-fe.svg" class="image"><img alt="" src="/w/images/thumb/c/c5/sx-aurora-fe.svg/200px-sx-aurora-fe.svg.png" width="200" height="171" class="thumbimage" srcset="/w/images/thumb/c/c5/sx-aurora-fe.svg/300px-sx-aurora-fe.svg.png 1.5x, /w/images/thumb/c/c5/sx-aurora-fe.svg/400px-sx-aurora-fe.svg.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sx-aurora-fe.svg" class="internal" title="Enlarge"></a></div>The scalar processing unit (SPU) is 4-wide.</div></div></div>
<p>Although the majority of the processing is handled by the VPU, the scalar processing unit (SPU) has to have a reasonably high performance in order to act as a host CPU for all the serial workloads including handling all the required operating system tasks. Additionally, the SPU has to provide the VPU with a sufficient stream of operations in order to maintain a high sustained performance as well as to calculate the base memory address for vector accesses.
</p>
<h4><span class="mw-headline" id="Front-end">Front-end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=11" title="Edit section: Front-end">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="thumb tleft"><div class="thumbinner" style="width:202px;"><a href="/wiki/File:sx-aurora_scheduler.svg" class="image"><img alt="" src="/w/images/thumb/7/7e/sx-aurora_scheduler.svg/200px-sx-aurora_scheduler.svg.png" width="200" height="165" class="thumbimage" srcset="/w/images/thumb/7/7e/sx-aurora_scheduler.svg/300px-sx-aurora_scheduler.svg.png 1.5x, /w/images/thumb/7/7e/sx-aurora_scheduler.svg/400px-sx-aurora_scheduler.svg.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sx-aurora_scheduler.svg" class="internal" title="Enlarge"></a></div>Scheduler</div></div></div>
<p>The SPU has 32 KiB of level 1 cache from which it fetches instructions from. The SPU on the SX-Aurora is four wide - capable of fetching and decoding four instructions per cycle. NEC stated that the SPU features a sophisticated <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a> for <a href="/w/index.php?title=hardware_prefetching&amp;action=edit&amp;redlink=1" class="new" title="hardware prefetching (page does not exist)">hardware prefetching</a>, however, they did not delve into any details. The SPU supports out-of-order execution with 8 stages of speculative execution.
</p>
<div style="clear:both;"></div>
<h4><span class="mw-headline" id="Back_end">Back end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=12" title="Edit section: Back end">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="thumb tright"><div class="thumbinner" style="width:352px;"><a href="/wiki/File:sx-aurora_eus.svg" class="image"><img alt="" src="/w/images/thumb/b/bb/sx-aurora_eus.svg/350px-sx-aurora_eus.svg.png" width="350" height="206" class="thumbimage" srcset="/w/images/thumb/b/bb/sx-aurora_eus.svg/525px-sx-aurora_eus.svg.png 1.5x, /w/images/thumb/b/bb/sx-aurora_eus.svg/700px-sx-aurora_eus.svg.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sx-aurora_eus.svg" class="internal" title="Enlarge"></a></div>Execution Ports</div></div></div>
<p>On the back end, the SPU includes a <a href="/w/index.php?title=unified_scheduler&amp;action=edit&amp;redlink=1" class="new" title="unified scheduler (page does not exist)">unified scheduler</a> capable of issuing up to five instructions per cycle. Instructions are issued <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> once dependencies are resolved. The SX-Aurora has five separate execution units - two general <a href="/w/index.php?title=ALUs&amp;action=edit&amp;redlink=1" class="new" title="ALUs (page does not exist)">ALUs</a> for both <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> and <a href="/w/index.php?title=floating-point&amp;action=edit&amp;redlink=1" class="new" title="floating-point (page does not exist)">floating-point</a> pipelines for general scalar arithmetic, a dedicated branch ALU, a single <a href="/w/index.php?title=LSU&amp;action=edit&amp;redlink=1" class="new" title="LSU (page does not exist)">LSU</a> execution unit, and a vector EU. Beyond the typical scalar operations, the SPU is required to calculate the base memory address for the vector accesses. Typically this is done prior to the vector instructions being sent to the VPU in order to ensure that the data is ready by that time. The SPU features a vector coherence control logic which supports high-speed vector memory accesses with up to 16 elements/cycle for vector stores. The SPU can send up to a single instruction to the VPU each cycle which goes to the instruction buffer of the VPU for reodering and scheduling.
</p>
<h3><span class="mw-headline" id="Vector_processing_unit">Vector processing unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=13" title="Edit section: Vector processing unit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:402px;"><a href="/wiki/File:sx-aurora-vpu.svg" class="image"><img alt="" src="/w/images/thumb/7/78/sx-aurora-vpu.svg/400px-sx-aurora-vpu.svg.png" width="400" height="310" class="thumbimage" srcset="/w/images/thumb/7/78/sx-aurora-vpu.svg/600px-sx-aurora-vpu.svg.png 1.5x, /w/images/thumb/7/78/sx-aurora-vpu.svg/800px-sx-aurora-vpu.svg.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sx-aurora-vpu.svg" class="internal" title="Enlarge"></a></div>vector processing unit (VPU) and 32 VPPs</div></div></div>
<p>The bulk of the compute work is done on the vector processing unit (VPU). The VPU has a fairly simple pipeline, though it does employ <a href="/w/index.php?title=out-of-order_scheduling&amp;action=edit&amp;redlink=1" class="new" title="out-of-order scheduling (page does not exist)">out-of-order scheduling</a>. <a href="/w/index.php?title=Instructions&amp;action=edit&amp;redlink=1" class="new" title="Instructions (page does not exist)">Instructions</a> issued by the SPU are sent to the <a href="/w/index.php?title=instruction_buffer&amp;action=edit&amp;redlink=1" class="new" title="instruction buffer (page does not exist)">instruction buffer</a> where they await renaming, reordering, and scheduling. NEC renames the 64 <a href="/w/index.php?title=architectural_registers&amp;action=edit&amp;redlink=1" class="new" title="architectural registers (page does not exist)">architectural vector registers</a> (VRs) onto 256 <a href="/w/index.php?title=physical_registers&amp;action=edit&amp;redlink=1" class="new" title="physical registers (page does not exist)">physical registers</a>. There is support for enhanced preloading and avoids <a href="/w/index.php?title=WAR&amp;action=edit&amp;redlink=1" class="new" title="WAR (page does not exist)">WAR</a>/<a href="/w/index.php?title=WAW&amp;action=edit&amp;redlink=1" class="new" title="WAW (page does not exist)">WAW</a> dependencies. Scheduling is relatively simple. There is a dedicated pipeline for complex operations. Things such as vector summation, division, mask <a href="/wiki/population_count" title="population count">population count</a>, are sent to this execution unit. The dedicate execution unit for complex operations is there to prevent stalls due to the high latency involved in those operations.
</p><p>The majority of the operations are handled by the vector parallel pipeline (VPP). The SX-Aurora doubles the number of VPPs per VPU from the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-ACE</a>. Each VPU now has 32 VPPs - all identical. Note that all of the control logic described before are outside of the VPP which is relatively a simple block of vector execution. The VPP has an eight-port vector register, 16 mask registers, and six execution pipes, and a set of forwarding logic between them.
</p><p>The six execution pipes include three <a href="/w/index.php?title=floating-point&amp;action=edit&amp;redlink=1" class="new" title="floating-point (page does not exist)">floating-point</a> pipes, two integer <a href="/wiki/ALU" class="mw-redirect" title="ALU">ALUs</a>, and a complex and store pipe for data output. Note that ALU1 and the Store pipe share the same read ports. Likewise, FMA2 and ALU0 share a read port. All in all, the effective number of pipelines executing each cycle is actually four. Compared to the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-Ace</a>, the SX-Aurora now has one extra FMA unit per VPP. The VPP is designed such that all three FMAs can execute each cycle – each one can be independently operated by a different vector instruction. Every FMA unit is 64-bit wide and can support narrower packed operation such as 32-bit for double the peak theoretical performance. NEC&#39;s SX architecture has a very wide vector length the size of 256 elements with each element being 8 bytes (i.e., 2 KiB). Therefore a single vector operation requires eight cycles to complete by a single FMA pipeline across all 32 VPPS.
</p><p>The peak theoretical performance that can be achieved is 3 FMAs per VPP per cycle. With 32 VPPs per VPU, there are a total of 96 FMAs/cycle for a total of 192 DP FLOPs/cycle. With a peak frequency of 1.6 GHz for the SX-Aurora Tsubasa vector processor, each VPU has a peak performance of 307.2 <a href="/w/index.php?title=gigaFLOPS&amp;action=edit&amp;redlink=1" class="new" title="gigaFLOPS (page does not exist)">gigaFLOPS</a>. Each FMA can perform operations on packed data types. That is, the single-precision floating-point is doubled through the packing of 2 32-bit elements for a peak performance of 614.4 <a href="/w/index.php?title=gigaFLOPS&amp;action=edit&amp;redlink=1" class="new" title="gigaFLOPS (page does not exist)">gigaFLOPS</a>.
</p>
<h2><span class="mw-headline" id="Memory_subsystem">Memory subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=14" title="Edit section: Memory subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Maintaining a high <a href="/w/index.php?title=bytes_Per_FLOP&amp;action=edit&amp;redlink=1" class="new" title="bytes Per FLOP (page does not exist)">bytes Per FLOP</a> is important for vector operations that rely on large data sets. With over five times the FLOPS per core, the SX-Aurora had to significantly improve the memory subsystem to prevent workloads from memory bottlenecking, thereby preventing them from reaching the peak compute power of the chip. The <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-Ace</a> reached 256 GB/s of <a href="/w/index.php?title=memory_bandwidth&amp;action=edit&amp;redlink=1" class="new" title="memory bandwidth (page does not exist)">memory bandwidth</a> using a whopping 16 channels of DDR3 memory. It becomes impossible to increase this further to bring a sufficiently large improvement in bandwidth. For this reason, NEC opted to use <a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a> memory instead. The SX-Aurora has six HBM2 modules delivering 1.22 TB/s of bandwidth, nearly 5-fold improvement over the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-Ace</a>. However, despite the large memory bandwidth improvement, the SX-Aurora achieves 0.5 <a href="/w/index.php?title=bytes/FLOPs&amp;action=edit&amp;redlink=1" class="new" title="bytes/FLOPs (page does not exist)">bytes/FLOPs</a> which is half of the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-Ace</a>.
</p><p>The SX-Aurora got rid of the 1 MiB assignable data buffer (ADB) from the <a href="/w/index.php?title=nec/microarchitectures/sx-ace&amp;action=edit&amp;redlink=1" class="new" title="nec/microarchitectures/sx-ace (page does not exist)">SX-Ace</a> and added a memory side cache designed to avoid snoop traffic. It&#39;s worth pointing out that the new LLC does retain an ADB-like feature whereby the priority of a <a href="/w/index.php?title=cache_line&amp;action=edit&amp;redlink=1" class="new" title="cache line (page does not exist)">cache line</a> is controlled via a flag for vector memory access instructions. The caches are sliced into eight 2 MiB chunks which consist of 16 <a href="/w/index.php?title=memory_banks&amp;action=edit&amp;redlink=1" class="new" title="memory banks (page does not exist)">memory banks</a> each for a total of 128 memory banks. The LLC is <a href="/w/index.php?title=inclusive&amp;action=edit&amp;redlink=1" class="new" title="inclusive (page does not exist)">inclusive</a> of both the <a href="/wiki/L1" class="mw-redirect" title="L1">L1</a> and <a href="/w/index.php?title=L2&amp;action=edit&amp;redlink=1" class="new" title="L2 (page does not exist)">L2</a>. The <a href="/wiki/last_level_cache" title="last level cache">LLC</a> interfaces with the IMC at 200 GB/s per chunk (1600 TB/s in total) and those provide a memory bandwidth of 1.22 TB/s through it&#39;s 6 HBM2 modules.
</p>
<div class="center"><div class="floatnone"><a href="/wiki/File:sx-aurora_memory_subsystem.svg" class="image"><img alt="sx-aurora memory subsystem.svg" src="/w/images/thumb/7/7c/sx-aurora_memory_subsystem.svg/700px-sx-aurora_memory_subsystem.svg.png" width="700" height="300" srcset="/w/images/thumb/7/7c/sx-aurora_memory_subsystem.svg/1050px-sx-aurora_memory_subsystem.svg.png 1.5x, /w/images/thumb/7/7c/sx-aurora_memory_subsystem.svg/1400px-sx-aurora_memory_subsystem.svg.png 2x"/></a></div></div>
<h3><span class="mw-headline" id="B.2FFLOP">B/FLOP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=15" title="Edit section: B/FLOP">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>Main article: <a href="/wiki/bytes_per_flop" title="bytes per flop">Bytes Per FLOP (B/F)</a></i></dd></dl>
<p><br/>
</p>
<table class="wikitable">

<tbody><tr>
<th> Type </th>
<th> HBM:SoC </th>
<th> LLC:NoC </th>
<th> NoC:Core
</th></tr>
<tr>
<td> Rate </td>
<td> 0.5 B/FLOP </td>
<td> 1.22 B/FLOP </td>
<td> 2.67 B/FLOP
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Mesh_interconnect">Mesh interconnect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=16" title="Edit section: Mesh interconnect">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>All eight cores are interconnected using a 2D mesh network. The designed favored minimal wiring for maximum bandwidth. The SX-Aurora features a 16-layer 2D mesh network that uses <a href="/w/index.php?title=dimension-ordered_routing&amp;action=edit&amp;redlink=1" class="new" title="dimension-ordered routing (page does not exist)">dimension-ordered routing</a> along with virtual channels for requests and replies. As illustrated in the diagram below, the router crossbar points are arranged in a diamond shape in order to minimize distance to the request and reply crossbars in the core. With the SX-Ace, replies to the cores were slightly unbalanced. In the SX-Aurora, the requests crossbars and the reply crossbars, each, have the same bandwidth. With each request being 16B, this works out to around 410 GB/s for each crossbar or 820 GB/s per core. Coming from the cache size, there is a total of 3.05 GB/s of available bandwidth distributed across all eight LLC chunks.
</p><p><br/>
</p>
<div class="center"><div class="floatnone"><a href="/wiki/File:sx-aurora_2d_16-layer_mesh.svg" class="image"><img alt="sx-aurora 2d 16-layer mesh.svg" src="/w/images/thumb/4/42/sx-aurora_2d_16-layer_mesh.svg/900px-sx-aurora_2d_16-layer_mesh.svg.png" width="900" height="620" srcset="/w/images/thumb/4/42/sx-aurora_2d_16-layer_mesh.svg/1350px-sx-aurora_2d_16-layer_mesh.svg.png 1.5x, /w/images/thumb/4/42/sx-aurora_2d_16-layer_mesh.svg/1800px-sx-aurora_2d_16-layer_mesh.svg.png 2x"/></a></div></div>
<h2><span class="mw-headline" id="NUMA_Mode">NUMA Mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=17" title="Edit section: NUMA Mode">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SX-Aurora supports partitioning mode whereby the vector cores, the <a href="/wiki/last_level_cache" title="last level cache">last level cache</a>, and the <a href="/wiki/HBM" class="mw-redirect" title="HBM">HBM</a> memory stacks are partitioned into two equal NUMA segments. When enabled, the cores in one NUMA node only utilize the LLC and memory allocated to that segment. The effect is that less LLC conflict might occur, however, the memory capacity and overall bandwidth are halved. This model is disabled by default, however, in some situations, certain applications might see better performance.
</p><p><br/>
</p>
<div class="center"><div class="floatnone"><a href="/wiki/File:sx-aurora_numa.svg" class="image"><img alt="sx-aurora numa.svg" src="/w/images/thumb/5/5c/sx-aurora_numa.svg/600px-sx-aurora_numa.svg.png" width="600" height="450" srcset="/w/images/thumb/5/5c/sx-aurora_numa.svg/900px-sx-aurora_numa.svg.png 1.5x, /w/images/thumb/5/5c/sx-aurora_numa.svg/1200px-sx-aurora_numa.svg.png 2x"/></a></div></div>
<h2><span class="mw-headline" id="Package">Package</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=18" title="Edit section: Package">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SX-Aurora chip uses six <a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a> stacks. Those are either 4 Hi or 8 Hi stacks. The chip utilizes <a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a>&#39;s second-generation <a href="/w/index.php?title=chip_on_wafer_on_substrate&amp;action=edit&amp;redlink=1" class="new" title="chip on wafer on substrate (page does not exist)">chip on wafer on substrate</a> (<a href="/wiki/CoWoS" class="mw-redirect" title="CoWoS">CoWoS</a>) technology with NEC&#39;s implementation developed in collaboration with <a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a> and <a href="/w/index.php?title=Broadcom&amp;action=edit&amp;redlink=1" class="new" title="Broadcom (page does not exist)">Broadcom</a>. This chip became the world&#39;s first to utilize six HBM2s. 
</p>
<ul class="gallery mw-gallery-traditional">
		<li class="gallerybox" style="width: 435px"><div style="width: 435px">
			<div class="thumb" style="width: 430px;"><div style="margin:15px auto;"><a href="/wiki/File:sx-aurora_chip.png" class="image"><img alt="sx-aurora chip.png" src="/w/images/thumb/e/e0/sx-aurora_chip.png/400px-sx-aurora_chip.png" width="400" height="300" srcset="/w/images/thumb/e/e0/sx-aurora_chip.png/600px-sx-aurora_chip.png 1.5x, /w/images/thumb/e/e0/sx-aurora_chip.png/800px-sx-aurora_chip.png 2x"/></a></div></div>
			<div class="gallerytext">
			</div>
		</div></li>
		<li class="gallerybox" style="width: 435px"><div style="width: 435px">
			<div class="thumb" style="width: 430px;"><div style="margin:15px auto;"><a href="/wiki/File:sx-aurora_chip_(annotated).png" class="image"><img alt="sx-aurora chip (annotated).png" src="/w/images/thumb/0/07/sx-aurora_chip_%28annotated%29.png/400px-sx-aurora_chip_%28annotated%29.png" width="400" height="300" srcset="/w/images/thumb/0/07/sx-aurora_chip_%28annotated%29.png/600px-sx-aurora_chip_%28annotated%29.png 1.5x, /w/images/thumb/0/07/sx-aurora_chip_%28annotated%29.png/800px-sx-aurora_chip_%28annotated%29.png 2x"/></a></div></div>
			<div class="gallerytext">
			</div>
		</div></li>
</ul>
<p><br/>
The package itself is very big at 60 mm x 60 mm. The VE processor die itself is 15 mm x 33 mm with a very large interposer with a total Si area of 1,235 mm² (32.5 mm x 38 mm).
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:nec_sx-aurora_tsubasa_package.svg" class="image"><img alt="nec sx-aurora tsubasa package.svg" src="/w/images/thumb/a/a7/nec_sx-aurora_tsubasa_package.svg/800px-nec_sx-aurora_tsubasa_package.svg.png" width="800" height="360" srcset="/w/images/thumb/a/a7/nec_sx-aurora_tsubasa_package.svg/1200px-nec_sx-aurora_tsubasa_package.svg.png 1.5x, /w/images/thumb/a/a7/nec_sx-aurora_tsubasa_package.svg/1600px-nec_sx-aurora_tsubasa_package.svg.png 2x"/></a></dd></dl>
<p><br/>
Though other chips have reached very large interposer sizes before, the SX-Aurora is the first 6 HBM2 implementation. It uses the second-generation <a href="/wiki/CoWoS" class="mw-redirect" title="CoWoS">CoWoS</a> packaging technology (<a href="/wiki/CoWoS-XL2" class="mw-redirect" title="CoWoS-XL2">CoWoS-XL2</a>) to exceed the <a href="/w/index.php?title=reticle_size&amp;action=edit&amp;redlink=1" class="new" title="reticle size (page does not exist)">reticle size</a> through the use of mask stitching.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:sx-aurora-package-xsection.svg" class="image"><img alt="sx-aurora-package-xsection.svg" src="/w/images/thumb/6/65/sx-aurora-package-xsection.svg/800px-sx-aurora-package-xsection.svg.png" width="800" height="253" srcset="/w/images/thumb/6/65/sx-aurora-package-xsection.svg/1200px-sx-aurora-package-xsection.svg.png 1.5x, /w/images/thumb/6/65/sx-aurora-package-xsection.svg/1600px-sx-aurora-package-xsection.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="All_SX-Aurora_Chips">All SX-Aurora Chips</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=19" title="Edit section: All SX-Aurora Chips">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc3 tc4 tc5">
<tbody><tr class="comptable-header"><th> </th><th colspan="7">List of SX-Aurora-based Vector Engine Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="5">Vector Processor</th><th colspan="2">HBM2</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th>Cores</th><th>L3$</th><th data-sort-type="number">Frequency</th><th>Performance</th><th>Memory</th><th>Bandwidth</th></tr>
<tr><td><a href="/wiki/nec/vector_engine/type_10a" title="nec/vector engine/type 10a">Type 10A</a></td><td>2018</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,600 MHz <br/>1,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,460,000,000,000&amp;#160;FLOPS 2,460,000,000&amp;#160;KFLOPS 2,460,000&amp;#160;MFLOPS 2,460&amp;#160;GFLOPS 0.00246&amp;#160;PFLOPS"><span class="smwtext">2.46 teraFLOPS</span><div class="smwttcontent">2,460,000,000,000 FLOPS <br/>2,460,000,000 KFLOPS <br/>2,460,000 MFLOPS <br/>2,460 GFLOPS <br/>0.00246 PFLOPS <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="49,152&amp;#160;MiB 50,331,648&amp;#160;KiB 51,539,607,552&amp;#160;B 0.0469&amp;#160;TiB"><span class="smwtext">48 GiB</span><div class="smwttcontent">49,152 MiB <br/>50,331,648 KiB <br/>51,539,607,552 B <br/>0.0469 TiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="706.322&amp;#160;GiB/s 723,273.563&amp;#160;MiB/s 0.69&amp;#160;TiB/s 0.759&amp;#160;TB/s"><span class="smwtext">1,229 GB/s</span><div class="smwttcontent">706.322 GiB/s <br/>723,273.563 MiB/s <br/>0.69 TiB/s <br/>0.759 TB/s <br/></div></span></td></tr><tr><td><a href="/wiki/nec/vector_engine/type_10ae" title="nec/vector engine/type 10ae">Type 10AE</a></td><td>January 2020</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,584&amp;#160;MHz 1,584,000&amp;#160;kHz"><span class="smwtext">1.584 GHz</span><div class="smwttcontent">1,584 MHz <br/>1,584,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,433,000,000,000&amp;#160;FLOPS 2,433,000,000&amp;#160;KFLOPS 2,433,000&amp;#160;MFLOPS 2,433&amp;#160;GFLOPS 0.00243&amp;#160;PFLOPS"><span class="smwtext">2.433 teraFLOPS</span><div class="smwttcontent">2,433,000,000,000 FLOPS <br/>2,433,000,000 KFLOPS <br/>2,433,000 MFLOPS <br/>2,433 GFLOPS <br/>0.00243 PFLOPS <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="49,152&amp;#160;MiB 50,331,648&amp;#160;KiB 51,539,607,552&amp;#160;B 0.0469&amp;#160;TiB"><span class="smwtext">48 GiB</span><div class="smwttcontent">49,152 MiB <br/>50,331,648 KiB <br/>51,539,607,552 B <br/>0.0469 TiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="794.253&amp;#160;GiB/s 813,314.943&amp;#160;MiB/s 0.776&amp;#160;TiB/s 0.853&amp;#160;TB/s"><span class="smwtext">1,382 GB/s</span><div class="smwttcontent">794.253 GiB/s <br/>813,314.943 MiB/s <br/>0.776 TiB/s <br/>0.853 TB/s <br/></div></span></td></tr><tr><td><a href="/wiki/nec/vector_engine/type_10b" title="nec/vector engine/type 10b">Type 10B</a></td><td>2018</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4 GHz</span><div class="smwttcontent">1,400 MHz <br/>1,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,150,000,000,000&amp;#160;FLOPS 2,150,000,000&amp;#160;KFLOPS 2,150,000&amp;#160;MFLOPS 2,150&amp;#160;GFLOPS 0.00215&amp;#160;PFLOPS"><span class="smwtext">2.15 teraFLOPS</span><div class="smwttcontent">2,150,000,000,000 FLOPS <br/>2,150,000,000 KFLOPS <br/>2,150,000 MFLOPS <br/>2,150 GFLOPS <br/>0.00215 PFLOPS <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="49,152&amp;#160;MiB 50,331,648&amp;#160;KiB 51,539,607,552&amp;#160;B 0.0469&amp;#160;TiB"><span class="smwtext">48 GiB</span><div class="smwttcontent">49,152 MiB <br/>50,331,648 KiB <br/>51,539,607,552 B <br/>0.0469 TiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="706.322&amp;#160;GiB/s 723,273.563&amp;#160;MiB/s 0.69&amp;#160;TiB/s 0.759&amp;#160;TB/s"><span class="smwtext">1,229 GB/s</span><div class="smwttcontent">706.322 GiB/s <br/>723,273.563 MiB/s <br/>0.69 TiB/s <br/>0.759 TB/s <br/></div></span></td></tr><tr><td><a href="/wiki/nec/vector_engine/type_10be" title="nec/vector engine/type 10be">Type 10BE</a></td><td>January 2020</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,408&amp;#160;MHz 1,408,000&amp;#160;kHz"><span class="smwtext">1.408 GHz</span><div class="smwttcontent">1,408 MHz <br/>1,408,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,162,700,000,000&amp;#160;FLOPS 2,162,700,000&amp;#160;KFLOPS 2,162,700&amp;#160;MFLOPS 2,162.7&amp;#160;GFLOPS 0.00216&amp;#160;PFLOPS"><span class="smwtext">2.163 teraFLOPS</span><div class="smwttcontent">2,162,700,000,000 FLOPS <br/>2,162,700,000 KFLOPS <br/>2,162,700 MFLOPS <br/>2,162.7 GFLOPS <br/>0.00216 PFLOPS <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="49,152&amp;#160;MiB 50,331,648&amp;#160;KiB 51,539,607,552&amp;#160;B 0.0469&amp;#160;TiB"><span class="smwtext">48 GiB</span><div class="smwttcontent">49,152 MiB <br/>50,331,648 KiB <br/>51,539,607,552 B <br/>0.0469 TiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="794.253&amp;#160;GiB/s 813,314.943&amp;#160;MiB/s 0.776&amp;#160;TiB/s 0.853&amp;#160;TB/s"><span class="smwtext">1,382 GB/s</span><div class="smwttcontent">794.253 GiB/s <br/>813,314.943 MiB/s <br/>0.776 TiB/s <br/>0.853 TB/s <br/></div></span></td></tr><tr><td><a href="/wiki/nec/vector_engine/type_10c" title="nec/vector engine/type 10c">Type 10C</a></td><td>2018</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4 GHz</span><div class="smwttcontent">1,400 MHz <br/>1,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,150,000,000,000&amp;#160;FLOPS 2,150,000,000&amp;#160;KFLOPS 2,150,000&amp;#160;MFLOPS 2,150&amp;#160;GFLOPS 0.00215&amp;#160;PFLOPS"><span class="smwtext">2.15 teraFLOPS</span><div class="smwttcontent">2,150,000,000,000 FLOPS <br/>2,150,000,000 KFLOPS <br/>2,150,000 MFLOPS <br/>2,150 GFLOPS <br/>0.00215 PFLOPS <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="24,576&amp;#160;MiB 25,165,824&amp;#160;KiB 25,769,803,776&amp;#160;B 0.0234&amp;#160;TiB"><span class="smwtext">24 GiB</span><div class="smwttcontent">24,576 MiB <br/>25,165,824 KiB <br/>25,769,803,776 B <br/>0.0234 TiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="441.379&amp;#160;GiB/s 451,972.414&amp;#160;MiB/s 0.431&amp;#160;TiB/s 0.474&amp;#160;TB/s"><span class="smwtext">768 GB/s</span><div class="smwttcontent">441.379 GiB/s <br/>451,972.414 MiB/s <br/>0.431 TiB/s <br/>0.474 TB/s <br/></div></span></td></tr><tr><td><a href="/wiki/nec/vector_engine/type_10ce" title="nec/vector engine/type 10ce">Type 10CE</a></td><td>January 2020</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,400&amp;#160;MHz 1,400,000&amp;#160;kHz"><span class="smwtext">1.4 GHz</span><div class="smwttcontent">1,400 MHz <br/>1,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,150,000,000,000&amp;#160;FLOPS 2,150,000,000&amp;#160;KFLOPS 2,150,000&amp;#160;MFLOPS 2,150&amp;#160;GFLOPS 0.00215&amp;#160;PFLOPS"><span class="smwtext">2.15 teraFLOPS</span><div class="smwttcontent">2,150,000,000,000 FLOPS <br/>2,150,000,000 KFLOPS <br/>2,150,000 MFLOPS <br/>2,150 GFLOPS <br/>0.00215 PFLOPS <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="24,576&amp;#160;MiB 25,165,824&amp;#160;KiB 25,769,803,776&amp;#160;B 0.0234&amp;#160;TiB"><span class="smwtext">24 GiB</span><div class="smwttcontent">24,576 MiB <br/>25,165,824 KiB <br/>25,769,803,776 B <br/>0.0234 TiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="573.793&amp;#160;GiB/s 587,564.138&amp;#160;MiB/s 0.56&amp;#160;TiB/s 0.616&amp;#160;TB/s"><span class="smwtext">998.4 GB/s</span><div class="smwttcontent">573.793 GiB/s <br/>587,564.138 MiB/s <br/>0.56 TiB/s <br/>0.616 TB/s <br/></div></span></td></tr>
<tr class="comptable-header"><th>Count: 6</th></tr>
</tbody></table>
</div></div>
<p><br/>
</p>
<h2><span class="mw-headline" id="Vector_engine_.28VE.29_card">Vector engine (VE) card</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=20" title="Edit section: Vector engine (VE) card">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SX-Aurora chip is part of a complete <a href="/wiki/accelerator_card" title="accelerator card">accelerator card</a> known as the Vector Engine v1. NEC makes those in three variants - passive cooling, active air cooling, and water-cooled.
</p>
<ul class="gallery mw-gallery-traditional">
		<li class="gallerybox" style="width: 360px"><div style="width: 360px">
			<div class="thumb" style="width: 355px;"><div style="margin:15px auto;"><a href="/wiki/File:sx-aurora_ve_1_active_air_cooling.jpg" class="image"><img alt="" src="/w/images/thumb/1/14/sx-aurora_ve_1_active_air_cooling.jpg/300px-sx-aurora_ve_1_active_air_cooling.jpg" width="300" height="225" srcset="/w/images/thumb/1/14/sx-aurora_ve_1_active_air_cooling.jpg/451px-sx-aurora_ve_1_active_air_cooling.jpg 1.5x, /w/images/thumb/1/14/sx-aurora_ve_1_active_air_cooling.jpg/600px-sx-aurora_ve_1_active_air_cooling.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Active air cooling card
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 360px"><div style="width: 360px">
			<div class="thumb" style="width: 355px;"><div style="margin:15px auto;"><a href="/wiki/File:sx-aurora_ve_1_passive_air_cooling.jpg" class="image"><img alt="" src="/w/images/thumb/1/13/sx-aurora_ve_1_passive_air_cooling.jpg/300px-sx-aurora_ve_1_passive_air_cooling.jpg" width="300" height="225" srcset="/w/images/thumb/1/13/sx-aurora_ve_1_passive_air_cooling.jpg/451px-sx-aurora_ve_1_passive_air_cooling.jpg 1.5x, /w/images/thumb/1/13/sx-aurora_ve_1_passive_air_cooling.jpg/600px-sx-aurora_ve_1_passive_air_cooling.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Passive air cooling card
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 360px"><div style="width: 360px">
			<div class="thumb" style="width: 355px;"><div style="margin:15px auto;"><a href="/wiki/File:sx-aurora_ve_1_air_cooling_no_cover.jpg" class="image"><img alt="" src="/w/images/thumb/5/5d/sx-aurora_ve_1_air_cooling_no_cover.jpg/300px-sx-aurora_ve_1_air_cooling_no_cover.jpg" width="300" height="225" srcset="/w/images/thumb/5/5d/sx-aurora_ve_1_air_cooling_no_cover.jpg/451px-sx-aurora_ve_1_air_cooling_no_cover.jpg 1.5x, /w/images/thumb/5/5d/sx-aurora_ve_1_air_cooling_no_cover.jpg/600px-sx-aurora_ve_1_air_cooling_no_cover.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Air cooling without cover
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 360px"><div style="width: 360px">
			<div class="thumb" style="width: 355px;"><div style="margin:15px auto;"><a href="/wiki/File:sx-aurora_ve_1_naked_card.jpg" class="image"><img alt="" src="/w/images/thumb/3/3f/sx-aurora_ve_1_naked_card.jpg/300px-sx-aurora_ve_1_naked_card.jpg" width="300" height="225" srcset="/w/images/thumb/3/3f/sx-aurora_ve_1_naked_card.jpg/451px-sx-aurora_ve_1_naked_card.jpg 1.5x, /w/images/thumb/3/3f/sx-aurora_ve_1_naked_card.jpg/600px-sx-aurora_ve_1_naked_card.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Naked VE card
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 360px"><div style="width: 360px">
			<div class="thumb" style="width: 355px;"><div style="margin:15px auto;"><a href="/wiki/File:sx-aurora_ve_1_naked_card_2.jpg" class="image"><img alt="" src="/w/images/thumb/d/d9/sx-aurora_ve_1_naked_card_2.jpg/300px-sx-aurora_ve_1_naked_card_2.jpg" width="300" height="225" srcset="/w/images/thumb/d/d9/sx-aurora_ve_1_naked_card_2.jpg/451px-sx-aurora_ve_1_naked_card_2.jpg 1.5x, /w/images/thumb/d/d9/sx-aurora_ve_1_naked_card_2.jpg/600px-sx-aurora_ve_1_naked_card_2.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Naked VE card
</p>
			</div>
		</div></li>
</ul>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=21" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/16_nm_process" class="mw-redirect" title="16 nm process">16 nm process</a></li>
<li> 4,800,000,000 transistors</li>
<li> 14.96 mm x 33.00 mm
<ul><li> 493.68 mm² die size</li></ul></li></ul>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nec/microarchitectures/sx-aurora&amp;action=edit&amp;section=22" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> NEC, IEEE Hot Chips 30 Symposium (HCS) 2018.</li>
<li> Supercomputing 2018, NEC Aurora Forum</li>
<li> Supercomputing 2019, NEC</li>
<li> <i>Some information was obtained directly from NEC</i></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:31980-0!*!0!default!!en!5!* and timestamp 20221225191931 and revision id 97019
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=nec/microarchitectures/sx-aurora&amp;oldid=97019">https://en.wikichip.org/w/index.php?title=nec/microarchitectures/sx-aurora&amp;oldid=97019</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:vpu_microarchitectures_by_nec" title="Category:vpu microarchitectures by nec">vpu microarchitectures by nec</a></li><li><a href="/wiki/Category:microarchitectures_by_nec" title="Category:microarchitectures by nec">microarchitectures by nec</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:nec-2Fmicroarchitectures-2Fsx-2Daurora" title="Special:Browse/:nec-2Fmicroarchitectures-2Fsx-2Daurora">SX-Aurora - Microarchitectures - NEC</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/nec/microarchitectures/sx-aurora" title="Special:ExportRDF/nec/microarchitectures/sx-aurora">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">SX-Aurora  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/SX-2DAurora" title="Special:SearchByProperty/:codename/SX-2DAurora">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">8  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/8" title="Special:SearchByProperty/:core-20count/8">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">NEC  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/NEC" title="Special:SearchByProperty/:designer/NEC">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">2018  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/2018" title="Special:SearchByProperty/:first-20launched/2018">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">nec/microarchitectures/sx-aurora  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/nec-2Fmicroarchitectures-2Fsx-2Daurora" title="Special:SearchByProperty/:full-20page-20name/nec-2Fmicroarchitectures-2Fsx-2Daurora">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">TSMC  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/TSMC" title="Special:SearchByProperty/:manufacturer/TSMC">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">SX-Aurora  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/SX-2DAurora" title="Special:SearchByProperty/:name/SX-2DAurora">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages" title="Property:pipeline stages">pipeline stages</a></td><td class="smwprops">8  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages/8" title="Special:SearchByProperty/:pipeline-20stages/8">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<span id="ezoic-pub-ad-placeholder-127"></span><span class="ezoic-ad ezoic-at-0 medrectangle-1 medrectangle-1127 adtester-container adtester-container-127" data-ez-name="wikichip_org-medrectangle-1"><span id="div-gpt-ad-wikichip_org-medrectangle-1-0" ezaw="580" ezah="400" style="position:relative;z-index:0;display:inline-block;padding:0;width:100%;max-width:1200px;margin-left:auto !important;margin-right:auto !important;min-height:250px;min-width:970px;" class="ezoic-ad"><script data-ezscrex="false" data-cfasync="false" type="text/javascript" style="display:none;">if(typeof ez_ad_units != 'undefined'){ez_ad_units.push([[580,400],'wikichip_org-medrectangle-1','ezslot_3',127,'0','0'])};__ez_fad_position('div-gpt-ad-wikichip_org-medrectangle-1-0');</script></span><span style="width:580px;display:block;height:14px;margin:auto" class="reportline"><span style="text-align:center;font-size:12px !important;font-family: arial!important;float:left;line-height:normal;"><a href="https://www.ezoic.com/what-is-ezoic/" target="_blank" rel="noopener noreferrer nofollow" style="cursor:pointer"><img src="https://go.ezoic.net/utilcave_com/img/ezoic.png" alt="Ezoic" loading="lazy" style="height:12px !important; padding:2px !important; border:0px !important; cursor:pointer !important; width: 58px !important; margin:0 !important; box-sizing: content-box !important;"/></a></span><span class="ez-report-ad-button" name="?pageview_id=b63c6ac1-614f-4e72-551a-2c125120640d&amp;ad_position_id=127&amp;impression_group_id=wikichip_org-medrectangle-1/2022-12-26/963267534078677&amp;ad_size=580x400&amp;domain_id=86609&amp;url=https://en.wikichip.org/wiki/nec/microarchitectures/sx-aurora" style="cursor: pointer!important; font-size:12px !important;color: #a5a5a5 ;float:right;text-decoration:none !important;font-family:arial !important;line-height:normal;">report this ad</span></span></span>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 15 May 2020, at 12:30.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":112});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<!--[selectrongo:done]--><script type='text/javascript'>var __ez_rp_opts={activeLayoutTester:!1,isOn:"",showImages:"",theme:"",locations:"",title:"Related Articles on this Site",showSocial:"false",fbURL:"http://www.facebook.com/sharer.php?u=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fnec%2Fmicroarchitectures%2Fsx-aurora",twitterURL:"https://twitter.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fnec%2Fmicroarchitectures%2Fsx-aurora",gplusURL:"https://plus.google.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fnec%2Fmicroarchitectures%2Fsx-aurora",contentURL:"https://en.wikichip.org/wiki/nec/microarchitectures/sx-aurora",swipe:"false"},__ez_rp_script=document.createElement("script");__ez_rp_script.setAttribute("async",""),__ez_rp_script.setAttribute("src","/utilcave_com/apps/js/recommended_pages.js?cb=7"),document.getElementsByTagName("head")[0].appendChild(__ez_rp_script),function(b){var b=b,c=b.document,d=b.screen;b.touchSwipeListener=function(f){var g={startX:0,endX:0},h={moveHandler:function(){},redirectHandler:function(){},endHandler:function(){},startHandler:function(){},scrollEndHandler:function(){},minLengthRatio:0.2},i=function(){return g.endX>g.startX?"prev":"next"},j=function(){var m=Math.ceil(d.width*f.minLengthRatio);return Math.abs(g.endX-g.startX)>m},l={scrollEnd:function(){var n="innerHeight"in b?b.innerHeight:c.documentElement.offsetHeight,o=c.body,p=c.documentElement,q=Math.max(o.scrollHeight,o.offsetHeight,p.clientHeight,p.scrollHeight,p.offsetHeight);windowBottom=n+b.pageYOffset,windowBottom>=q&&q>n+400&&f.scrollEndHandler()},touchStart:function(m){0<m.touches.length&&(g.startX=m.touches[0].pageX,f.startHandler(i()))},touchMove:function(m){0<m.touches.length&&(g.endX=m.touches[0].pageX,f.moveHandler(i(),j()))},touchEnd:function(m){var n=m.changedTouches||m.touches;0<n.length&&(g.endX=n[0].pageX,j()&&f.redirectHandler(i())),f.endHandler(i())}};return function(){for(var m in h)h.hasOwnProperty(m)&&(f[m]||(f[m]=h[m]))}(),c.addEventListener?{on:function(){c.addEventListener("touchstart",l.touchStart,!1),c.addEventListener("touchmove",l.touchMove,!1),c.addEventListener("touchend",l.touchEnd,!1),b.addEventListener("scroll",l.scrollEnd,!1)},off:function(){c.removeEventListener("touchstart",l.touchStart),c.removeEventListener("touchmove",l.touchMove),c.removeEventListener("touchend",l.touchEnd),b.removeEventListener("scroll",l.scrollEnd)}}:{on:function(){},off:function(){}}}}(window),function(b){var c=b.document,d=function(){var h,i,e={},f={prev:null,next:null},g={prev:null,next:null};return{init:function(){this.retrievePageSiblings();f.next&&(this.renderArrows(),this.syncUI())},syncUI:function(){var j=this;h=new b.touchSwipeListener({moveHandler:function(k,l){l?g[k]&&f[k]&&g[k].classList.add("visible"):g[k].classList.remove("visible")},scrollEndHandler:function(){},startHandler:function(){i&&clearTimeout(i),e.classList.add("visible")},endHandler:function(){g.next.classList.remove("visible"),g.prev.classList.remove("visible"),i=setTimeout(function(){e.classList.remove("visible")},1500)},redirectHandler:function(k){j[k]&&j[k]()}}),h.on()},retrievePageSiblings:function(){f.prev=c.querySelector("head > link[rel=prev]"),f.next=c.querySelector("head > link[rel=next]")},renderArrows:function(){var k=function(l){var m=c.createElement("span");m.className="icon-wrap "+l;var n=c.createElement("div"),o=c.createElement("a");return o.href="prev"===l?"javascript:window.history.go(-1);":f[l].href,o.className=l,o.appendChild(m),o.appendChild(n),o};g.next=k("next"),g.prev=k("prev"),e=function(l,m){var n=c.createElement("nav");return n.className="nav-multithumb",n.appendChild(m),n.appendChild(l),c.getElementsByTagName("body")[0].appendChild(n),n}(g.next,g.prev)},showLoadingScreen:function(){b.scrollTo(0,0);var j=c.createElement("div");j.className="spn-freezing-overlay",c.getElementsByTagName("body")[0].appendChild(j)},prev:function(){this.showLoadingScreen(),setTimeout(function(){b.location.href=b.history.go(-1)},1e3)},next:function(){f.next&&(this.showLoadingScreen(),setTimeout(function(){b.location.href=f.next.href},1e3))}}}();b.swipePageNav=d}(window);</script>
<script>function __ez_fad_ezpbinit(){var s = document.createElement( 'script' );
	s.setAttribute( 'src', '//go.ezodn.com/hb/dall.js?b=ix,pubmatic,rubicon&cb=195-3-50' );
	s.onerror = function () {window.ezDallErr = true};
	document.body.appendChild( s );}var ezjsps=function(obj){return JSON.parse(JSON.stringify(obj));};var epbjs=epbjs||{};epbjs.que=epbjs.que||[];epbjs.bidderTimeout=2000;epbjs.useAdj=true;epbjs.SS={"ix":10082,"pubmatic":10061,"rubicon":10063};epbjs.bidders=['ix,pubmatic,rubicon'];epbjs.que.push(function(){});epbjs.bidderSettings={};epbjs.gadj=1.000000;var __enableAnalytics=false;
var __s2sbidders=[];
var __s2sinstreambidders=['ix','medianet','pubmatic','rubicon','smartadserver','vidoomy','viewdeosDX'];
var __allBidders=['pubmatic','rubicon','ix'];
__ez.queue.addFile('/detroitchicago/houston.js', '/detroitchicago/houston.js?gcb=3&cb=34', false, [], true, false, true, false);__ez.queue.addFunc("epbjsRequestAdUnits", "epbjsRequestAdUnits", [[{code: 'div-gpt-ad-wikichip_org-box-3-0', mediaTypes: {banner: { sizes:[[300,250]] }}, bids: [{bidder: 'pubmatic', params:{ publisherId: '156983', adSlot: 'e_under_page_title_300x250' }},{bidder: 'rubicon', params:{ accountId: '21150', siteId: '351284', zoneId: '1868548' }},{bidder: 'ix', params: { siteId: '305138', size: [300,250], video: {} }}] },{code: 'div-gpt-ad-wikichip_org-box-2-0', mediaTypes: {banner: { sizes:[[728,90]] }}, bids: [{bidder: 'pubmatic', params:{ publisherId: '156983', adSlot: 'e_top_of_page_728x90' }},{bidder: 'rubicon', params:{ accountId: '21150', siteId: '351284', zoneId: '1868548' }},{bidder: 'ix', params: { siteId: '305137', size: [728,90], video: {} }}] },{code: 'div-gpt-ad-wikichip_org-large-mobile-banner-1-0', mediaTypes: {banner: { sizes:[[300,250]] }}, bids: [{bidder: 'pubmatic', params:{ publisherId: '156983', adSlot: 'In-Content_300x250_BTF' }},{bidder: 'rubicon', params:{ accountId: '21150', siteId: '351284', zoneId: '1868548' }}] },{code: 'div-gpt-ad-wikichip_org-medrectangle-1-0', mediaTypes: {banner: { sizes:[[336,280],[300,250],[580,400]] }}, bids: [{bidder: 'pubmatic', params:{ publisherId: '156983', adSlot: 'e_bottom_of_page_336x280' }},{bidder: 'rubicon', params:{ accountId: '21150', siteId: '351284', zoneId: '1868548' }},{bidder: 'ix', params: { siteId: '305140', size: [336,280], video: {} }}] }]], false, ['/detroitchicago/houston.js'], true, true, true, true);var __id5pd = 'MTA9MmRmMGM1ZTkzMTMzMGIzNmNiOGQ4NTIzNmI5ODgzMGU2YThkYzIzNTM1YjU3OTcxYmU2NWYzZjE0YjcwNzg1OSYxMj1Nb3ppbGxhJTJGNS4wKyUyOE1hY2ludG9zaCUzQitJbnRlbCtNYWMrT1MrWCsxMC4xMyUzQitydiUzQTU2LjAlMjkrR2Vja28lMkYyMDEwMDEwMStGaXJlZm94JTJGNTYuMA==';var __uIdHash = 'b5810b48823dd8a42f62d5fc98ce7effce665a819d6b3dbcc8ad1d1dbbc482bb';var __sspDomain = 'en.wikichip.org';</script>
<script>var __ez_tkn_evnt = function() { if(typeof(_ezaq) != 'undefined'){if(typeof window.ezogtk !== "undefined" && window.ezogtk !== "") {__ez.bit.AddAndFire(_ezaq.page_view_id,[new __ezDotData("ext_user_hash",window.ezogtk)]);}}};document.addEventListener("DOMContentLoaded", __ez.queue.addFunc("__ez_tkn_evnt", "__ez_tkn_evnt", event, false, ['/detroitchicago/minneapolis.js','/detroitchicago/memphis.js'], true, true, false, true));</script>
<script async data-ezscrex="false">__ez.fads.cmd.push(function(){__ez.fads.__ez_fad_load(0,0);__ez.fads.__ez_fad_scrollmon();});</script>
<script type="text/javascript" data-cfasync="false"></script>
<script type="text/javascript" style='display:none;'>var __ez_dims = (function() {
		var setCookie = function( name, content, expiry ) {
			return document.cookie = name+'='+content+((expiry)?';expires='+(new Date(Math.floor(new Date().getTime()+expiry*1000)).toUTCString()):'')+';path=/';
		};
		var ffid = 1;
		var oh = window.screen.height;
		var ow = window.screen.width;
		var h = ffid === 1 ? oh : (oh > ow) ? oh : ow;
		var w = ffid === 1 ? ow : (oh > ow) ? ow : oh;
		var uh = window.innerHeight || document.documentElement.clientHeight || document.getElementsByTagName('body')[0].clientHeight;
		var uw = window.innerWidth || document.documentElement.clientWidth || document.getElementsByTagName('body')[0].clientWidth;
		setCookie('ezds', encodeURIComponent('ffid='+ffid+',w='+w+',h='+h), (31536e3*7));
		setCookie('ezohw', encodeURIComponent('w='+uw+',h='+uh), (31536e3*7));
	})();</script><script type='text/javascript' style='display:none;' async>
</script>
<script type="text/javascript" onload="__ezcl.handle(true);" async src="/utilcave_com/inc/ezcl.webp?cb=4"></script></body></html>