###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:21:16 2019
#  Design:            mpadd32_shift
#  Command:           report_ccopt_skew_groups -file skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

------------------------------------------------------------------------
Skew Group           Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------
clk_input/sys_con       1              774                    0
------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner            Skew Group           ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
typ_rc_wc:setup.early    clk_input/sys_con        -        0.148     0.151     0.150        0.000       ignored                  -         0.003              -
typ_rc_wc:setup.late     clk_input/sys_con    none         0.150     0.153     0.152        0.000       explicit             0.050         0.003    100% {0.150, 0.153}
typ_rc_bc:hold.early     clk_input/sys_con        -        0.057     0.059     0.058        0.000       ignored                  -         0.002              -
typ_rc_bc:hold.late      clk_input/sys_con        -        0.058     0.061     0.059        0.000       ignored                  -         0.003              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------
Timing Corner            Skew Group           Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------
typ_rc_wc:setup.early    clk_input/sys_con    0.148       1       0.151       2
-    min s5_reg[17]/CK
-    max b7_reg[4]/CK
typ_rc_wc:setup.late     clk_input/sys_con    0.150       3       0.153       4
-    min s2_reg[17]/CK
-    max b7_reg[4]/CK
typ_rc_bc:hold.early     clk_input/sys_con    0.057       5       0.059       6
-    min s2_reg[17]/CK
-    max b7_reg[4]/CK
typ_rc_bc:hold.late      clk_input/sys_con    0.058       7       0.061       8
-    min s2_reg[17]/CK
-    max b7_reg[4]/CK
----------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.early, min clock_path:
===============================================================

PathID    : 1
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s5_reg[17]/CK
Delay     : 0.148

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.048  0.003  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.048  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.069   0.069   0.031  0.019  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00020/A
-     CLKBUFX12  rise   0.001   0.069   0.031  -      (42.805,64.145)   26.465   -       
CTS_ccl_a_buf_00020/Y
-     CLKBUFX12  rise   0.078   0.147   0.061  0.045  (42.380,63.805)    0.765     94    
s5_reg[17]/CK
-     SDFFQX1    rise   0.001   0.148   0.061  -      (39.505,67.690)    6.760   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.early, max clock_path:
===============================================================

PathID    : 2
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a3_reg[3]/CK
Delay     : 0.151

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.048  0.003  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.048  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.069   0.069   0.031  0.019  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00016/A
-     CLKBUFX12  rise   0.001   0.070   0.031  -      (73.005,76.075)   68.595   -       
CTS_ccl_a_buf_00016/Y
-     CLKBUFX12  rise   0.079   0.149   0.062  0.046  (72.580,76.415)    0.765     96    
a3_reg[3]/CK
-     DFFHQX1    rise   0.002   0.151   0.062  -      (97.475,92.940)   41.420   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.late, min clock_path:
==============================================================

PathID    : 3
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s2_reg[17]/CK
Delay     : 0.150

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.050  0.003  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.050  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.070   0.070   0.032  0.019  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00020/A
-     CLKBUFX12  rise   0.001   0.070   0.032  -      (42.805,64.145)   26.465   -       
CTS_ccl_a_buf_00020/Y
-     CLKBUFX12  rise   0.079   0.149   0.062  0.045  (42.380,63.805)    0.765     94    
s2_reg[17]/CK
-     SDFFQX1    rise   0.001   0.150   0.062  -      (39.705,65.690)    4.560   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.late, max clock_path:
==============================================================

PathID    : 4
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a3_reg[3]/CK
Delay     : 0.153

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.050  0.003  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.050  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.070   0.070   0.032  0.019  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00016/A
-     CLKBUFX12  rise   0.001   0.071   0.032  -      (73.005,76.075)   68.595   -       
CTS_ccl_a_buf_00016/Y
-     CLKBUFX12  rise   0.080   0.151   0.063  0.046  (72.580,76.415)    0.765     96    
a3_reg[3]/CK
-     DFFHQX1    rise   0.002   0.153   0.063  -      (97.475,92.940)   41.420   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s2_reg[17]/CK
Delay     : 0.057

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.021  0.004  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.021  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.024   0.024   0.014  0.020  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00020/A
-     CLKBUFX12  rise   0.001   0.025   0.014  -      (42.805,64.145)   26.465   -       
CTS_ccl_a_buf_00020/Y
-     CLKBUFX12  rise   0.031   0.056   0.030  0.049  (42.380,63.805)    0.765     94    
s2_reg[17]/CK
-     SDFFQX1    rise   0.001   0.057   0.030  -      (39.705,65.690)    4.560   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a3_reg[3]/CK
Delay     : 0.059

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.021  0.004  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.021  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.024   0.024   0.014  0.020  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00016/A
-     CLKBUFX12  rise   0.001   0.025   0.014  -      (73.005,76.075)   68.595   -       
CTS_ccl_a_buf_00016/Y
-     CLKBUFX12  rise   0.031   0.057   0.030  0.050  (72.580,76.415)    0.765     96    
a3_reg[3]/CK
-     DFFHQX1    rise   0.003   0.059   0.031  -      (97.475,92.940)   41.420   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s2_reg[17]/CK
Delay     : 0.058

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.023  0.004  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.023  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.025   0.025   0.014  0.020  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00020/A
-     CLKBUFX12  rise   0.001   0.026   0.014  -      (42.805,64.145)   26.465   -       
CTS_ccl_a_buf_00020/Y
-     CLKBUFX12  rise   0.031   0.057   0.031  0.049  (42.380,63.805)    0.765     94    
s2_reg[17]/CK
-     SDFFQX1    rise   0.001   0.058   0.032  -      (39.705,65.690)    4.560   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a3_reg[3]/CK
Delay     : 0.061

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.023  0.004  (0.000,56.715)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.000   0.000   0.023  -      (23.900,57.285)   24.470   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.025   0.025   0.014  0.020  (23.425,57.060)    0.700      8    
CTS_ccl_a_buf_00016/A
-     CLKBUFX12  rise   0.001   0.026   0.014  -      (73.005,76.075)   68.595   -       
CTS_ccl_a_buf_00016/Y
-     CLKBUFX12  rise   0.032   0.058   0.032  0.050  (72.580,76.415)    0.765     96    
a3_reg[3]/CK
-     DFFHQX1    rise   0.003   0.061   0.032  -      (97.475,92.940)   41.420   -       
-----------------------------------------------------------------------------------------------

