/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [27:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [23:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[85] ? in_data[47] : in_data[28];
  assign celloutsig_1_13z = celloutsig_1_4z ? celloutsig_1_7z : celloutsig_1_1z[2];
  assign celloutsig_0_8z = celloutsig_0_7z ? celloutsig_0_2z[6] : celloutsig_0_4z;
  assign celloutsig_1_6z = celloutsig_1_0z[0] ? in_data[171] : in_data[124];
  assign celloutsig_1_19z = celloutsig_1_5z | ~(celloutsig_1_8z[6]);
  assign celloutsig_0_15z = celloutsig_0_4z | ~(celloutsig_0_9z[3]);
  reg [7:0] _09_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 8'h00;
    else _09_ <= in_data[60:53];
  assign { _01_[7:3], _00_, _01_[1:0] } = _09_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { in_data[38:35], celloutsig_0_7z };
  assign celloutsig_0_5z = _01_[6:3] / { 1'h1, in_data[10:8] };
  assign celloutsig_0_2z = { in_data[83:78], celloutsig_0_0z } / { 1'h1, in_data[9:4] };
  assign celloutsig_0_4z = celloutsig_0_1z[4:0] >= { _01_[4:3], _00_, _01_[1:0] };
  assign celloutsig_1_3z = celloutsig_1_1z[11:6] >= in_data[145:140];
  assign celloutsig_1_8z = { in_data[157:147], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, in_data[148:146], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_1z[26:3] % { 1'h1, in_data[170:157], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_9z[14:13], celloutsig_1_6z } % { 1'h1, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_1z = { in_data[9:3], celloutsig_0_0z } % { 1'h1, in_data[44:38] };
  assign celloutsig_0_19z = { celloutsig_0_5z, _02_ } % { 1'h1, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_0z, _02_[4:1], in_data[0] };
  assign celloutsig_0_9z = { in_data[82:80], celloutsig_0_5z, celloutsig_0_4z } * { _01_[5:3], _00_, _01_[1:0], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[169:162] * in_data[122:115];
  assign celloutsig_1_1z = { in_data[162:143], celloutsig_1_0z } * in_data[188:161];
  assign celloutsig_0_7z = in_data[23:21] != { _00_, _01_[1:0] };
  assign celloutsig_1_7z = | { celloutsig_1_0z[7:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_2z = | { in_data[127:119], celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_5z[1] & celloutsig_0_15z;
  assign celloutsig_0_20z = celloutsig_0_16z & _02_[0];
  assign celloutsig_1_4z = in_data[126] & celloutsig_1_2z;
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_4z & celloutsig_1_4z));
  assign _01_[2] = _00_;
  assign { out_data[130:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
