
module tsetbench;
reg a_tb;reg b_tb;reg y_tb;
and_uut(.a(a_tb),.b(b_tb),.y(y_tb));
initial
begin
$monitor($time,"a_tb=%b,b_tb=%b,y_tb=%b",a_tb,b_tb,y_tb);
#2 a_tb=0;b_tb=0;
#2 a_tb=0;b_tb=1;
#2 a_tb=1;b_tb=0;
#2 a_tb=1;b_tb=1;
end
endmodule
