>   181:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   193:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   209:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   222:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   238:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   269:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   281:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   291:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   307:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   350:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   362:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   378:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   391:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   401:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   417:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   472:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   484:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   500:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   513:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   529:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   560:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   572:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   582:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   592:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   608:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   675:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   687:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   703:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   716:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   732:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   763:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   775:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   785:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   801:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   844:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   856:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   872:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>   885:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   895:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   905:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>   921:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1000:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1012:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1028:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1041:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1057:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1088:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1100:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1110:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1126:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1169:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1181:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1197:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1210:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1220:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1236:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1291:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1303:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1319:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1332:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1348:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1379:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1391:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1401:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1411:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1421:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1437:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1528:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1540:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1556:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1569:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1585:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1616:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1628:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1638:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1654:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1697:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1709:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1725:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1738:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1748:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1764:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1819:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1831:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1847:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1860:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1876:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1907:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  1919:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1929:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1939:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  1955:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2022:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2034:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2050:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2063:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2079:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2110:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2122:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2132:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2148:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2191:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2203:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2219:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2232:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2242:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2252:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2262:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2278:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2381:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2393:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2409:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2422:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2438:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2469:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2481:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2491:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2507:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2550:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2562:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2578:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2591:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2601:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2617:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2672:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2684:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2700:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2713:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2729:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2760:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2772:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2782:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2792:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2808:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2875:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2887:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2903:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2916:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2932:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2963:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  2975:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  2985:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3001:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3044:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3056:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3072:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3085:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3095:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3105:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3121:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3200:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3212:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3228:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3241:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3257:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3288:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3300:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3310:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3326:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3369:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3381:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3397:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3410:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3420:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3436:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3491:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3503:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3519:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3532:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3548:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3579:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3591:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3601:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3611:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3621:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3631:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3647:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3762:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3774:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3790:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3803:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3819:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3850:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3862:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3872:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3888:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3931:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3943:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3959:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  3972:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3982:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  3998:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4053:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4065:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4081:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4094:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4110:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4141:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4153:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4163:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4173:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4189:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4256:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4268:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4284:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4297:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4313:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4344:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4356:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4366:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4382:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4425:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4437:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4453:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4466:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4476:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4486:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4502:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4581:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4593:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4609:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4622:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4638:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4669:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4681:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4691:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4707:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4750:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4762:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4778:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4791:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4801:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4817:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4872:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4884:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4900:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4913:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4929:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4960:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  4972:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4982:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  4992:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5002:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5018:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5109:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5121:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5137:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5150:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5166:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5197:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5209:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5219:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5235:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5278:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5290:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5306:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5319:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5329:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5345:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5400:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5412:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5428:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5441:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5457:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5488:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5500:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5510:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5520:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5536:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5603:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5615:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5631:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5644:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5660:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5691:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5703:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5713:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5729:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5772:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5784:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5800:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5813:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5823:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5833:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5843:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5853:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  5869:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  5996:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6008:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6024:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6037:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6053:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6084:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6096:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6106:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6122:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6165:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6177:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6193:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6206:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6216:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6232:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6287:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6299:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6315:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6328:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6344:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6375:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6387:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6397:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6407:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6423:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6490:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6502:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6518:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6531:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6547:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6578:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6590:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6600:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6616:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6659:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6671:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6687:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6700:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6710:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6720:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6736:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6815:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6827:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6843:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6856:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6872:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6903:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6915:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6925:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  6941:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6984:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  6996:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7012:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7025:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7035:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7051:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7106:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7118:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7134:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7147:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7163:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7194:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7206:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7216:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7226:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7236:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7252:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7343:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7355:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7371:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7384:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7400:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7431:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7443:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7453:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7469:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7512:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7524:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7540:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7553:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7563:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7579:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7634:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7646:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7662:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7675:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7691:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7722:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7734:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7744:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7754:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7770:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7837:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7849:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7865:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7878:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7894:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7925:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  7937:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7947:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  7963:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8006:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8018:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8034:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8047:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8057:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8067:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8077:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8093:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8196:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8208:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8224:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8237:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8253:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8284:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8296:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8306:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8322:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8365:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8377:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8393:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8406:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8416:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8432:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8487:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8499:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8515:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8528:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8544:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8575:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8587:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8597:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8607:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8623:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8690:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8702:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8718:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8731:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8747:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8778:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8790:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8800:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8816:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8859:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8871:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8887:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  8900:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8910:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8920:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  8936:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9015:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9027:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9043:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9056:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9072:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9103:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9115:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9125:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9141:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9184:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9196:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9212:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9225:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9235:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9251:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9306:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9318:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9334:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9347:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9363:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9394:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9406:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9416:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9426:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9436:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9446:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9456:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9472:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9611:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9623:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9639:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9652:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9668:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9699:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9711:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9721:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9737:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9780:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9792:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9808:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9821:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9831:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9847:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9902:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9914:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9930:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9943:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
>  9959:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
>  9990:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10002:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10012:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10022:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10038:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10105:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10117:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10133:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10146:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10162:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10193:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10205:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10215:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10231:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10274:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10286:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10302:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10315:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10325:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10335:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10351:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10430:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10442:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10458:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10471:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10487:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10518:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10530:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10540:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10556:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10599:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10611:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10627:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10640:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10650:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10666:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10721:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10733:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10749:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10762:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10778:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10809:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10821:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10831:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10841:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10851:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10867:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10958:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10970:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 10986:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 10999:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11015:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11046:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11058:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11068:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11084:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11127:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11139:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11155:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11168:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11178:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11194:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11249:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11261:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11277:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11290:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11306:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11337:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11349:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11359:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11369:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11385:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11452:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11464:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11480:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11493:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11509:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11540:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11552:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11562:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11578:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11621:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11633:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11649:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11662:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11672:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11682:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11692:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11708:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11811:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11823:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11839:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11852:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11868:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11899:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11911:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11921:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 11937:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11980:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 11992:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12008:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12021:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12031:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12047:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12102:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12114:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12130:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12143:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12159:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12190:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12202:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12212:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12222:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12238:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12305:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12317:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12333:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12346:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12362:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12393:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12405:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12415:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12431:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12474:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12486:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12502:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12515:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12525:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12535:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12551:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12630:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12642:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12658:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12671:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12687:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12718:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12730:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12740:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12756:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12799:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12811:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12827:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12840:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12850:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12866:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12921:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12933:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12949:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 12962:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 12978:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13009:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13021:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13031:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13041:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13051:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13061:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13077:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13192:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13204:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13220:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13233:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13249:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13280:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13292:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13302:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13318:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13361:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13373:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13389:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13402:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13412:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13428:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13483:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13495:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13511:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13524:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13540:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13571:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13583:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13593:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13603:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13619:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13686:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13698:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13714:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13727:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13743:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13774:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13786:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13796:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13812:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13855:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13867:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13883:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 13896:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13906:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13916:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 13932:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14011:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14023:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14039:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14052:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14068:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14099:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14111:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14121:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14137:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14180:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14192:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14208:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14221:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14231:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14247:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14302:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14314:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14330:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14343:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14359:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14390:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14402:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14412:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14422:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14432:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14448:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14539:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14551:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14567:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14580:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14596:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14627:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14639:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14649:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14665:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14708:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14720:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14736:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14749:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14759:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14775:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14830:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14842:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14858:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14871:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14887:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14918:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 14930:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14940:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14950:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 14966:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15033:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15045:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15061:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15074:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15090:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15121:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15133:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15143:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15159:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15202:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15214:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15230:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15243:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15253:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15263:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15273:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15283:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15293:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15309:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15460:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15472:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15488:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15501:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15517:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15548:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15560:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15570:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15586:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15629:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15641:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15657:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15670:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15680:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15696:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15751:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15763:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15779:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15792:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15808:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15839:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15851:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15861:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15871:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15887:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15954:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15966:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 15982:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 15995:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16011:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16042:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16054:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16064:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16080:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16123:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16135:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16151:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16164:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16174:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16184:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16200:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16279:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16291:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16307:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16320:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16336:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16367:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16379:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16389:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16405:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16448:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16460:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16476:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16489:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16499:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16515:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16570:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16582:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16598:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16611:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16627:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16658:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16670:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16680:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16690:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16700:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16716:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16807:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16819:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16835:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16848:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16864:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16895:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16907:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16917:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 16933:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16976:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 16988:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17004:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17017:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17027:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17043:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17098:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17110:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17126:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17139:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17155:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17186:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17198:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17208:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17218:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17234:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17301:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17313:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17329:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17342:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17358:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17389:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17401:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17411:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17427:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17470:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17482:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17498:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17511:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17521:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17531:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17541:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17557:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17660:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17672:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17688:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17701:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17717:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17748:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17760:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17770:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17786:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17829:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17841:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17857:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17870:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17880:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17896:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17951:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17963:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 17979:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 17992:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18008:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18039:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18051:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18061:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18071:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18087:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18154:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18166:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18182:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18195:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18211:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18242:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18254:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18264:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18280:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18323:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18335:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18351:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18364:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18374:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18384:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18400:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18479:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18491:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18507:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18520:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18536:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18567:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18579:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18589:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18605:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18648:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18660:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18676:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18689:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18699:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18715:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18770:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18782:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18798:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18811:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18827:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18858:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 18870:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18880:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18890:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18900:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18910:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 18926:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19041:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19053:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19069:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19082:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19098:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19129:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19141:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19151:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19167:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19210:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19222:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19238:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19251:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19261:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19277:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19332:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19344:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19360:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19373:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19389:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19420:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19432:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19442:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19452:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19468:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19535:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19547:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19563:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19576:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19592:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19623:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19635:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19645:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19661:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19704:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19716:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19732:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19745:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19755:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19765:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19781:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19860:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19872:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19888:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19901:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19917:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19948:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 19960:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19970:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 19986:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20029:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20041:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20057:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20070:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20080:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20096:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20151:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20163:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20179:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20192:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20208:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20239:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20251:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20261:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20271:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20281:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20297:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20388:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20400:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20416:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20429:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20445:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20476:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20488:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20498:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20514:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20557:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20569:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20585:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20598:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20608:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20624:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20679:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20691:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20707:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20720:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20736:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20767:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20779:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20789:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20799:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20815:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20882:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20894:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20910:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20923:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20939:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20970:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 20982:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 20992:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21008:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21051:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21063:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21079:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21092:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21102:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21112:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21122:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21132:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21148:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21275:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21287:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21303:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21316:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21332:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21363:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21375:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21385:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21401:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21444:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21456:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21472:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21485:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21495:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21511:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21566:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21578:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21594:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21607:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21623:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21654:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21666:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21676:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21686:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21702:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21769:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21781:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21797:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21810:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21826:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21857:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21869:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21879:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21895:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21938:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21950:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21966:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 21979:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21989:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 21999:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22015:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22094:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22106:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22122:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22135:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22151:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22182:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22194:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22204:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22220:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22263:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22275:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22291:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22304:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22314:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22330:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22385:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22397:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22413:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22426:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22442:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22473:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22485:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22495:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22505:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22515:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22531:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22622:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22634:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22650:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22663:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22679:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22710:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22722:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22732:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22748:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22791:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22803:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22819:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22832:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22842:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22858:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22913:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22925:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22941:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 22954:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 22970:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23001:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23013:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23023:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23033:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23049:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23116:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23128:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23144:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23157:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23173:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23204:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23216:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23226:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23242:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23285:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23297:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23313:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23326:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23336:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23346:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23356:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23372:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23475:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23487:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23503:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23516:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23532:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23563:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23575:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23585:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23601:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23644:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23656:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23672:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23685:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23695:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23711:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23766:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23778:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23794:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23807:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23823:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23854:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23866:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23876:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23886:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23902:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23969:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 23981:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 23997:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24010:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24026:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24057:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24069:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24079:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24095:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24138:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24150:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24166:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24179:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24189:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24199:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24215:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24294:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24306:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24322:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24335:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24351:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24382:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24394:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24404:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24420:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24463:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24475:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24491:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24504:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24514:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24530:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24585:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24597:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24613:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24626:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24642:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24673:   84:lw      |  80:add     |  76:lw      |  72:jal     |  72:-       BUS_LOAD  MEM[80] accepted 1
> 24685:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24695:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24705:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24715:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24725:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24735:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
> 24745:   84:lw      |  80:add     |  76:lw      |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
