////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Hex827_test.vf
// /___/   /\     Timestamp : 10/27/2020 15:28:26
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family kintex7 -verilog D:/Hex827Seg/Hex827_test.vf -w D:/Hex827Seg/Hex827_test.sch
//Design Name: Hex827_test
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module Hex827Seg_sch_MUSER_Hex827_test(clk, 
                                       flash, 
                                       Hexs, 
                                       LES, 
                                       point, 
                                       rst, 
                                       Start, 
                                       SW0, 
                                       seg_clk, 
                                       seg_clrn, 
                                       SEG_PEN, 
                                       seg_sout);

    input clk;
    input flash;
    input [31:0] Hexs;
    input [7:0] LES;
    input [7:0] point;
    input rst;
    input Start;
    input SW0;
   output seg_clk;
   output seg_clrn;
   output SEG_PEN;
   output seg_sout;
   
   wire [63:0] XLXN_5;
   
   P2S  M2 (.clk(clk), 
           .P_Data(XLXN_5[63:0]), 
           .rst(rst), 
           .Serial(Start), 
           .EN(SEG_PEN), 
           .sout(seg_sout), 
           .s_clk(seg_clk), 
           .s_clrn(seg_clrn));
   Hex827Seg  SM1 (.flash(flash), 
                  .Hexs(Hexs[31:0]), 
                  .LES(LES[7:0]), 
                  .points(point[7:0]), 
                  .SEG_TXT(XLXN_5[63:0]));
endmodule
`timescale 1ns / 1ps

module Hex827_test(clk_100mhz, 
                   RSTN, 
                   SW, 
                   Buzzer, 
                   seg_clk, 
                   seg_clrn, 
                   SEG_PEN, 
                   seg_sout);

    input clk_100mhz;
    input RSTN;
    input [15:0] SW;
   output Buzzer;
   output seg_clk;
   output seg_clrn;
   output SEG_PEN;
   output seg_sout;
   
   wire [31:0] Div;
   wire G0;
   wire V5;
   wire XLXN_7;
   
   Hex827Seg_sch_MUSER_Hex827_test  XLXI_1 (.clk(clk_100mhz), 
                                           .flash(Div[25]), 
                                           .Hexs({G0, V5, V5, V5, G0, V5, V5, 
         G0, G0, V5, G0, V5, G0, V5, G0, G0, G0, G0, V5, V5, G0, G0, V5, G0, 
         G0, G0, G0, V5, G0, G0, G0, G0}), 
                                           .LES(SW[15:8]), 
                                           .point(SW[7:0]), 
                                           .rst(XLXN_7), 
                                           .Start(Div[20]), 
                                           .SW0(), 
                                           .seg_clk(seg_clk), 
                                           .seg_clrn(seg_clrn), 
                                           .SEG_PEN(SEG_PEN), 
                                           .seg_sout(seg_sout));
   clkdiv  XLXI_2 (.clk(clk_100mhz), 
                  .rst(XLXN_7), 
                  .clkdiv(Div[31:0]));
   GND  XLXI_3 (.G(G0));
   VCC  XLXI_4 (.P(V5));
   BUF  XLXI_5 (.I(V5), 
               .O(Buzzer));
   INV  XLXI_6 (.I(RSTN), 
               .O(XLXN_7));
endmodule
