// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module calculateLayer3_exp_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] x;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [7:0] table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0;
reg    table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0;
wire   [57:0] table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0;
wire   [7:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0;
reg    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0;
wire   [25:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0;
wire   [7:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1;
reg    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1;
wire   [25:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1;
wire   [7:0] table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0;
reg    table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0;
wire   [41:0] table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0;
wire   [0:0] es_sign_fu_274_p3;
reg   [0:0] es_sign_reg_1075;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] es_sign_reg_1075_pp0_iter1_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter2_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter3_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter4_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter5_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter6_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter7_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter8_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter9_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter10_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter11_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter12_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter13_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter14_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter15_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter16_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter17_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter18_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter19_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter20_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter21_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter22_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter23_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter24_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter25_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter26_reg;
reg   [0:0] es_sign_reg_1075_pp0_iter27_reg;
wire   [0:0] icmp_ln18_fu_296_p2;
reg   [0:0] icmp_ln18_reg_1080;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter1_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter2_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter3_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter4_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter5_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter6_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter7_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter8_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter9_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter10_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter11_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter12_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter13_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter14_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter15_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter16_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter17_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter18_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter19_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter20_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter21_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter22_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter23_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter24_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter25_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter26_reg;
reg   [0:0] icmp_ln18_reg_1080_pp0_iter27_reg;
wire   [0:0] icmp_ln18_1_fu_302_p2;
reg   [0:0] icmp_ln18_1_reg_1088;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter1_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter2_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter3_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter4_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter5_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter6_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter7_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter8_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter9_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter10_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter11_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter12_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter13_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter14_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter15_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter16_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter17_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter18_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter19_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter20_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter21_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter22_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter23_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter24_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter25_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter26_reg;
reg   [0:0] icmp_ln18_1_reg_1088_pp0_iter27_reg;
wire   [53:0] select_ln224_fu_336_p3;
reg   [53:0] select_ln224_reg_1094;
reg   [53:0] select_ln224_reg_1094_pp0_iter1_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter2_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter3_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter4_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter5_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter6_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter7_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter8_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter9_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter10_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter11_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter12_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter13_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter14_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter15_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter16_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter17_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter18_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter19_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter20_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter21_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter22_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter23_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter24_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter25_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter26_reg;
reg   [53:0] select_ln224_reg_1094_pp0_iter27_reg;
wire   [0:0] tmp_fu_344_p3;
reg   [0:0] tmp_reg_1100;
reg   [0:0] tmp_reg_1100_pp0_iter1_reg;
reg   [0:0] tmp_reg_1100_pp0_iter2_reg;
wire   [11:0] select_ln229_fu_362_p3;
reg   [11:0] select_ln229_reg_1106;
wire   [0:0] icmp_ln309_fu_370_p2;
reg   [0:0] icmp_ln309_reg_1111;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter1_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter2_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter3_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter4_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter5_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter6_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter7_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter8_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter9_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter10_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter11_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter12_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter13_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter14_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter15_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter16_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter17_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter18_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter19_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter20_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter21_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter22_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter23_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter24_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter25_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter26_reg;
reg   [0:0] icmp_ln309_reg_1111_pp0_iter27_reg;
wire  signed [70:0] sext_ln227_fu_383_p1;
reg  signed [70:0] sext_ln227_reg_1119;
reg  signed [70:0] sext_ln227_reg_1119_pp0_iter2_reg;
wire  signed [31:0] sext_ln229_1_fu_387_p1;
reg  signed [31:0] sext_ln229_1_reg_1124;
reg   [63:0] m_fix_l_reg_1129;
reg   [0:0] tmp_6_reg_1135;
reg   [0:0] tmp_6_reg_1135_pp0_iter2_reg;
wire   [58:0] trunc_ln255_fu_445_p1;
reg   [58:0] trunc_ln255_reg_1145;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter2_reg;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter3_reg;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter4_reg;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter5_reg;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter6_reg;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter7_reg;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter8_reg;
reg   [58:0] trunc_ln255_reg_1145_pp0_iter9_reg;
wire   [63:0] shl_ln230_fu_452_p2;
reg   [63:0] shl_ln230_reg_1150;
wire   [63:0] ashr_ln230_fu_457_p2;
reg   [63:0] ashr_ln230_reg_1155;
wire   [0:0] icmp_ln309_2_fu_486_p2;
reg   [0:0] icmp_ln309_2_reg_1165;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter4_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter5_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter6_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter7_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter8_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter9_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter10_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter11_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter12_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter13_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter14_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter15_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter16_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter17_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter18_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter19_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter20_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter21_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter22_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter23_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter24_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter25_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter26_reg;
reg   [0:0] icmp_ln309_2_reg_1165_pp0_iter27_reg;
wire  signed [12:0] r_exp_fu_530_p3;
reg  signed [12:0] r_exp_reg_1170;
reg  signed [12:0] r_exp_reg_1170_pp0_iter5_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter6_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter7_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter8_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter9_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter10_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter11_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter12_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter13_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter14_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter15_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter16_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter17_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter18_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter19_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter20_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter21_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter22_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter23_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter24_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter25_reg;
reg  signed [12:0] r_exp_reg_1170_pp0_iter26_reg;
reg   [57:0] tmp_1_reg_1182;
reg   [7:0] m_diff_hi_reg_1187;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter11_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter12_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter13_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter14_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter15_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter16_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter17_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter18_reg;
reg   [7:0] m_diff_hi_reg_1187_pp0_iter19_reg;
reg   [7:0] Z2_reg_1192;
reg   [7:0] Z2_reg_1192_pp0_iter11_reg;
reg   [7:0] Z2_reg_1192_pp0_iter12_reg;
reg   [7:0] Z2_reg_1192_pp0_iter13_reg;
reg   [7:0] Z2_reg_1192_pp0_iter14_reg;
reg   [7:0] Z2_reg_1192_pp0_iter15_reg;
reg   [7:0] Z2_reg_1192_pp0_iter16_reg;
reg   [7:0] Z2_reg_1192_pp0_iter17_reg;
reg   [7:0] Z2_reg_1192_pp0_iter18_reg;
reg   [7:0] Z2_reg_1192_pp0_iter19_reg;
reg   [7:0] Z2_reg_1192_pp0_iter20_reg;
wire   [7:0] Z3_fu_584_p4;
reg   [7:0] Z3_reg_1199;
reg   [7:0] Z3_reg_1199_pp0_iter11_reg;
wire   [34:0] Z4_fu_594_p1;
reg   [34:0] Z4_reg_1204;
wire   [35:0] exp_Z4_m_1_fu_635_p2;
reg   [35:0] exp_Z4_m_1_reg_1219;
reg   [35:0] exp_Z4_m_1_reg_1219_pp0_iter12_reg;
reg   [35:0] exp_Z4_m_1_reg_1219_pp0_iter13_reg;
reg   [35:0] exp_Z4_m_1_reg_1219_pp0_iter14_reg;
reg   [25:0] f_Z3_reg_1225;
wire   [42:0] exp_Z3_m_1_fu_641_p4;
reg   [42:0] exp_Z3_m_1_reg_1230;
reg   [42:0] exp_Z3_m_1_reg_1230_pp0_iter13_reg;
reg   [42:0] exp_Z3_m_1_reg_1230_pp0_iter14_reg;
reg   [19:0] tmp_2_reg_1245;
wire   [43:0] exp_Z2P_m_1_fu_687_p2;
reg   [43:0] exp_Z2P_m_1_reg_1255;
reg   [43:0] exp_Z2P_m_1_reg_1255_pp0_iter16_reg;
reg   [43:0] exp_Z2P_m_1_reg_1255_pp0_iter17_reg;
reg   [43:0] exp_Z2P_m_1_reg_1255_pp0_iter18_reg;
reg   [43:0] exp_Z2P_m_1_reg_1255_pp0_iter19_reg;
reg   [43:0] exp_Z2P_m_1_reg_1255_pp0_iter20_reg;
reg   [39:0] tmp_3_reg_1261;
reg   [39:0] tmp_3_reg_1261_pp0_iter16_reg;
reg   [39:0] tmp_3_reg_1261_pp0_iter17_reg;
reg   [39:0] tmp_3_reg_1261_pp0_iter18_reg;
reg   [39:0] tmp_3_reg_1261_pp0_iter19_reg;
reg   [39:0] tmp_3_reg_1261_pp0_iter20_reg;
reg   [35:0] tmp_7_reg_1282;
reg   [57:0] exp_Z1_reg_1287;
reg   [57:0] exp_Z1_reg_1287_pp0_iter22_reg;
reg   [57:0] exp_Z1_reg_1287_pp0_iter23_reg;
reg   [57:0] exp_Z1_reg_1287_pp0_iter24_reg;
reg   [57:0] exp_Z1_reg_1287_pp0_iter25_reg;
reg   [49:0] exp_Z1P_m_1_reg_1292;
reg   [49:0] exp_Z1_hi_reg_1297;
wire   [57:0] add_ln297_fu_794_p2;
reg   [57:0] add_ln297_reg_1312;
wire   [99:0] grp_fu_266_p2;
reg   [99:0] mul_ln297_reg_1317;
wire   [106:0] add_ln297_1_fu_809_p2;
reg   [106:0] add_ln297_1_reg_1322;
wire   [0:0] tmp_9_fu_815_p3;
reg   [0:0] tmp_9_reg_1328;
wire   [0:0] icmp_ln309_1_fu_845_p2;
reg   [0:0] icmp_ln309_1_reg_1333;
wire   [0:0] icmp_ln326_fu_851_p2;
reg   [0:0] icmp_ln326_reg_1340;
wire   [10:0] trunc_ln336_fu_857_p1;
reg   [10:0] trunc_ln336_reg_1345;
wire   [63:0] zext_ln114_fu_608_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln119_fu_613_p1;
wire   [63:0] zext_ln138_fu_668_p1;
wire   [63:0] zext_ln292_fu_720_p1;
wire   [42:0] grp_fu_258_p0;
wire   [35:0] grp_fu_258_p1;
wire   [48:0] grp_fu_262_p0;
wire   [43:0] grp_fu_262_p1;
wire   [49:0] grp_fu_266_p0;
wire   [49:0] grp_fu_266_p1;
wire   [63:0] data_fu_270_p1;
wire   [10:0] es_exp_fu_282_p4;
wire   [51:0] es_sig_fu_292_p1;
wire   [11:0] zext_ln486_fu_308_p1;
wire   [52:0] e_frac_fu_318_p3;
wire   [53:0] zext_ln221_fu_326_p1;
wire   [53:0] e_frac_1_fu_330_p2;
wire   [11:0] m_exp_fu_312_p2;
wire   [10:0] sub_ln229_fu_352_p2;
wire  signed [11:0] sext_ln229_fu_358_p1;
wire   [60:0] m_frac_l_fu_376_p3;
wire   [70:0] zext_ln229_fu_390_p1;
wire   [70:0] ashr_ln229_fu_394_p2;
wire   [70:0] shl_ln229_fu_400_p2;
wire   [70:0] m_fix_fu_406_p3;
wire  signed [15:0] m_fix_hi_fu_423_p4;
wire   [63:0] zext_ln230_fu_449_p1;
wire  signed [18:0] shl_ln_fu_462_p3;
wire   [63:0] select_ln230_fu_473_p3;
wire   [70:0] shl_ln2_fu_478_p3;
wire  signed [30:0] grp_fu_1064_p3;
wire   [17:0] trunc_ln243_fu_507_p1;
wire   [12:0] tmp_7_cast_fu_491_p4;
wire   [0:0] icmp_ln243_fu_510_p2;
wire   [12:0] add_ln243_1_fu_516_p2;
wire   [0:0] tmp_8_fu_500_p3;
wire   [12:0] select_ln243_fu_522_p3;
wire   [70:0] grp_fu_253_p2;
wire   [58:0] and_ln_fu_552_p3;
wire   [58:0] m_diff_fu_559_p2;
wire   [7:0] Z4_ind_fu_598_p4;
wire   [9:0] f_Z4_fu_618_p4;
wire   [35:0] zext_ln115_fu_628_p1;
wire   [35:0] zext_ln115_1_fu_631_p1;
wire   [78:0] grp_fu_258_p2;
wire   [35:0] zext_ln130_1_fu_675_p1;
wire   [35:0] add_ln130_fu_678_p2;
wire   [43:0] zext_ln130_fu_683_p1;
wire   [43:0] zext_ln120_fu_672_p1;
wire   [48:0] exp_Z2_m_1_fu_703_p4;
wire   [92:0] grp_fu_262_p2;
wire   [50:0] and_ln1_fu_734_p5;
wire   [43:0] zext_ln145_2_fu_748_p1;
wire   [43:0] add_ln145_fu_751_p2;
wire   [51:0] zext_ln145_1_fu_756_p1;
wire   [51:0] zext_ln145_fu_744_p1;
wire   [51:0] exp_Z1P_m_1_l_fu_760_p2;
wire   [106:0] shl_ln1_fu_799_p3;
wire   [106:0] zext_ln297_2_fu_806_p1;
wire   [12:0] r_exp_1_fu_823_p2;
wire   [12:0] r_exp_2_fu_828_p3;
wire   [2:0] tmp_10_fu_835_p4;
wire   [0:0] xor_ln182_fu_861_p2;
wire   [0:0] and_ln182_1_fu_866_p2;
wire   [0:0] xor_ln18_fu_876_p2;
wire   [0:0] and_ln18_fu_881_p2;
wire   [0:0] and_ln182_fu_871_p2;
wire   [0:0] or_ln185_fu_894_p2;
wire   [63:0] select_ln18_fu_886_p3;
wire   [0:0] tmp_11_fu_912_p3;
wire   [51:0] tmp_4_fu_932_p4;
wire   [51:0] tmp_5_fu_941_p4;
wire   [10:0] out_exp_fu_927_p2;
wire   [51:0] select_ln303_fu_950_p3;
wire   [63:0] t_fu_957_p4;
wire   [63:0] select_ln185_fu_900_p3;
wire   [63:0] bitcast_ln497_fu_967_p1;
wire   [0:0] or_ln309_fu_908_p2;
wire   [0:0] xor_ln309_fu_983_p2;
wire   [0:0] and_ln309_fu_978_p2;
wire   [0:0] and_ln309_1_fu_988_p2;
wire   [0:0] or_ln309_1_fu_993_p2;
wire   [0:0] xor_ln18_1_fu_999_p2;
wire   [0:0] and_ln309_2_fu_1004_p2;
wire   [63:0] select_ln310_fu_919_p3;
wire   [63:0] select_ln18_1_fu_971_p3;
wire   [0:0] xor_ln309_1_fu_1018_p2;
wire   [0:0] or_ln309_2_fu_1029_p2;
wire   [0:0] and_ln309_3_fu_1024_p2;
wire   [0:0] xor_ln309_2_fu_1033_p2;
wire   [0:0] or_ln309_3_fu_1039_p2;
wire   [0:0] and_ln309_4_fu_1045_p2;
wire   [0:0] and_ln309_5_fu_1051_p2;
wire   [63:0] select_ln309_fu_1010_p3;
wire   [14:0] grp_fu_1064_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to27;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [78:0] grp_fu_258_p00;
wire   [78:0] grp_fu_258_p10;
wire   [92:0] grp_fu_262_p00;
wire   [92:0] grp_fu_262_p10;
wire   [99:0] grp_fu_266_p00;
wire   [99:0] grp_fu_266_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
end

calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0),
    .ce0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0),
    .q0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0)
);

calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0),
    .ce0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0),
    .q0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0),
    .address1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1),
    .ce1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1),
    .q1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1)
);

calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0),
    .ce0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0),
    .q0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0)
);

calculateLayer3_mul_13s_71s_71_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_5_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_exp_reg_1170),
    .din1(71'd1636647506585939924452),
    .ce(1'b1),
    .dout(grp_fu_253_p2)
);

calculateLayer3_mul_43ns_36ns_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_3_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_258_p0),
    .din1(grp_fu_258_p1),
    .ce(1'b1),
    .dout(grp_fu_258_p2)
);

calculateLayer3_mul_49ns_44ns_93_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_5_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(1'b1),
    .dout(grp_fu_262_p2)
);

calculateLayer3_mul_50ns_50ns_100_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_5_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_266_p0),
    .din1(grp_fu_266_p1),
    .ce(1'b1),
    .dout(grp_fu_266_p2)
);

calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_fu_423_p4),
    .din1(grp_fu_1064_p1),
    .din2(shl_ln_fu_462_p3),
    .ce(1'b1),
    .dout(grp_fu_1064_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Z2_reg_1192 <= {{m_diff_fu_559_p2[50:43]}};
        Z2_reg_1192_pp0_iter11_reg <= Z2_reg_1192;
        Z2_reg_1192_pp0_iter12_reg <= Z2_reg_1192_pp0_iter11_reg;
        Z2_reg_1192_pp0_iter13_reg <= Z2_reg_1192_pp0_iter12_reg;
        Z2_reg_1192_pp0_iter14_reg <= Z2_reg_1192_pp0_iter13_reg;
        Z2_reg_1192_pp0_iter15_reg <= Z2_reg_1192_pp0_iter14_reg;
        Z2_reg_1192_pp0_iter16_reg <= Z2_reg_1192_pp0_iter15_reg;
        Z2_reg_1192_pp0_iter17_reg <= Z2_reg_1192_pp0_iter16_reg;
        Z2_reg_1192_pp0_iter18_reg <= Z2_reg_1192_pp0_iter17_reg;
        Z2_reg_1192_pp0_iter19_reg <= Z2_reg_1192_pp0_iter18_reg;
        Z2_reg_1192_pp0_iter20_reg <= Z2_reg_1192_pp0_iter19_reg;
        Z3_reg_1199 <= {{m_diff_fu_559_p2[42:35]}};
        Z3_reg_1199_pp0_iter11_reg <= Z3_reg_1199;
        Z4_reg_1204 <= Z4_fu_594_p1;
        add_ln297_1_reg_1322 <= add_ln297_1_fu_809_p2;
        add_ln297_reg_1312 <= add_ln297_fu_794_p2;
        ashr_ln230_reg_1155 <= ashr_ln230_fu_457_p2;
        es_sign_reg_1075_pp0_iter10_reg <= es_sign_reg_1075_pp0_iter9_reg;
        es_sign_reg_1075_pp0_iter11_reg <= es_sign_reg_1075_pp0_iter10_reg;
        es_sign_reg_1075_pp0_iter12_reg <= es_sign_reg_1075_pp0_iter11_reg;
        es_sign_reg_1075_pp0_iter13_reg <= es_sign_reg_1075_pp0_iter12_reg;
        es_sign_reg_1075_pp0_iter14_reg <= es_sign_reg_1075_pp0_iter13_reg;
        es_sign_reg_1075_pp0_iter15_reg <= es_sign_reg_1075_pp0_iter14_reg;
        es_sign_reg_1075_pp0_iter16_reg <= es_sign_reg_1075_pp0_iter15_reg;
        es_sign_reg_1075_pp0_iter17_reg <= es_sign_reg_1075_pp0_iter16_reg;
        es_sign_reg_1075_pp0_iter18_reg <= es_sign_reg_1075_pp0_iter17_reg;
        es_sign_reg_1075_pp0_iter19_reg <= es_sign_reg_1075_pp0_iter18_reg;
        es_sign_reg_1075_pp0_iter20_reg <= es_sign_reg_1075_pp0_iter19_reg;
        es_sign_reg_1075_pp0_iter21_reg <= es_sign_reg_1075_pp0_iter20_reg;
        es_sign_reg_1075_pp0_iter22_reg <= es_sign_reg_1075_pp0_iter21_reg;
        es_sign_reg_1075_pp0_iter23_reg <= es_sign_reg_1075_pp0_iter22_reg;
        es_sign_reg_1075_pp0_iter24_reg <= es_sign_reg_1075_pp0_iter23_reg;
        es_sign_reg_1075_pp0_iter25_reg <= es_sign_reg_1075_pp0_iter24_reg;
        es_sign_reg_1075_pp0_iter26_reg <= es_sign_reg_1075_pp0_iter25_reg;
        es_sign_reg_1075_pp0_iter27_reg <= es_sign_reg_1075_pp0_iter26_reg;
        es_sign_reg_1075_pp0_iter2_reg <= es_sign_reg_1075_pp0_iter1_reg;
        es_sign_reg_1075_pp0_iter3_reg <= es_sign_reg_1075_pp0_iter2_reg;
        es_sign_reg_1075_pp0_iter4_reg <= es_sign_reg_1075_pp0_iter3_reg;
        es_sign_reg_1075_pp0_iter5_reg <= es_sign_reg_1075_pp0_iter4_reg;
        es_sign_reg_1075_pp0_iter6_reg <= es_sign_reg_1075_pp0_iter5_reg;
        es_sign_reg_1075_pp0_iter7_reg <= es_sign_reg_1075_pp0_iter6_reg;
        es_sign_reg_1075_pp0_iter8_reg <= es_sign_reg_1075_pp0_iter7_reg;
        es_sign_reg_1075_pp0_iter9_reg <= es_sign_reg_1075_pp0_iter8_reg;
        exp_Z1P_m_1_reg_1292 <= {{exp_Z1P_m_1_l_fu_760_p2[51:2]}};
        exp_Z1_hi_reg_1297 <= {{table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0[57:8]}};
        exp_Z1_reg_1287 <= table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0;
        exp_Z1_reg_1287_pp0_iter22_reg <= exp_Z1_reg_1287;
        exp_Z1_reg_1287_pp0_iter23_reg <= exp_Z1_reg_1287_pp0_iter22_reg;
        exp_Z1_reg_1287_pp0_iter24_reg <= exp_Z1_reg_1287_pp0_iter23_reg;
        exp_Z1_reg_1287_pp0_iter25_reg <= exp_Z1_reg_1287_pp0_iter24_reg;
        exp_Z2P_m_1_reg_1255 <= exp_Z2P_m_1_fu_687_p2;
        exp_Z2P_m_1_reg_1255_pp0_iter16_reg <= exp_Z2P_m_1_reg_1255;
        exp_Z2P_m_1_reg_1255_pp0_iter17_reg <= exp_Z2P_m_1_reg_1255_pp0_iter16_reg;
        exp_Z2P_m_1_reg_1255_pp0_iter18_reg <= exp_Z2P_m_1_reg_1255_pp0_iter17_reg;
        exp_Z2P_m_1_reg_1255_pp0_iter19_reg <= exp_Z2P_m_1_reg_1255_pp0_iter18_reg;
        exp_Z2P_m_1_reg_1255_pp0_iter20_reg <= exp_Z2P_m_1_reg_1255_pp0_iter19_reg;
        exp_Z3_m_1_reg_1230[25 : 0] <= exp_Z3_m_1_fu_641_p4[25 : 0];
exp_Z3_m_1_reg_1230[42 : 35] <= exp_Z3_m_1_fu_641_p4[42 : 35];
        exp_Z3_m_1_reg_1230_pp0_iter13_reg[25 : 0] <= exp_Z3_m_1_reg_1230[25 : 0];
exp_Z3_m_1_reg_1230_pp0_iter13_reg[42 : 35] <= exp_Z3_m_1_reg_1230[42 : 35];
        exp_Z3_m_1_reg_1230_pp0_iter14_reg[25 : 0] <= exp_Z3_m_1_reg_1230_pp0_iter13_reg[25 : 0];
exp_Z3_m_1_reg_1230_pp0_iter14_reg[42 : 35] <= exp_Z3_m_1_reg_1230_pp0_iter13_reg[42 : 35];
        exp_Z4_m_1_reg_1219 <= exp_Z4_m_1_fu_635_p2;
        exp_Z4_m_1_reg_1219_pp0_iter12_reg <= exp_Z4_m_1_reg_1219;
        exp_Z4_m_1_reg_1219_pp0_iter13_reg <= exp_Z4_m_1_reg_1219_pp0_iter12_reg;
        exp_Z4_m_1_reg_1219_pp0_iter14_reg <= exp_Z4_m_1_reg_1219_pp0_iter13_reg;
        icmp_ln18_1_reg_1088_pp0_iter10_reg <= icmp_ln18_1_reg_1088_pp0_iter9_reg;
        icmp_ln18_1_reg_1088_pp0_iter11_reg <= icmp_ln18_1_reg_1088_pp0_iter10_reg;
        icmp_ln18_1_reg_1088_pp0_iter12_reg <= icmp_ln18_1_reg_1088_pp0_iter11_reg;
        icmp_ln18_1_reg_1088_pp0_iter13_reg <= icmp_ln18_1_reg_1088_pp0_iter12_reg;
        icmp_ln18_1_reg_1088_pp0_iter14_reg <= icmp_ln18_1_reg_1088_pp0_iter13_reg;
        icmp_ln18_1_reg_1088_pp0_iter15_reg <= icmp_ln18_1_reg_1088_pp0_iter14_reg;
        icmp_ln18_1_reg_1088_pp0_iter16_reg <= icmp_ln18_1_reg_1088_pp0_iter15_reg;
        icmp_ln18_1_reg_1088_pp0_iter17_reg <= icmp_ln18_1_reg_1088_pp0_iter16_reg;
        icmp_ln18_1_reg_1088_pp0_iter18_reg <= icmp_ln18_1_reg_1088_pp0_iter17_reg;
        icmp_ln18_1_reg_1088_pp0_iter19_reg <= icmp_ln18_1_reg_1088_pp0_iter18_reg;
        icmp_ln18_1_reg_1088_pp0_iter20_reg <= icmp_ln18_1_reg_1088_pp0_iter19_reg;
        icmp_ln18_1_reg_1088_pp0_iter21_reg <= icmp_ln18_1_reg_1088_pp0_iter20_reg;
        icmp_ln18_1_reg_1088_pp0_iter22_reg <= icmp_ln18_1_reg_1088_pp0_iter21_reg;
        icmp_ln18_1_reg_1088_pp0_iter23_reg <= icmp_ln18_1_reg_1088_pp0_iter22_reg;
        icmp_ln18_1_reg_1088_pp0_iter24_reg <= icmp_ln18_1_reg_1088_pp0_iter23_reg;
        icmp_ln18_1_reg_1088_pp0_iter25_reg <= icmp_ln18_1_reg_1088_pp0_iter24_reg;
        icmp_ln18_1_reg_1088_pp0_iter26_reg <= icmp_ln18_1_reg_1088_pp0_iter25_reg;
        icmp_ln18_1_reg_1088_pp0_iter27_reg <= icmp_ln18_1_reg_1088_pp0_iter26_reg;
        icmp_ln18_1_reg_1088_pp0_iter2_reg <= icmp_ln18_1_reg_1088_pp0_iter1_reg;
        icmp_ln18_1_reg_1088_pp0_iter3_reg <= icmp_ln18_1_reg_1088_pp0_iter2_reg;
        icmp_ln18_1_reg_1088_pp0_iter4_reg <= icmp_ln18_1_reg_1088_pp0_iter3_reg;
        icmp_ln18_1_reg_1088_pp0_iter5_reg <= icmp_ln18_1_reg_1088_pp0_iter4_reg;
        icmp_ln18_1_reg_1088_pp0_iter6_reg <= icmp_ln18_1_reg_1088_pp0_iter5_reg;
        icmp_ln18_1_reg_1088_pp0_iter7_reg <= icmp_ln18_1_reg_1088_pp0_iter6_reg;
        icmp_ln18_1_reg_1088_pp0_iter8_reg <= icmp_ln18_1_reg_1088_pp0_iter7_reg;
        icmp_ln18_1_reg_1088_pp0_iter9_reg <= icmp_ln18_1_reg_1088_pp0_iter8_reg;
        icmp_ln18_reg_1080_pp0_iter10_reg <= icmp_ln18_reg_1080_pp0_iter9_reg;
        icmp_ln18_reg_1080_pp0_iter11_reg <= icmp_ln18_reg_1080_pp0_iter10_reg;
        icmp_ln18_reg_1080_pp0_iter12_reg <= icmp_ln18_reg_1080_pp0_iter11_reg;
        icmp_ln18_reg_1080_pp0_iter13_reg <= icmp_ln18_reg_1080_pp0_iter12_reg;
        icmp_ln18_reg_1080_pp0_iter14_reg <= icmp_ln18_reg_1080_pp0_iter13_reg;
        icmp_ln18_reg_1080_pp0_iter15_reg <= icmp_ln18_reg_1080_pp0_iter14_reg;
        icmp_ln18_reg_1080_pp0_iter16_reg <= icmp_ln18_reg_1080_pp0_iter15_reg;
        icmp_ln18_reg_1080_pp0_iter17_reg <= icmp_ln18_reg_1080_pp0_iter16_reg;
        icmp_ln18_reg_1080_pp0_iter18_reg <= icmp_ln18_reg_1080_pp0_iter17_reg;
        icmp_ln18_reg_1080_pp0_iter19_reg <= icmp_ln18_reg_1080_pp0_iter18_reg;
        icmp_ln18_reg_1080_pp0_iter20_reg <= icmp_ln18_reg_1080_pp0_iter19_reg;
        icmp_ln18_reg_1080_pp0_iter21_reg <= icmp_ln18_reg_1080_pp0_iter20_reg;
        icmp_ln18_reg_1080_pp0_iter22_reg <= icmp_ln18_reg_1080_pp0_iter21_reg;
        icmp_ln18_reg_1080_pp0_iter23_reg <= icmp_ln18_reg_1080_pp0_iter22_reg;
        icmp_ln18_reg_1080_pp0_iter24_reg <= icmp_ln18_reg_1080_pp0_iter23_reg;
        icmp_ln18_reg_1080_pp0_iter25_reg <= icmp_ln18_reg_1080_pp0_iter24_reg;
        icmp_ln18_reg_1080_pp0_iter26_reg <= icmp_ln18_reg_1080_pp0_iter25_reg;
        icmp_ln18_reg_1080_pp0_iter27_reg <= icmp_ln18_reg_1080_pp0_iter26_reg;
        icmp_ln18_reg_1080_pp0_iter2_reg <= icmp_ln18_reg_1080_pp0_iter1_reg;
        icmp_ln18_reg_1080_pp0_iter3_reg <= icmp_ln18_reg_1080_pp0_iter2_reg;
        icmp_ln18_reg_1080_pp0_iter4_reg <= icmp_ln18_reg_1080_pp0_iter3_reg;
        icmp_ln18_reg_1080_pp0_iter5_reg <= icmp_ln18_reg_1080_pp0_iter4_reg;
        icmp_ln18_reg_1080_pp0_iter6_reg <= icmp_ln18_reg_1080_pp0_iter5_reg;
        icmp_ln18_reg_1080_pp0_iter7_reg <= icmp_ln18_reg_1080_pp0_iter6_reg;
        icmp_ln18_reg_1080_pp0_iter8_reg <= icmp_ln18_reg_1080_pp0_iter7_reg;
        icmp_ln18_reg_1080_pp0_iter9_reg <= icmp_ln18_reg_1080_pp0_iter8_reg;
        icmp_ln309_1_reg_1333 <= icmp_ln309_1_fu_845_p2;
        icmp_ln309_2_reg_1165 <= icmp_ln309_2_fu_486_p2;
        icmp_ln309_2_reg_1165_pp0_iter10_reg <= icmp_ln309_2_reg_1165_pp0_iter9_reg;
        icmp_ln309_2_reg_1165_pp0_iter11_reg <= icmp_ln309_2_reg_1165_pp0_iter10_reg;
        icmp_ln309_2_reg_1165_pp0_iter12_reg <= icmp_ln309_2_reg_1165_pp0_iter11_reg;
        icmp_ln309_2_reg_1165_pp0_iter13_reg <= icmp_ln309_2_reg_1165_pp0_iter12_reg;
        icmp_ln309_2_reg_1165_pp0_iter14_reg <= icmp_ln309_2_reg_1165_pp0_iter13_reg;
        icmp_ln309_2_reg_1165_pp0_iter15_reg <= icmp_ln309_2_reg_1165_pp0_iter14_reg;
        icmp_ln309_2_reg_1165_pp0_iter16_reg <= icmp_ln309_2_reg_1165_pp0_iter15_reg;
        icmp_ln309_2_reg_1165_pp0_iter17_reg <= icmp_ln309_2_reg_1165_pp0_iter16_reg;
        icmp_ln309_2_reg_1165_pp0_iter18_reg <= icmp_ln309_2_reg_1165_pp0_iter17_reg;
        icmp_ln309_2_reg_1165_pp0_iter19_reg <= icmp_ln309_2_reg_1165_pp0_iter18_reg;
        icmp_ln309_2_reg_1165_pp0_iter20_reg <= icmp_ln309_2_reg_1165_pp0_iter19_reg;
        icmp_ln309_2_reg_1165_pp0_iter21_reg <= icmp_ln309_2_reg_1165_pp0_iter20_reg;
        icmp_ln309_2_reg_1165_pp0_iter22_reg <= icmp_ln309_2_reg_1165_pp0_iter21_reg;
        icmp_ln309_2_reg_1165_pp0_iter23_reg <= icmp_ln309_2_reg_1165_pp0_iter22_reg;
        icmp_ln309_2_reg_1165_pp0_iter24_reg <= icmp_ln309_2_reg_1165_pp0_iter23_reg;
        icmp_ln309_2_reg_1165_pp0_iter25_reg <= icmp_ln309_2_reg_1165_pp0_iter24_reg;
        icmp_ln309_2_reg_1165_pp0_iter26_reg <= icmp_ln309_2_reg_1165_pp0_iter25_reg;
        icmp_ln309_2_reg_1165_pp0_iter27_reg <= icmp_ln309_2_reg_1165_pp0_iter26_reg;
        icmp_ln309_2_reg_1165_pp0_iter4_reg <= icmp_ln309_2_reg_1165;
        icmp_ln309_2_reg_1165_pp0_iter5_reg <= icmp_ln309_2_reg_1165_pp0_iter4_reg;
        icmp_ln309_2_reg_1165_pp0_iter6_reg <= icmp_ln309_2_reg_1165_pp0_iter5_reg;
        icmp_ln309_2_reg_1165_pp0_iter7_reg <= icmp_ln309_2_reg_1165_pp0_iter6_reg;
        icmp_ln309_2_reg_1165_pp0_iter8_reg <= icmp_ln309_2_reg_1165_pp0_iter7_reg;
        icmp_ln309_2_reg_1165_pp0_iter9_reg <= icmp_ln309_2_reg_1165_pp0_iter8_reg;
        icmp_ln309_reg_1111_pp0_iter10_reg <= icmp_ln309_reg_1111_pp0_iter9_reg;
        icmp_ln309_reg_1111_pp0_iter11_reg <= icmp_ln309_reg_1111_pp0_iter10_reg;
        icmp_ln309_reg_1111_pp0_iter12_reg <= icmp_ln309_reg_1111_pp0_iter11_reg;
        icmp_ln309_reg_1111_pp0_iter13_reg <= icmp_ln309_reg_1111_pp0_iter12_reg;
        icmp_ln309_reg_1111_pp0_iter14_reg <= icmp_ln309_reg_1111_pp0_iter13_reg;
        icmp_ln309_reg_1111_pp0_iter15_reg <= icmp_ln309_reg_1111_pp0_iter14_reg;
        icmp_ln309_reg_1111_pp0_iter16_reg <= icmp_ln309_reg_1111_pp0_iter15_reg;
        icmp_ln309_reg_1111_pp0_iter17_reg <= icmp_ln309_reg_1111_pp0_iter16_reg;
        icmp_ln309_reg_1111_pp0_iter18_reg <= icmp_ln309_reg_1111_pp0_iter17_reg;
        icmp_ln309_reg_1111_pp0_iter19_reg <= icmp_ln309_reg_1111_pp0_iter18_reg;
        icmp_ln309_reg_1111_pp0_iter20_reg <= icmp_ln309_reg_1111_pp0_iter19_reg;
        icmp_ln309_reg_1111_pp0_iter21_reg <= icmp_ln309_reg_1111_pp0_iter20_reg;
        icmp_ln309_reg_1111_pp0_iter22_reg <= icmp_ln309_reg_1111_pp0_iter21_reg;
        icmp_ln309_reg_1111_pp0_iter23_reg <= icmp_ln309_reg_1111_pp0_iter22_reg;
        icmp_ln309_reg_1111_pp0_iter24_reg <= icmp_ln309_reg_1111_pp0_iter23_reg;
        icmp_ln309_reg_1111_pp0_iter25_reg <= icmp_ln309_reg_1111_pp0_iter24_reg;
        icmp_ln309_reg_1111_pp0_iter26_reg <= icmp_ln309_reg_1111_pp0_iter25_reg;
        icmp_ln309_reg_1111_pp0_iter27_reg <= icmp_ln309_reg_1111_pp0_iter26_reg;
        icmp_ln309_reg_1111_pp0_iter2_reg <= icmp_ln309_reg_1111_pp0_iter1_reg;
        icmp_ln309_reg_1111_pp0_iter3_reg <= icmp_ln309_reg_1111_pp0_iter2_reg;
        icmp_ln309_reg_1111_pp0_iter4_reg <= icmp_ln309_reg_1111_pp0_iter3_reg;
        icmp_ln309_reg_1111_pp0_iter5_reg <= icmp_ln309_reg_1111_pp0_iter4_reg;
        icmp_ln309_reg_1111_pp0_iter6_reg <= icmp_ln309_reg_1111_pp0_iter5_reg;
        icmp_ln309_reg_1111_pp0_iter7_reg <= icmp_ln309_reg_1111_pp0_iter6_reg;
        icmp_ln309_reg_1111_pp0_iter8_reg <= icmp_ln309_reg_1111_pp0_iter7_reg;
        icmp_ln309_reg_1111_pp0_iter9_reg <= icmp_ln309_reg_1111_pp0_iter8_reg;
        icmp_ln326_reg_1340 <= icmp_ln326_fu_851_p2;
        m_diff_hi_reg_1187 <= {{m_diff_fu_559_p2[58:51]}};
        m_diff_hi_reg_1187_pp0_iter11_reg <= m_diff_hi_reg_1187;
        m_diff_hi_reg_1187_pp0_iter12_reg <= m_diff_hi_reg_1187_pp0_iter11_reg;
        m_diff_hi_reg_1187_pp0_iter13_reg <= m_diff_hi_reg_1187_pp0_iter12_reg;
        m_diff_hi_reg_1187_pp0_iter14_reg <= m_diff_hi_reg_1187_pp0_iter13_reg;
        m_diff_hi_reg_1187_pp0_iter15_reg <= m_diff_hi_reg_1187_pp0_iter14_reg;
        m_diff_hi_reg_1187_pp0_iter16_reg <= m_diff_hi_reg_1187_pp0_iter15_reg;
        m_diff_hi_reg_1187_pp0_iter17_reg <= m_diff_hi_reg_1187_pp0_iter16_reg;
        m_diff_hi_reg_1187_pp0_iter18_reg <= m_diff_hi_reg_1187_pp0_iter17_reg;
        m_diff_hi_reg_1187_pp0_iter19_reg <= m_diff_hi_reg_1187_pp0_iter18_reg;
        mul_ln297_reg_1317 <= grp_fu_266_p2;
        r_exp_reg_1170 <= r_exp_fu_530_p3;
        r_exp_reg_1170_pp0_iter10_reg <= r_exp_reg_1170_pp0_iter9_reg;
        r_exp_reg_1170_pp0_iter11_reg <= r_exp_reg_1170_pp0_iter10_reg;
        r_exp_reg_1170_pp0_iter12_reg <= r_exp_reg_1170_pp0_iter11_reg;
        r_exp_reg_1170_pp0_iter13_reg <= r_exp_reg_1170_pp0_iter12_reg;
        r_exp_reg_1170_pp0_iter14_reg <= r_exp_reg_1170_pp0_iter13_reg;
        r_exp_reg_1170_pp0_iter15_reg <= r_exp_reg_1170_pp0_iter14_reg;
        r_exp_reg_1170_pp0_iter16_reg <= r_exp_reg_1170_pp0_iter15_reg;
        r_exp_reg_1170_pp0_iter17_reg <= r_exp_reg_1170_pp0_iter16_reg;
        r_exp_reg_1170_pp0_iter18_reg <= r_exp_reg_1170_pp0_iter17_reg;
        r_exp_reg_1170_pp0_iter19_reg <= r_exp_reg_1170_pp0_iter18_reg;
        r_exp_reg_1170_pp0_iter20_reg <= r_exp_reg_1170_pp0_iter19_reg;
        r_exp_reg_1170_pp0_iter21_reg <= r_exp_reg_1170_pp0_iter20_reg;
        r_exp_reg_1170_pp0_iter22_reg <= r_exp_reg_1170_pp0_iter21_reg;
        r_exp_reg_1170_pp0_iter23_reg <= r_exp_reg_1170_pp0_iter22_reg;
        r_exp_reg_1170_pp0_iter24_reg <= r_exp_reg_1170_pp0_iter23_reg;
        r_exp_reg_1170_pp0_iter25_reg <= r_exp_reg_1170_pp0_iter24_reg;
        r_exp_reg_1170_pp0_iter26_reg <= r_exp_reg_1170_pp0_iter25_reg;
        r_exp_reg_1170_pp0_iter5_reg <= r_exp_reg_1170;
        r_exp_reg_1170_pp0_iter6_reg <= r_exp_reg_1170_pp0_iter5_reg;
        r_exp_reg_1170_pp0_iter7_reg <= r_exp_reg_1170_pp0_iter6_reg;
        r_exp_reg_1170_pp0_iter8_reg <= r_exp_reg_1170_pp0_iter7_reg;
        r_exp_reg_1170_pp0_iter9_reg <= r_exp_reg_1170_pp0_iter8_reg;
        select_ln224_reg_1094_pp0_iter10_reg <= select_ln224_reg_1094_pp0_iter9_reg;
        select_ln224_reg_1094_pp0_iter11_reg <= select_ln224_reg_1094_pp0_iter10_reg;
        select_ln224_reg_1094_pp0_iter12_reg <= select_ln224_reg_1094_pp0_iter11_reg;
        select_ln224_reg_1094_pp0_iter13_reg <= select_ln224_reg_1094_pp0_iter12_reg;
        select_ln224_reg_1094_pp0_iter14_reg <= select_ln224_reg_1094_pp0_iter13_reg;
        select_ln224_reg_1094_pp0_iter15_reg <= select_ln224_reg_1094_pp0_iter14_reg;
        select_ln224_reg_1094_pp0_iter16_reg <= select_ln224_reg_1094_pp0_iter15_reg;
        select_ln224_reg_1094_pp0_iter17_reg <= select_ln224_reg_1094_pp0_iter16_reg;
        select_ln224_reg_1094_pp0_iter18_reg <= select_ln224_reg_1094_pp0_iter17_reg;
        select_ln224_reg_1094_pp0_iter19_reg <= select_ln224_reg_1094_pp0_iter18_reg;
        select_ln224_reg_1094_pp0_iter20_reg <= select_ln224_reg_1094_pp0_iter19_reg;
        select_ln224_reg_1094_pp0_iter21_reg <= select_ln224_reg_1094_pp0_iter20_reg;
        select_ln224_reg_1094_pp0_iter22_reg <= select_ln224_reg_1094_pp0_iter21_reg;
        select_ln224_reg_1094_pp0_iter23_reg <= select_ln224_reg_1094_pp0_iter22_reg;
        select_ln224_reg_1094_pp0_iter24_reg <= select_ln224_reg_1094_pp0_iter23_reg;
        select_ln224_reg_1094_pp0_iter25_reg <= select_ln224_reg_1094_pp0_iter24_reg;
        select_ln224_reg_1094_pp0_iter26_reg <= select_ln224_reg_1094_pp0_iter25_reg;
        select_ln224_reg_1094_pp0_iter27_reg <= select_ln224_reg_1094_pp0_iter26_reg;
        select_ln224_reg_1094_pp0_iter2_reg <= select_ln224_reg_1094_pp0_iter1_reg;
        select_ln224_reg_1094_pp0_iter3_reg <= select_ln224_reg_1094_pp0_iter2_reg;
        select_ln224_reg_1094_pp0_iter4_reg <= select_ln224_reg_1094_pp0_iter3_reg;
        select_ln224_reg_1094_pp0_iter5_reg <= select_ln224_reg_1094_pp0_iter4_reg;
        select_ln224_reg_1094_pp0_iter6_reg <= select_ln224_reg_1094_pp0_iter5_reg;
        select_ln224_reg_1094_pp0_iter7_reg <= select_ln224_reg_1094_pp0_iter6_reg;
        select_ln224_reg_1094_pp0_iter8_reg <= select_ln224_reg_1094_pp0_iter7_reg;
        select_ln224_reg_1094_pp0_iter9_reg <= select_ln224_reg_1094_pp0_iter8_reg;
        sext_ln227_reg_1119_pp0_iter2_reg[70 : 7] <= sext_ln227_reg_1119[70 : 7];
        shl_ln230_reg_1150 <= shl_ln230_fu_452_p2;
        tmp_1_reg_1182 <= {{grp_fu_253_p2[70:13]}};
        tmp_2_reg_1245 <= {{grp_fu_258_p2[78:59]}};
        tmp_3_reg_1261 <= {{table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0[41:2]}};
        tmp_3_reg_1261_pp0_iter16_reg <= tmp_3_reg_1261;
        tmp_3_reg_1261_pp0_iter17_reg <= tmp_3_reg_1261_pp0_iter16_reg;
        tmp_3_reg_1261_pp0_iter18_reg <= tmp_3_reg_1261_pp0_iter17_reg;
        tmp_3_reg_1261_pp0_iter19_reg <= tmp_3_reg_1261_pp0_iter18_reg;
        tmp_3_reg_1261_pp0_iter20_reg <= tmp_3_reg_1261_pp0_iter19_reg;
        tmp_6_reg_1135_pp0_iter2_reg <= tmp_6_reg_1135;
        tmp_7_reg_1282 <= {{grp_fu_262_p2[92:57]}};
        tmp_9_reg_1328 <= add_ln297_1_fu_809_p2[32'd106];
        tmp_reg_1100_pp0_iter2_reg <= tmp_reg_1100_pp0_iter1_reg;
        trunc_ln255_reg_1145_pp0_iter2_reg <= trunc_ln255_reg_1145;
        trunc_ln255_reg_1145_pp0_iter3_reg <= trunc_ln255_reg_1145_pp0_iter2_reg;
        trunc_ln255_reg_1145_pp0_iter4_reg <= trunc_ln255_reg_1145_pp0_iter3_reg;
        trunc_ln255_reg_1145_pp0_iter5_reg <= trunc_ln255_reg_1145_pp0_iter4_reg;
        trunc_ln255_reg_1145_pp0_iter6_reg <= trunc_ln255_reg_1145_pp0_iter5_reg;
        trunc_ln255_reg_1145_pp0_iter7_reg <= trunc_ln255_reg_1145_pp0_iter6_reg;
        trunc_ln255_reg_1145_pp0_iter8_reg <= trunc_ln255_reg_1145_pp0_iter7_reg;
        trunc_ln255_reg_1145_pp0_iter9_reg <= trunc_ln255_reg_1145_pp0_iter8_reg;
        trunc_ln336_reg_1345 <= trunc_ln336_fu_857_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        es_sign_reg_1075 <= data_fu_270_p1[32'd63];
        es_sign_reg_1075_pp0_iter1_reg <= es_sign_reg_1075;
        icmp_ln18_1_reg_1088 <= icmp_ln18_1_fu_302_p2;
        icmp_ln18_1_reg_1088_pp0_iter1_reg <= icmp_ln18_1_reg_1088;
        icmp_ln18_reg_1080 <= icmp_ln18_fu_296_p2;
        icmp_ln18_reg_1080_pp0_iter1_reg <= icmp_ln18_reg_1080;
        icmp_ln309_reg_1111 <= icmp_ln309_fu_370_p2;
        icmp_ln309_reg_1111_pp0_iter1_reg <= icmp_ln309_reg_1111;
        m_fix_l_reg_1129 <= {{m_fix_fu_406_p3[70:7]}};
        select_ln224_reg_1094 <= select_ln224_fu_336_p3;
        select_ln224_reg_1094_pp0_iter1_reg <= select_ln224_reg_1094;
        select_ln229_reg_1106 <= select_ln229_fu_362_p3;
        sext_ln227_reg_1119[70 : 7] <= sext_ln227_fu_383_p1[70 : 7];
        sext_ln229_1_reg_1124 <= sext_ln229_1_fu_387_p1;
        tmp_6_reg_1135 <= m_fix_fu_406_p3[32'd70];
        tmp_reg_1100 <= m_exp_fu_312_p2[32'd11];
        tmp_reg_1100_pp0_iter1_reg <= tmp_reg_1100;
        trunc_ln255_reg_1145 <= trunc_ln255_fu_445_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        f_Z3_reg_1225 <= table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) 
    & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to27 = 1'b1;
    end else begin
        ap_idle_pp0_0to27 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to27 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0 = 1'b1;
    end else begin
        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0 = 1'b1;
    end else begin
        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0 = 1'b1;
    end else begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1 = 1'b1;
    end else begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z3_fu_584_p4 = {{m_diff_fu_559_p2[42:35]}};

assign Z4_fu_594_p1 = m_diff_fu_559_p2[34:0];

assign Z4_ind_fu_598_p4 = {{m_diff_fu_559_p2[34:27]}};

assign add_ln130_fu_678_p2 = (exp_Z4_m_1_reg_1219_pp0_iter14_reg + zext_ln130_1_fu_675_p1);

assign add_ln145_fu_751_p2 = (exp_Z2P_m_1_reg_1255_pp0_iter20_reg + zext_ln145_2_fu_748_p1);

assign add_ln243_1_fu_516_p2 = (tmp_7_cast_fu_491_p4 + 13'd1);

assign add_ln297_1_fu_809_p2 = (shl_ln1_fu_799_p3 + zext_ln297_2_fu_806_p1);

assign add_ln297_fu_794_p2 = (exp_Z1_reg_1287_pp0_iter25_reg + 58'd16);

assign and_ln182_1_fu_866_p2 = (xor_ln182_fu_861_p2 & icmp_ln18_1_reg_1088_pp0_iter27_reg);

assign and_ln182_fu_871_p2 = (icmp_ln18_reg_1080_pp0_iter27_reg & and_ln182_1_fu_866_p2);

assign and_ln18_fu_881_p2 = (xor_ln18_fu_876_p2 & icmp_ln18_reg_1080_pp0_iter27_reg);

assign and_ln1_fu_734_p5 = {{{{Z2_reg_1192_pp0_iter20_reg}, {1'd0}}, {tmp_3_reg_1261_pp0_iter20_reg}}, {2'd0}};

assign and_ln309_1_fu_988_p2 = (xor_ln309_fu_983_p2 & icmp_ln309_1_reg_1333);

assign and_ln309_2_fu_1004_p2 = (xor_ln18_1_fu_999_p2 & or_ln309_1_fu_993_p2);

assign and_ln309_3_fu_1024_p2 = (xor_ln309_1_fu_1018_p2 & icmp_ln309_reg_1111_pp0_iter27_reg);

assign and_ln309_4_fu_1045_p2 = (xor_ln18_1_fu_999_p2 & or_ln309_3_fu_1039_p2);

assign and_ln309_5_fu_1051_p2 = (icmp_ln326_reg_1340 & and_ln309_4_fu_1045_p2);

assign and_ln309_fu_978_p2 = (or_ln309_fu_908_p2 & icmp_ln309_reg_1111_pp0_iter27_reg);

assign and_ln_fu_552_p3 = {{tmp_1_reg_1182}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((and_ln309_5_fu_1051_p2[0:0] == 1'b1) ? 64'd0 : select_ln309_fu_1010_p3);

assign ashr_ln229_fu_394_p2 = $signed(sext_ln227_fu_383_p1) >>> zext_ln229_fu_390_p1;

assign ashr_ln230_fu_457_p2 = $signed(m_fix_l_reg_1129) >>> zext_ln230_fu_449_p1;

assign bitcast_ln497_fu_967_p1 = t_fu_957_p4;

assign data_fu_270_p1 = x;

assign e_frac_1_fu_330_p2 = (54'd0 - zext_ln221_fu_326_p1);

assign e_frac_fu_318_p3 = {{1'd1}, {es_sig_fu_292_p1}};

assign es_exp_fu_282_p4 = {{data_fu_270_p1[62:52]}};

assign es_sig_fu_292_p1 = data_fu_270_p1[51:0];

assign es_sign_fu_274_p3 = data_fu_270_p1[32'd63];

assign exp_Z1P_m_1_l_fu_760_p2 = (zext_ln145_1_fu_756_p1 + zext_ln145_fu_744_p1);

assign exp_Z2P_m_1_fu_687_p2 = (zext_ln130_fu_683_p1 + zext_ln120_fu_672_p1);

assign exp_Z2_m_1_fu_703_p4 = {{{Z2_reg_1192_pp0_iter15_reg}, {1'd0}}, {tmp_3_reg_1261}};

assign exp_Z3_m_1_fu_641_p4 = {{{Z3_reg_1199_pp0_iter11_reg}, {9'd0}}, {f_Z3_reg_1225}};

assign exp_Z4_m_1_fu_635_p2 = (zext_ln115_fu_628_p1 + zext_ln115_1_fu_631_p1);

assign f_Z4_fu_618_p4 = {{table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1[25:16]}};

assign grp_fu_1064_p1 = 31'd23637;

assign grp_fu_258_p0 = grp_fu_258_p00;

assign grp_fu_258_p00 = exp_Z3_m_1_fu_641_p4;

assign grp_fu_258_p1 = grp_fu_258_p10;

assign grp_fu_258_p10 = exp_Z4_m_1_reg_1219;

assign grp_fu_262_p0 = grp_fu_262_p00;

assign grp_fu_262_p00 = exp_Z2_m_1_fu_703_p4;

assign grp_fu_262_p1 = grp_fu_262_p10;

assign grp_fu_262_p10 = exp_Z2P_m_1_reg_1255;

assign grp_fu_266_p0 = grp_fu_266_p00;

assign grp_fu_266_p00 = exp_Z1P_m_1_reg_1292;

assign grp_fu_266_p1 = grp_fu_266_p10;

assign grp_fu_266_p10 = exp_Z1_hi_reg_1297;

assign icmp_ln18_1_fu_302_p2 = ((es_sig_fu_292_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_296_p2 = ((es_exp_fu_282_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln243_fu_510_p2 = ((trunc_ln243_fu_507_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln309_1_fu_845_p2 = (($signed(tmp_10_fu_835_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln309_2_fu_486_p2 = ((shl_ln2_fu_478_p3 != sext_ln227_reg_1119_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln309_fu_370_p2 = (($signed(m_exp_fu_312_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_851_p2 = (($signed(r_exp_2_fu_828_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign m_diff_fu_559_p2 = (trunc_ln255_reg_1145_pp0_iter9_reg - and_ln_fu_552_p3);

assign m_exp_fu_312_p2 = ($signed(zext_ln486_fu_308_p1) + $signed(12'd3073));

assign m_fix_fu_406_p3 = ((tmp_reg_1100[0:0] == 1'b1) ? ashr_ln229_fu_394_p2 : shl_ln229_fu_400_p2);

assign m_fix_hi_fu_423_p4 = {{m_fix_fu_406_p3[70:55]}};

assign m_frac_l_fu_376_p3 = {{select_ln224_reg_1094}, {7'd0}};

assign or_ln185_fu_894_p2 = (and_ln18_fu_881_p2 | and_ln182_fu_871_p2);

assign or_ln309_1_fu_993_p2 = (and_ln309_fu_978_p2 | and_ln309_1_fu_988_p2);

assign or_ln309_2_fu_1029_p2 = (icmp_ln309_reg_1111_pp0_iter27_reg | icmp_ln309_1_reg_1333);

assign or_ln309_3_fu_1039_p2 = (xor_ln309_2_fu_1033_p2 | and_ln309_3_fu_1024_p2);

assign or_ln309_fu_908_p2 = (icmp_ln309_2_reg_1165_pp0_iter27_reg | icmp_ln309_1_reg_1333);

assign out_exp_fu_927_p2 = (trunc_ln336_reg_1345 + 11'd1023);

assign r_exp_1_fu_823_p2 = ($signed(r_exp_reg_1170_pp0_iter26_reg) + $signed(13'd8191));

assign r_exp_2_fu_828_p3 = ((tmp_9_fu_815_p3[0:0] == 1'b1) ? r_exp_reg_1170_pp0_iter26_reg : r_exp_1_fu_823_p2);

assign r_exp_fu_530_p3 = ((tmp_8_fu_500_p3[0:0] == 1'b1) ? select_ln243_fu_522_p3 : tmp_7_cast_fu_491_p4);

assign select_ln185_fu_900_p3 = ((or_ln185_fu_894_p2[0:0] == 1'b1) ? select_ln18_fu_886_p3 : 64'd0);

assign select_ln18_1_fu_971_p3 = ((icmp_ln18_reg_1080_pp0_iter27_reg[0:0] == 1'b1) ? select_ln185_fu_900_p3 : bitcast_ln497_fu_967_p1);

assign select_ln18_fu_886_p3 = ((and_ln18_fu_881_p2[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9218868437227405312);

assign select_ln224_fu_336_p3 = ((es_sign_fu_274_p3[0:0] == 1'b1) ? e_frac_1_fu_330_p2 : zext_ln221_fu_326_p1);

assign select_ln229_fu_362_p3 = ((tmp_fu_344_p3[0:0] == 1'b1) ? sext_ln229_fu_358_p1 : m_exp_fu_312_p2);

assign select_ln230_fu_473_p3 = ((tmp_reg_1100_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln230_reg_1150 : ashr_ln230_reg_1155);

assign select_ln243_fu_522_p3 = ((icmp_ln243_fu_510_p2[0:0] == 1'b1) ? tmp_7_cast_fu_491_p4 : add_ln243_1_fu_516_p2);

assign select_ln303_fu_950_p3 = ((tmp_9_reg_1328[0:0] == 1'b1) ? tmp_4_fu_932_p4 : tmp_5_fu_941_p4);

assign select_ln309_fu_1010_p3 = ((and_ln309_2_fu_1004_p2[0:0] == 1'b1) ? select_ln310_fu_919_p3 : select_ln18_1_fu_971_p3);

assign select_ln310_fu_919_p3 = ((tmp_11_fu_912_p3[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign sext_ln227_fu_383_p1 = $signed(m_frac_l_fu_376_p3);

assign sext_ln229_1_fu_387_p1 = $signed(select_ln229_reg_1106);

assign sext_ln229_fu_358_p1 = $signed(sub_ln229_fu_352_p2);

assign shl_ln1_fu_799_p3 = {{add_ln297_reg_1312}, {49'd0}};

assign shl_ln229_fu_400_p2 = sext_ln227_fu_383_p1 << zext_ln229_fu_390_p1;

assign shl_ln230_fu_452_p2 = m_fix_l_reg_1129 << zext_ln230_fu_449_p1;

assign shl_ln2_fu_478_p3 = {{select_ln230_fu_473_p3}, {7'd0}};

assign shl_ln_fu_462_p3 = {{tmp_6_reg_1135_pp0_iter2_reg}, {18'd131072}};

assign sub_ln229_fu_352_p2 = (11'd1023 - es_exp_fu_282_p4);

assign t_fu_957_p4 = {{{{1'd0}, {out_exp_fu_927_p2}}}, {select_ln303_fu_950_p3}};

assign table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0 = zext_ln292_fu_720_p1;

assign table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 = zext_ln138_fu_668_p1;

assign table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 = zext_ln119_fu_613_p1;

assign table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1 = zext_ln114_fu_608_p1;

assign tmp_10_fu_835_p4 = {{r_exp_2_fu_828_p3[12:10]}};

assign tmp_11_fu_912_p3 = select_ln224_reg_1094_pp0_iter27_reg[32'd53];

assign tmp_4_fu_932_p4 = {{add_ln297_1_reg_1322[105:54]}};

assign tmp_5_fu_941_p4 = {{add_ln297_1_reg_1322[104:53]}};

assign tmp_7_cast_fu_491_p4 = {{grp_fu_1064_p3[30:18]}};

assign tmp_8_fu_500_p3 = grp_fu_1064_p3[32'd30];

assign tmp_9_fu_815_p3 = add_ln297_1_fu_809_p2[32'd106];

assign tmp_fu_344_p3 = m_exp_fu_312_p2[32'd11];

assign trunc_ln243_fu_507_p1 = grp_fu_1064_p3[17:0];

assign trunc_ln255_fu_445_p1 = m_fix_fu_406_p3[58:0];

assign trunc_ln336_fu_857_p1 = r_exp_2_fu_828_p3[10:0];

assign xor_ln182_fu_861_p2 = (es_sign_reg_1075_pp0_iter27_reg ^ 1'd1);

assign xor_ln18_1_fu_999_p2 = (icmp_ln18_reg_1080_pp0_iter27_reg ^ 1'd1);

assign xor_ln18_fu_876_p2 = (icmp_ln18_1_reg_1088_pp0_iter27_reg ^ 1'd1);

assign xor_ln309_1_fu_1018_p2 = (or_ln309_fu_908_p2 ^ 1'd1);

assign xor_ln309_2_fu_1033_p2 = (or_ln309_2_fu_1029_p2 ^ 1'd1);

assign xor_ln309_fu_983_p2 = (icmp_ln309_reg_1111_pp0_iter27_reg ^ 1'd1);

assign zext_ln114_fu_608_p1 = Z4_ind_fu_598_p4;

assign zext_ln115_1_fu_631_p1 = f_Z4_fu_618_p4;

assign zext_ln115_fu_628_p1 = Z4_reg_1204;

assign zext_ln119_fu_613_p1 = Z3_fu_584_p4;

assign zext_ln120_fu_672_p1 = exp_Z3_m_1_reg_1230_pp0_iter14_reg;

assign zext_ln130_1_fu_675_p1 = tmp_2_reg_1245;

assign zext_ln130_fu_683_p1 = add_ln130_fu_678_p2;

assign zext_ln138_fu_668_p1 = Z2_reg_1192_pp0_iter13_reg;

assign zext_ln145_1_fu_756_p1 = add_ln145_fu_751_p2;

assign zext_ln145_2_fu_748_p1 = tmp_7_reg_1282;

assign zext_ln145_fu_744_p1 = and_ln1_fu_734_p5;

assign zext_ln221_fu_326_p1 = e_frac_fu_318_p3;

assign zext_ln229_fu_390_p1 = $unsigned(sext_ln229_1_fu_387_p1);

assign zext_ln230_fu_449_p1 = $unsigned(sext_ln229_1_reg_1124);

assign zext_ln292_fu_720_p1 = m_diff_hi_reg_1187_pp0_iter19_reg;

assign zext_ln297_2_fu_806_p1 = mul_ln297_reg_1317;

assign zext_ln486_fu_308_p1 = es_exp_fu_282_p4;

always @ (posedge ap_clk) begin
    sext_ln227_reg_1119[6:0] <= 7'b0000000;
    sext_ln227_reg_1119_pp0_iter2_reg[6:0] <= 7'b0000000;
    exp_Z3_m_1_reg_1230[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_1230_pp0_iter13_reg[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_1230_pp0_iter14_reg[34:26] <= 9'b000000000;
end

endmodule //calculateLayer3_exp_generic_double_s
