<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: PXS_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PXS_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_t_l5_x.html">STM8TL5X</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for Proximity Sense registers (PXS)  
 <a href="struct_p_x_s__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4f1b0199a95273f05dcafae0fc05d953"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa553d7f9ef482b7b5926f7e83fe4dccc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aa553d7f9ef482b7b5926f7e83fe4dccc">LOW_POWER</a>: 1</td></tr>
<tr class="memdesc:aa553d7f9ef482b7b5926f7e83fe4dccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low power mode.  <a href="#aa553d7f9ef482b7b5926f7e83fe4dccc">More...</a><br /></td></tr>
<tr class="separator:aa553d7f9ef482b7b5926f7e83fe4dccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a35bd4dba2e476c5d477448b8eb9fcabd">START</a>: 1</td></tr>
<tr class="memdesc:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start conversion.  <a href="#a35bd4dba2e476c5d477448b8eb9fcabd">More...</a><br /></td></tr>
<tr class="separator:a35bd4dba2e476c5d477448b8eb9fcabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5740ce42d9b76634fb4af8d99fd2c609"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a5740ce42d9b76634fb4af8d99fd2c609">PXSEN</a>: 1</td></tr>
<tr class="memdesc:a5740ce42d9b76634fb4af8d99fd2c609"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enable.  <a href="#a5740ce42d9b76634fb4af8d99fd2c609">More...</a><br /></td></tr>
<tr class="separator:a5740ce42d9b76634fb4af8d99fd2c609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1b0199a95273f05dcafae0fc05d953"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a4f1b0199a95273f05dcafae0fc05d953">CR1</a></td></tr>
<tr class="memdesc:a4f1b0199a95273f05dcafae0fc05d953"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1 (PXS_CR1)  <a href="#a4f1b0199a95273f05dcafae0fc05d953">More...</a><br /></td></tr>
<tr class="separator:a4f1b0199a95273f05dcafae0fc05d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055d9e3f195677003fcec15ab586151e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a7c68317dbebe3375469e20bca290f998"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a7c68317dbebe3375469e20bca290f998">SYNCEDGE</a>: 1</td></tr>
<tr class="memdesc:a7c68317dbebe3375469e20bca290f998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronization edge selection.  <a href="#a7c68317dbebe3375469e20bca290f998">More...</a><br /></td></tr>
<tr class="separator:a7c68317dbebe3375469e20bca290f998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f788c3e92be9f4048da47fdf1a370a6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a5f788c3e92be9f4048da47fdf1a370a6">SYNCEN</a>: 1</td></tr>
<tr class="memdesc:a5f788c3e92be9f4048da47fdf1a370a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable synchronization (SYNC) feature.  <a href="#a5f788c3e92be9f4048da47fdf1a370a6">More...</a><br /></td></tr>
<tr class="separator:a5f788c3e92be9f4048da47fdf1a370a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7dcfdf501fe4aa24143edc59433a887"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ab7dcfdf501fe4aa24143edc59433a887">RXCOUPLING</a>: 1</td></tr>
<tr class="memdesc:ab7dcfdf501fe4aa24143edc59433a887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduce coupling between receiver lines.  <a href="#ab7dcfdf501fe4aa24143edc59433a887">More...</a><br /></td></tr>
<tr class="separator:ab7dcfdf501fe4aa24143edc59433a887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724ad6dfca96b9c7044ac439f4f49279"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a724ad6dfca96b9c7044ac439f4f49279">RXGROUP</a>: 1</td></tr>
<tr class="memdesc:a724ad6dfca96b9c7044ac439f4f49279"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx group selection.  <a href="#a724ad6dfca96b9c7044ac439f4f49279">More...</a><br /></td></tr>
<tr class="separator:a724ad6dfca96b9c7044ac439f4f49279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066ac0bfca5cee120b5c56d1a81b9050"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a066ac0bfca5cee120b5c56d1a81b9050">NOISEDETEN</a>: 1</td></tr>
<tr class="memdesc:a066ac0bfca5cee120b5c56d1a81b9050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise detection enable.  <a href="#a066ac0bfca5cee120b5c56d1a81b9050">More...</a><br /></td></tr>
<tr class="separator:a066ac0bfca5cee120b5c56d1a81b9050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8ac58cd3ecf873b10892e700d7dd3e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afd8ac58cd3ecf873b10892e700d7dd3e">FCCITEN</a>: 1</td></tr>
<tr class="memdesc:afd8ac58cd3ecf873b10892e700d7dd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">First conversion completion interrupt enable.  <a href="#afd8ac58cd3ecf873b10892e700d7dd3e">More...</a><br /></td></tr>
<tr class="separator:afd8ac58cd3ecf873b10892e700d7dd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac364185315909ce4c367486b653b57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a3ac364185315909ce4c367486b653b57">EOCITEN</a>: 1</td></tr>
<tr class="memdesc:a3ac364185315909ce4c367486b653b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion interrupt enable.  <a href="#a3ac364185315909ce4c367486b653b57">More...</a><br /></td></tr>
<tr class="separator:a3ac364185315909ce4c367486b653b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055d9e3f195677003fcec15ab586151e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a055d9e3f195677003fcec15ab586151e">CR2</a></td></tr>
<tr class="memdesc:a055d9e3f195677003fcec15ab586151e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2 (PXS_CR2)  <a href="#a055d9e3f195677003fcec15ab586151e">More...</a><br /></td></tr>
<tr class="separator:a055d9e3f195677003fcec15ab586151e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e512021d5ec11e3ecf5a6b840c26a19"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a2aaea776fd7c252c79d88ff8d725a94b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a2aaea776fd7c252c79d88ff8d725a94b">VTHR</a>: 4</td></tr>
<tr class="memdesc:a2aaea776fd7c252c79d88ff8d725a94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold voltage (Vthr) selection.  <a href="#a2aaea776fd7c252c79d88ff8d725a94b">More...</a><br /></td></tr>
<tr class="separator:a2aaea776fd7c252c79d88ff8d725a94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643d50aab914aeb7131069c19ce3ee74"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a643d50aab914aeb7131069c19ce3ee74">BIAS</a>: 2</td></tr>
<tr class="memdesc:a643d50aab914aeb7131069c19ce3ee74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample and hold strength selection.  <a href="#a643d50aab914aeb7131069c19ce3ee74">More...</a><br /></td></tr>
<tr class="separator:a643d50aab914aeb7131069c19ce3ee74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f59c67f77b8f1ad85d09b15b027c1b4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a9f59c67f77b8f1ad85d09b15b027c1b4">STAB</a>: 2</td></tr>
<tr class="memdesc:a9f59c67f77b8f1ad85d09b15b027c1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection for stabilization time after ProxSense power-on.  <a href="#a9f59c67f77b8f1ad85d09b15b027c1b4">More...</a><br /></td></tr>
<tr class="separator:a9f59c67f77b8f1ad85d09b15b027c1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e512021d5ec11e3ecf5a6b840c26a19"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a8e512021d5ec11e3ecf5a6b840c26a19">CR3</a></td></tr>
<tr class="memdesc:a8e512021d5ec11e3ecf5a6b840c26a19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3 (PXS_CR3)  <a href="#a8e512021d5ec11e3ecf5a6b840c26a19">More...</a><br /></td></tr>
<tr class="separator:a8e512021d5ec11e3ecf5a6b840c26a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6d4f4123a113fbe2d966831810a93f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a5a6d4f4123a113fbe2d966831810a93f">res</a> [1]</td></tr>
<tr class="memdesc:a5a6d4f4123a113fbe2d966831810a93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (1B)  <a href="#a5a6d4f4123a113fbe2d966831810a93f">More...</a><br /></td></tr>
<tr class="separator:a5a6d4f4123a113fbe2d966831810a93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e2fdf2275ce37d42106afd1c0eebcd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d46a243c12e96c7e5d291f434488ed2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a8d46a243c12e96c7e5d291f434488ed2">SYNC_OVRF</a>: 1</td></tr>
<tr class="memdesc:a8d46a243c12e96c7e5d291f434488ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronization (SYNC) overflow flag.  <a href="#a8d46a243c12e96c7e5d291f434488ed2">More...</a><br /></td></tr>
<tr class="separator:a8d46a243c12e96c7e5d291f434488ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5baa093f8fc99682e735275fb84638"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aca5baa093f8fc99682e735275fb84638">SYNCPF</a>: 1</td></tr>
<tr class="memdesc:aca5baa093f8fc99682e735275fb84638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronization (SYNC) pending flag.  <a href="#aca5baa093f8fc99682e735275fb84638">More...</a><br /></td></tr>
<tr class="separator:aca5baa093f8fc99682e735275fb84638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9866e78a6322d46f24272766407b49b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a9866e78a6322d46f24272766407b49b6">CIPF</a>: 1</td></tr>
<tr class="memdesc:a9866e78a6322d46f24272766407b49b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion in progress flag.  <a href="#a9866e78a6322d46f24272766407b49b6">More...</a><br /></td></tr>
<tr class="separator:a9866e78a6322d46f24272766407b49b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17336d9728c4ddc95e90af5929261a84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a17336d9728c4ddc95e90af5929261a84">NOISEDETF</a>: 1</td></tr>
<tr class="memdesc:a17336d9728c4ddc95e90af5929261a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise detection flag.  <a href="#a17336d9728c4ddc95e90af5929261a84">More...</a><br /></td></tr>
<tr class="separator:a17336d9728c4ddc95e90af5929261a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778fea50fb612c0341a78dbe5dc33c96"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a778fea50fb612c0341a78dbe5dc33c96">FCCF</a>: 1</td></tr>
<tr class="memdesc:a778fea50fb612c0341a78dbe5dc33c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">First conversion completion flag.  <a href="#a778fea50fb612c0341a78dbe5dc33c96">More...</a><br /></td></tr>
<tr class="separator:a778fea50fb612c0341a78dbe5dc33c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f813c3678048cc05ef806a0087b9a3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a55f813c3678048cc05ef806a0087b9a3">EOCF</a>: 1</td></tr>
<tr class="memdesc:a55f813c3678048cc05ef806a0087b9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion flag.  <a href="#a55f813c3678048cc05ef806a0087b9a3">More...</a><br /></td></tr>
<tr class="separator:a55f813c3678048cc05ef806a0087b9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e2fdf2275ce37d42106afd1c0eebcd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a69e2fdf2275ce37d42106afd1c0eebcd">ISR</a></td></tr>
<tr class="memdesc:a69e2fdf2275ce37d42106afd1c0eebcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register (PXS_ISR)  <a href="#a69e2fdf2275ce37d42106afd1c0eebcd">More...</a><br /></td></tr>
<tr class="separator:a69e2fdf2275ce37d42106afd1c0eebcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26a47e55f2b44c0cac2e87d01a14509"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ad26a47e55f2b44c0cac2e87d01a14509">res2</a> [1]</td></tr>
<tr class="memdesc:ad26a47e55f2b44c0cac2e87d01a14509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (1B)  <a href="#ad26a47e55f2b44c0cac2e87d01a14509">More...</a><br /></td></tr>
<tr class="separator:ad26a47e55f2b44c0cac2e87d01a14509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a5c5ef8425a2f5d674e78abb0aadd7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae5c554260223b8c1febf91e8a151e748"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ae5c554260223b8c1febf91e8a151e748">INCPHASE</a>: 1</td></tr>
<tr class="memdesc:ae5c554260223b8c1febf91e8a151e748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increase length of UP and PASS by 1/2 clock cycle.  <a href="#ae5c554260223b8c1febf91e8a151e748">More...</a><br /></td></tr>
<tr class="separator:ae5c554260223b8c1febf91e8a151e748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7263aa97980bf2123c6943b9cc605c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#acc7263aa97980bf2123c6943b9cc605c">ANADEAD</a>: 1</td></tr>
<tr class="memdesc:acc7263aa97980bf2123c6943b9cc605c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ensure UP-PASS deadtime using analog delay  <a href="#acc7263aa97980bf2123c6943b9cc605c">More...</a><br /></td></tr>
<tr class="separator:acc7263aa97980bf2123c6943b9cc605c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534c23221405af11e0e865af972c4ce5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a534c23221405af11e0e865af972c4ce5">PRESC</a>: 3</td></tr>
<tr class="memdesc:a534c23221405af11e0e865af972c4ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency selection for ProxSense clock.  <a href="#a534c23221405af11e0e865af972c4ce5">More...</a><br /></td></tr>
<tr class="separator:a534c23221405af11e0e865af972c4ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a5c5ef8425a2f5d674e78abb0aadd7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aa0a5c5ef8425a2f5d674e78abb0aadd7">CKCR1</a></td></tr>
<tr class="memdesc:aa0a5c5ef8425a2f5d674e78abb0aadd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1 (PXS_CKCR1)  <a href="#aa0a5c5ef8425a2f5d674e78abb0aadd7">More...</a><br /></td></tr>
<tr class="separator:aa0a5c5ef8425a2f5d674e78abb0aadd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62b92cdb4cc0cffd094bd6e61d923d0"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aeeafa47067663c4cd2601d1220d9048d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aeeafa47067663c4cd2601d1220d9048d">PASSLEN</a>: 3</td></tr>
<tr class="memdesc:aeeafa47067663c4cd2601d1220d9048d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of PASS phase.  <a href="#aeeafa47067663c4cd2601d1220d9048d">More...</a><br /></td></tr>
<tr class="separator:aeeafa47067663c4cd2601d1220d9048d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab491c0c0d9d32a30b652abe07944e08f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ab491c0c0d9d32a30b652abe07944e08f">UPLEN</a>: 3</td></tr>
<tr class="memdesc:ab491c0c0d9d32a30b652abe07944e08f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of UP phase.  <a href="#ab491c0c0d9d32a30b652abe07944e08f">More...</a><br /></td></tr>
<tr class="separator:ab491c0c0d9d32a30b652abe07944e08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62b92cdb4cc0cffd094bd6e61d923d0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aa62b92cdb4cc0cffd094bd6e61d923d0">CKCR2</a></td></tr>
<tr class="memdesc:aa62b92cdb4cc0cffd094bd6e61d923d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2 (PXS_CKCR2)  <a href="#aa62b92cdb4cc0cffd094bd6e61d923d0">More...</a><br /></td></tr>
<tr class="separator:aa62b92cdb4cc0cffd094bd6e61d923d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95ac131ea0757b95afb995b3916dc08"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae9f3fbd9bd85bd4da92dc32ae79970c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ae9f3fbd9bd85bd4da92dc32ae79970c5">RXEN8</a>: 1</td></tr>
<tr class="memdesc:ae9f3fbd9bd85bd4da92dc32ae79970c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 8.  <a href="#ae9f3fbd9bd85bd4da92dc32ae79970c5">More...</a><br /></td></tr>
<tr class="separator:ae9f3fbd9bd85bd4da92dc32ae79970c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04de6a3533b1a7cc069a2f4963c320b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac04de6a3533b1a7cc069a2f4963c320b">RXEN9</a>: 1</td></tr>
<tr class="memdesc:ac04de6a3533b1a7cc069a2f4963c320b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 9.  <a href="#ac04de6a3533b1a7cc069a2f4963c320b">More...</a><br /></td></tr>
<tr class="separator:ac04de6a3533b1a7cc069a2f4963c320b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95ac131ea0757b95afb995b3916dc08"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ad95ac131ea0757b95afb995b3916dc08">RXENRH</a></td></tr>
<tr class="memdesc:ad95ac131ea0757b95afb995b3916dc08"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte (PXS_RXENRH)  <a href="#ad95ac131ea0757b95afb995b3916dc08">More...</a><br /></td></tr>
<tr class="separator:ad95ac131ea0757b95afb995b3916dc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc7aa9bd30ef12d470d4872edba5aa2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa660da894ae60ad621044374273d6333"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aa660da894ae60ad621044374273d6333">RXEN0</a>: 1</td></tr>
<tr class="memdesc:aa660da894ae60ad621044374273d6333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 0.  <a href="#aa660da894ae60ad621044374273d6333">More...</a><br /></td></tr>
<tr class="separator:aa660da894ae60ad621044374273d6333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f6f72ae47967acb71be0de2792e6d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a83f6f72ae47967acb71be0de2792e6d7">RXEN1</a>: 1</td></tr>
<tr class="memdesc:a83f6f72ae47967acb71be0de2792e6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 1.  <a href="#a83f6f72ae47967acb71be0de2792e6d7">More...</a><br /></td></tr>
<tr class="separator:a83f6f72ae47967acb71be0de2792e6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512fc80741ce5c0d643b44aac6957375"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a512fc80741ce5c0d643b44aac6957375">RXEN2</a>: 1</td></tr>
<tr class="memdesc:a512fc80741ce5c0d643b44aac6957375"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 2.  <a href="#a512fc80741ce5c0d643b44aac6957375">More...</a><br /></td></tr>
<tr class="separator:a512fc80741ce5c0d643b44aac6957375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90649635ecf7b0b2758cbba1a7683f8d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a90649635ecf7b0b2758cbba1a7683f8d">RXEN3</a>: 1</td></tr>
<tr class="memdesc:a90649635ecf7b0b2758cbba1a7683f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 3.  <a href="#a90649635ecf7b0b2758cbba1a7683f8d">More...</a><br /></td></tr>
<tr class="separator:a90649635ecf7b0b2758cbba1a7683f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab562e6b34790803e18fdb1363732b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a8ab562e6b34790803e18fdb1363732b6">RXEN4</a>: 1</td></tr>
<tr class="memdesc:a8ab562e6b34790803e18fdb1363732b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 4.  <a href="#a8ab562e6b34790803e18fdb1363732b6">More...</a><br /></td></tr>
<tr class="separator:a8ab562e6b34790803e18fdb1363732b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16c0d2ed8d8238e45d92f476eb61e51"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#af16c0d2ed8d8238e45d92f476eb61e51">RXEN5</a>: 1</td></tr>
<tr class="memdesc:af16c0d2ed8d8238e45d92f476eb61e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 5.  <a href="#af16c0d2ed8d8238e45d92f476eb61e51">More...</a><br /></td></tr>
<tr class="separator:af16c0d2ed8d8238e45d92f476eb61e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b1884ef05044bd8914690e437dffd6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a54b1884ef05044bd8914690e437dffd6">RXEN6</a>: 1</td></tr>
<tr class="memdesc:a54b1884ef05044bd8914690e437dffd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 6.  <a href="#a54b1884ef05044bd8914690e437dffd6">More...</a><br /></td></tr>
<tr class="separator:a54b1884ef05044bd8914690e437dffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dba0cfcd02d0f4d173f7d696401ee3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aa7dba0cfcd02d0f4d173f7d696401ee3">RXEN7</a>: 1</td></tr>
<tr class="memdesc:aa7dba0cfcd02d0f4d173f7d696401ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver channel 7.  <a href="#aa7dba0cfcd02d0f4d173f7d696401ee3">More...</a><br /></td></tr>
<tr class="separator:aa7dba0cfcd02d0f4d173f7d696401ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc7aa9bd30ef12d470d4872edba5aa2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a4cc7aa9bd30ef12d470d4872edba5aa2">RXENRL</a></td></tr>
<tr class="memdesc:a4cc7aa9bd30ef12d470d4872edba5aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte (PXS_RXENRL)  <a href="#a4cc7aa9bd30ef12d470d4872edba5aa2">More...</a><br /></td></tr>
<tr class="separator:a4cc7aa9bd30ef12d470d4872edba5aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aea779e292f7e5620f2f3fe0d279177"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:adc7d63c4c718744b24b7bbb4f514e069"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#adc7d63c4c718744b24b7bbb4f514e069">RXCR1_8</a>: 1</td></tr>
<tr class="memdesc:adc7d63c4c718744b24b7bbb4f514e069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 8.  <a href="#adc7d63c4c718744b24b7bbb4f514e069">More...</a><br /></td></tr>
<tr class="separator:adc7d63c4c718744b24b7bbb4f514e069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2509717df03f2c5f68b815d82438057"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac2509717df03f2c5f68b815d82438057">RXCR1_9</a>: 1</td></tr>
<tr class="memdesc:ac2509717df03f2c5f68b815d82438057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 9.  <a href="#ac2509717df03f2c5f68b815d82438057">More...</a><br /></td></tr>
<tr class="separator:ac2509717df03f2c5f68b815d82438057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aea779e292f7e5620f2f3fe0d279177"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a0aea779e292f7e5620f2f3fe0d279177">RXCR1H</a></td></tr>
<tr class="memdesc:a0aea779e292f7e5620f2f3fe0d279177"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte (PXS_RXCR1H)  <a href="#a0aea779e292f7e5620f2f3fe0d279177">More...</a><br /></td></tr>
<tr class="separator:a0aea779e292f7e5620f2f3fe0d279177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76de4bab414b1f97022d69a54f463bd3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a639c0c57df6f961bacfab9bd3c064c84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a639c0c57df6f961bacfab9bd3c064c84">RXCR1_0</a>: 1</td></tr>
<tr class="memdesc:a639c0c57df6f961bacfab9bd3c064c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 0.  <a href="#a639c0c57df6f961bacfab9bd3c064c84">More...</a><br /></td></tr>
<tr class="separator:a639c0c57df6f961bacfab9bd3c064c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d0ec7f467cf52b0e71a7a105f26e3d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a35d0ec7f467cf52b0e71a7a105f26e3d">RXCR1_1</a>: 1</td></tr>
<tr class="memdesc:a35d0ec7f467cf52b0e71a7a105f26e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 1.  <a href="#a35d0ec7f467cf52b0e71a7a105f26e3d">More...</a><br /></td></tr>
<tr class="separator:a35d0ec7f467cf52b0e71a7a105f26e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf870ff7a8759dd56f0d63d17f7a0cb1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#acf870ff7a8759dd56f0d63d17f7a0cb1">RXCR1_2</a>: 1</td></tr>
<tr class="memdesc:acf870ff7a8759dd56f0d63d17f7a0cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 2.  <a href="#acf870ff7a8759dd56f0d63d17f7a0cb1">More...</a><br /></td></tr>
<tr class="separator:acf870ff7a8759dd56f0d63d17f7a0cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5f2f674443ca159eb1e72ee9184f26"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ace5f2f674443ca159eb1e72ee9184f26">RXCR1_3</a>: 1</td></tr>
<tr class="memdesc:ace5f2f674443ca159eb1e72ee9184f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 3.  <a href="#ace5f2f674443ca159eb1e72ee9184f26">More...</a><br /></td></tr>
<tr class="separator:ace5f2f674443ca159eb1e72ee9184f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088c200aa6c299d7b199b4638889e536"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a088c200aa6c299d7b199b4638889e536">RXCR1_4</a>: 1</td></tr>
<tr class="memdesc:a088c200aa6c299d7b199b4638889e536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 4.  <a href="#a088c200aa6c299d7b199b4638889e536">More...</a><br /></td></tr>
<tr class="separator:a088c200aa6c299d7b199b4638889e536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662036057a65328ecc84d0fe8fb67b88"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a662036057a65328ecc84d0fe8fb67b88">RXCR1_5</a>: 1</td></tr>
<tr class="memdesc:a662036057a65328ecc84d0fe8fb67b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 5.  <a href="#a662036057a65328ecc84d0fe8fb67b88">More...</a><br /></td></tr>
<tr class="separator:a662036057a65328ecc84d0fe8fb67b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b1c7c3aa6d2c254d83520e8408667b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a58b1c7c3aa6d2c254d83520e8408667b">RXCR1_6</a>: 1</td></tr>
<tr class="memdesc:a58b1c7c3aa6d2c254d83520e8408667b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 6.  <a href="#a58b1c7c3aa6d2c254d83520e8408667b">More...</a><br /></td></tr>
<tr class="separator:a58b1c7c3aa6d2c254d83520e8408667b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b5df68223b36322c15c823f2865e5e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a63b5df68223b36322c15c823f2865e5e">RXCR1_7</a>: 1</td></tr>
<tr class="memdesc:a63b5df68223b36322c15c823f2865e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 Conversion mode 7.  <a href="#a63b5df68223b36322c15c823f2865e5e">More...</a><br /></td></tr>
<tr class="separator:a63b5df68223b36322c15c823f2865e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76de4bab414b1f97022d69a54f463bd3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a76de4bab414b1f97022d69a54f463bd3">RXCR1L</a></td></tr>
<tr class="memdesc:a76de4bab414b1f97022d69a54f463bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte (PXS_RXCR1L)  <a href="#a76de4bab414b1f97022d69a54f463bd3">More...</a><br /></td></tr>
<tr class="separator:a76de4bab414b1f97022d69a54f463bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1d8d8d6d39b809a419e11f0b6823f4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:add81764bd7c04bdb8046781527a5f23a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#add81764bd7c04bdb8046781527a5f23a">RXCR2_8</a>: 1</td></tr>
<tr class="memdesc:add81764bd7c04bdb8046781527a5f23a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 8.  <a href="#add81764bd7c04bdb8046781527a5f23a">More...</a><br /></td></tr>
<tr class="separator:add81764bd7c04bdb8046781527a5f23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c57844d8f8037eb0c756d9f033a4593"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a3c57844d8f8037eb0c756d9f033a4593">RXCR2_9</a>: 1</td></tr>
<tr class="memdesc:a3c57844d8f8037eb0c756d9f033a4593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 9.  <a href="#a3c57844d8f8037eb0c756d9f033a4593">More...</a><br /></td></tr>
<tr class="separator:a3c57844d8f8037eb0c756d9f033a4593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1d8d8d6d39b809a419e11f0b6823f4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a6b1d8d8d6d39b809a419e11f0b6823f4">RXCR2H</a></td></tr>
<tr class="memdesc:a6b1d8d8d6d39b809a419e11f0b6823f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte (PXS_RXCR2H)  <a href="#a6b1d8d8d6d39b809a419e11f0b6823f4">More...</a><br /></td></tr>
<tr class="separator:a6b1d8d8d6d39b809a419e11f0b6823f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3c199cecb4a4e69beb6d80c23c3dd5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5cc0777e4327900c1481dd0edeb48e74"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a5cc0777e4327900c1481dd0edeb48e74">RXCR2_0</a>: 1</td></tr>
<tr class="memdesc:a5cc0777e4327900c1481dd0edeb48e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 0.  <a href="#a5cc0777e4327900c1481dd0edeb48e74">More...</a><br /></td></tr>
<tr class="separator:a5cc0777e4327900c1481dd0edeb48e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5268049e9086b2a633d7cda87a6d50"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a4a5268049e9086b2a633d7cda87a6d50">RXCR2_1</a>: 1</td></tr>
<tr class="memdesc:a4a5268049e9086b2a633d7cda87a6d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 1.  <a href="#a4a5268049e9086b2a633d7cda87a6d50">More...</a><br /></td></tr>
<tr class="separator:a4a5268049e9086b2a633d7cda87a6d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc718eef52573921a2c01f37bb59a8fd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#adc718eef52573921a2c01f37bb59a8fd">RXCR2_2</a>: 1</td></tr>
<tr class="memdesc:adc718eef52573921a2c01f37bb59a8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 2.  <a href="#adc718eef52573921a2c01f37bb59a8fd">More...</a><br /></td></tr>
<tr class="separator:adc718eef52573921a2c01f37bb59a8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154ba146caaabc83f00ad378ef87eb67"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a154ba146caaabc83f00ad378ef87eb67">RXCR2_3</a>: 1</td></tr>
<tr class="memdesc:a154ba146caaabc83f00ad378ef87eb67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 3.  <a href="#a154ba146caaabc83f00ad378ef87eb67">More...</a><br /></td></tr>
<tr class="separator:a154ba146caaabc83f00ad378ef87eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b7f33f7013ac6850c02b8eadf1f028"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac3b7f33f7013ac6850c02b8eadf1f028">RXCR2_4</a>: 1</td></tr>
<tr class="memdesc:ac3b7f33f7013ac6850c02b8eadf1f028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 4.  <a href="#ac3b7f33f7013ac6850c02b8eadf1f028">More...</a><br /></td></tr>
<tr class="separator:ac3b7f33f7013ac6850c02b8eadf1f028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95773b0947c95e5e0dc9baa9dbc92b8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad95773b0947c95e5e0dc9baa9dbc92b8">RXCR2_5</a>: 1</td></tr>
<tr class="memdesc:ad95773b0947c95e5e0dc9baa9dbc92b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 5.  <a href="#ad95773b0947c95e5e0dc9baa9dbc92b8">More...</a><br /></td></tr>
<tr class="separator:ad95773b0947c95e5e0dc9baa9dbc92b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6000827d0aef14ec6cfb819695c41a29"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6000827d0aef14ec6cfb819695c41a29">RXCR2_6</a>: 1</td></tr>
<tr class="memdesc:a6000827d0aef14ec6cfb819695c41a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 6.  <a href="#a6000827d0aef14ec6cfb819695c41a29">More...</a><br /></td></tr>
<tr class="separator:a6000827d0aef14ec6cfb819695c41a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b73f62cd4fbccfec5cd204455d9d3db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6b73f62cd4fbccfec5cd204455d9d3db">RXCR2_7</a>: 1</td></tr>
<tr class="memdesc:a6b73f62cd4fbccfec5cd204455d9d3db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 Conversion mode 7.  <a href="#a6b73f62cd4fbccfec5cd204455d9d3db">More...</a><br /></td></tr>
<tr class="separator:a6b73f62cd4fbccfec5cd204455d9d3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3c199cecb4a4e69beb6d80c23c3dd5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a1a3c199cecb4a4e69beb6d80c23c3dd5">RXCR2L</a></td></tr>
<tr class="memdesc:a1a3c199cecb4a4e69beb6d80c23c3dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte (PXS_RXCR2L)  <a href="#a1a3c199cecb4a4e69beb6d80c23c3dd5">More...</a><br /></td></tr>
<tr class="separator:a1a3c199cecb4a4e69beb6d80c23c3dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfa59f2c1d8e24f2f05ae16274c272c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3507000ae953ba7c6dc82d6dbf1b85e6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a3507000ae953ba7c6dc82d6dbf1b85e6">RXCR3_8</a>: 1</td></tr>
<tr class="memdesc:a3507000ae953ba7c6dc82d6dbf1b85e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 8.  <a href="#a3507000ae953ba7c6dc82d6dbf1b85e6">More...</a><br /></td></tr>
<tr class="separator:a3507000ae953ba7c6dc82d6dbf1b85e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75cc71fd6ac92f9f363f081f6cc5d6c4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a75cc71fd6ac92f9f363f081f6cc5d6c4">RXCR3_9</a>: 1</td></tr>
<tr class="memdesc:a75cc71fd6ac92f9f363f081f6cc5d6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 9.  <a href="#a75cc71fd6ac92f9f363f081f6cc5d6c4">More...</a><br /></td></tr>
<tr class="separator:a75cc71fd6ac92f9f363f081f6cc5d6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfa59f2c1d8e24f2f05ae16274c272c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a9bfa59f2c1d8e24f2f05ae16274c272c">RXCR3H</a></td></tr>
<tr class="memdesc:a9bfa59f2c1d8e24f2f05ae16274c272c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte (PXS_RXCR3H)  <a href="#a9bfa59f2c1d8e24f2f05ae16274c272c">More...</a><br /></td></tr>
<tr class="separator:a9bfa59f2c1d8e24f2f05ae16274c272c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096a7d1d0f9b5c255a8e06cb11e178fe"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a98aa731981cc5bd9733e37038ddf6ea6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a98aa731981cc5bd9733e37038ddf6ea6">RXCR3_0</a>: 1</td></tr>
<tr class="memdesc:a98aa731981cc5bd9733e37038ddf6ea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 0.  <a href="#a98aa731981cc5bd9733e37038ddf6ea6">More...</a><br /></td></tr>
<tr class="separator:a98aa731981cc5bd9733e37038ddf6ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ec2133c568393823cfd1a3776d9acd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a29ec2133c568393823cfd1a3776d9acd">RXCR3_1</a>: 1</td></tr>
<tr class="memdesc:a29ec2133c568393823cfd1a3776d9acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 1.  <a href="#a29ec2133c568393823cfd1a3776d9acd">More...</a><br /></td></tr>
<tr class="separator:a29ec2133c568393823cfd1a3776d9acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e869d1115645c234361e942bf2046de"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a4e869d1115645c234361e942bf2046de">RXCR3_2</a>: 1</td></tr>
<tr class="memdesc:a4e869d1115645c234361e942bf2046de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 2.  <a href="#a4e869d1115645c234361e942bf2046de">More...</a><br /></td></tr>
<tr class="separator:a4e869d1115645c234361e942bf2046de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476322b3f028ad87d7d3fc816e85ce32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a476322b3f028ad87d7d3fc816e85ce32">RXCR3_3</a>: 1</td></tr>
<tr class="memdesc:a476322b3f028ad87d7d3fc816e85ce32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 3.  <a href="#a476322b3f028ad87d7d3fc816e85ce32">More...</a><br /></td></tr>
<tr class="separator:a476322b3f028ad87d7d3fc816e85ce32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac671375b8cc0637d2471918e45a8552e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac671375b8cc0637d2471918e45a8552e">RXCR3_4</a>: 1</td></tr>
<tr class="memdesc:ac671375b8cc0637d2471918e45a8552e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 4.  <a href="#ac671375b8cc0637d2471918e45a8552e">More...</a><br /></td></tr>
<tr class="separator:ac671375b8cc0637d2471918e45a8552e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a2fa9239f3bfff49e756c53af340d0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a92a2fa9239f3bfff49e756c53af340d0">RXCR3_5</a>: 1</td></tr>
<tr class="memdesc:a92a2fa9239f3bfff49e756c53af340d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 5.  <a href="#a92a2fa9239f3bfff49e756c53af340d0">More...</a><br /></td></tr>
<tr class="separator:a92a2fa9239f3bfff49e756c53af340d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903f9af76b491d7a34000d0ff55adbdc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a903f9af76b491d7a34000d0ff55adbdc">RXCR3_6</a>: 1</td></tr>
<tr class="memdesc:a903f9af76b491d7a34000d0ff55adbdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 6.  <a href="#a903f9af76b491d7a34000d0ff55adbdc">More...</a><br /></td></tr>
<tr class="separator:a903f9af76b491d7a34000d0ff55adbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81f63204d918a1ee39b2db68f9f5670"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ae81f63204d918a1ee39b2db68f9f5670">RXCR3_7</a>: 1</td></tr>
<tr class="memdesc:ae81f63204d918a1ee39b2db68f9f5670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 Conversion mode 7.  <a href="#ae81f63204d918a1ee39b2db68f9f5670">More...</a><br /></td></tr>
<tr class="separator:ae81f63204d918a1ee39b2db68f9f5670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096a7d1d0f9b5c255a8e06cb11e178fe"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a096a7d1d0f9b5c255a8e06cb11e178fe">RXCR3L</a></td></tr>
<tr class="memdesc:a096a7d1d0f9b5c255a8e06cb11e178fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte (PXS_RXCR3L)  <a href="#a096a7d1d0f9b5c255a8e06cb11e178fe">More...</a><br /></td></tr>
<tr class="separator:a096a7d1d0f9b5c255a8e06cb11e178fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e0211829e3dabd78feb5a44b754634"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a85e0211829e3dabd78feb5a44b754634">res3</a> [2]</td></tr>
<tr class="memdesc:a85e0211829e3dabd78feb5a44b754634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (2B)  <a href="#a85e0211829e3dabd78feb5a44b754634">More...</a><br /></td></tr>
<tr class="separator:a85e0211829e3dabd78feb5a44b754634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9577c3ea1e3128738d184ac5315e06ab"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a63cbf54303380544cdd0666e86d78d80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a63cbf54303380544cdd0666e86d78d80">RXINS8</a>: 1</td></tr>
<tr class="memdesc:a63cbf54303380544cdd0666e86d78d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 8 inactive state selection.  <a href="#a63cbf54303380544cdd0666e86d78d80">More...</a><br /></td></tr>
<tr class="separator:a63cbf54303380544cdd0666e86d78d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17317af4f5113acc72b3a9e87aea4eeb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a17317af4f5113acc72b3a9e87aea4eeb">RXINS9</a>: 1</td></tr>
<tr class="memdesc:a17317af4f5113acc72b3a9e87aea4eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 9 inactive state selection.  <a href="#a17317af4f5113acc72b3a9e87aea4eeb">More...</a><br /></td></tr>
<tr class="separator:a17317af4f5113acc72b3a9e87aea4eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9577c3ea1e3128738d184ac5315e06ab"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a9577c3ea1e3128738d184ac5315e06ab">RXINSRH</a></td></tr>
<tr class="memdesc:a9577c3ea1e3128738d184ac5315e06ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte (PXS_RXINSRH)  <a href="#a9577c3ea1e3128738d184ac5315e06ab">More...</a><br /></td></tr>
<tr class="separator:a9577c3ea1e3128738d184ac5315e06ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659c199dfba8d5fd83f450ada840c20a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a637d94e30a9cf850bee17076e8ddadf8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a637d94e30a9cf850bee17076e8ddadf8">RXINS0</a>: 1</td></tr>
<tr class="memdesc:a637d94e30a9cf850bee17076e8ddadf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 0 inactive state selection.  <a href="#a637d94e30a9cf850bee17076e8ddadf8">More...</a><br /></td></tr>
<tr class="separator:a637d94e30a9cf850bee17076e8ddadf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6cc6fe2c29ebd92a9216671b168bc6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afc6cc6fe2c29ebd92a9216671b168bc6">RXINS1</a>: 1</td></tr>
<tr class="memdesc:afc6cc6fe2c29ebd92a9216671b168bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 1 inactive state selection.  <a href="#afc6cc6fe2c29ebd92a9216671b168bc6">More...</a><br /></td></tr>
<tr class="separator:afc6cc6fe2c29ebd92a9216671b168bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151bdb787577182d07a6935b141154c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a151bdb787577182d07a6935b141154c8">RXINS2</a>: 1</td></tr>
<tr class="memdesc:a151bdb787577182d07a6935b141154c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 2 inactive state selection.  <a href="#a151bdb787577182d07a6935b141154c8">More...</a><br /></td></tr>
<tr class="separator:a151bdb787577182d07a6935b141154c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e29e75946999dbd6ef8b37b88231a2b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a7e29e75946999dbd6ef8b37b88231a2b">RXINS3</a>: 1</td></tr>
<tr class="memdesc:a7e29e75946999dbd6ef8b37b88231a2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 3 inactive state selection.  <a href="#a7e29e75946999dbd6ef8b37b88231a2b">More...</a><br /></td></tr>
<tr class="separator:a7e29e75946999dbd6ef8b37b88231a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b147e61518c36bbac43c406354337f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a37b147e61518c36bbac43c406354337f">RXINS4</a>: 1</td></tr>
<tr class="memdesc:a37b147e61518c36bbac43c406354337f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 4 inactive state selection.  <a href="#a37b147e61518c36bbac43c406354337f">More...</a><br /></td></tr>
<tr class="separator:a37b147e61518c36bbac43c406354337f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22dcf69db3213739301db3e052681ab1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a22dcf69db3213739301db3e052681ab1">RXINS5</a>: 1</td></tr>
<tr class="memdesc:a22dcf69db3213739301db3e052681ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 5 inactive state selection.  <a href="#a22dcf69db3213739301db3e052681ab1">More...</a><br /></td></tr>
<tr class="separator:a22dcf69db3213739301db3e052681ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fddb34094e31ccf105b465bc17c2d4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a90fddb34094e31ccf105b465bc17c2d4">RXINS6</a>: 1</td></tr>
<tr class="memdesc:a90fddb34094e31ccf105b465bc17c2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 6 inactive state selection.  <a href="#a90fddb34094e31ccf105b465bc17c2d4">More...</a><br /></td></tr>
<tr class="separator:a90fddb34094e31ccf105b465bc17c2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f5683553ff27358bc05354781a7a5c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a18f5683553ff27358bc05354781a7a5c">RXINS7</a>: 1</td></tr>
<tr class="memdesc:a18f5683553ff27358bc05354781a7a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver channel 7 inactive state selection.  <a href="#a18f5683553ff27358bc05354781a7a5c">More...</a><br /></td></tr>
<tr class="separator:a18f5683553ff27358bc05354781a7a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659c199dfba8d5fd83f450ada840c20a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a659c199dfba8d5fd83f450ada840c20a">RXINSRL</a></td></tr>
<tr class="memdesc:a659c199dfba8d5fd83f450ada840c20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte (PXS_RXINSRL)  <a href="#a659c199dfba8d5fd83f450ada840c20a">More...</a><br /></td></tr>
<tr class="separator:a659c199dfba8d5fd83f450ada840c20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72962cc1f25b97041931b80d6c7def47"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a72962cc1f25b97041931b80d6c7def47">res4</a> [2]</td></tr>
<tr class="memdesc:a72962cc1f25b97041931b80d6c7def47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (2B)  <a href="#a72962cc1f25b97041931b80d6c7def47">More...</a><br /></td></tr>
<tr class="separator:a72962cc1f25b97041931b80d6c7def47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89a8e3d8bf6da1dca811e58dbdbd8c2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a18280bf4a216530b9f77eaf8afc4e5bb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a18280bf4a216530b9f77eaf8afc4e5bb">TXEN8</a>: 1</td></tr>
<tr class="memdesc:a18280bf4a216530b9f77eaf8afc4e5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 8 function enable.  <a href="#a18280bf4a216530b9f77eaf8afc4e5bb">More...</a><br /></td></tr>
<tr class="separator:a18280bf4a216530b9f77eaf8afc4e5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e660a9e8314eaabcad60a7cb893dad7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a0e660a9e8314eaabcad60a7cb893dad7">TXEN9</a>: 1</td></tr>
<tr class="memdesc:a0e660a9e8314eaabcad60a7cb893dad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 9 function enable.  <a href="#a0e660a9e8314eaabcad60a7cb893dad7">More...</a><br /></td></tr>
<tr class="separator:a0e660a9e8314eaabcad60a7cb893dad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123e3e4050b49753a6a08b036a9a8483"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a123e3e4050b49753a6a08b036a9a8483">TXEN10</a>: 1</td></tr>
<tr class="memdesc:a123e3e4050b49753a6a08b036a9a8483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 10 function enable.  <a href="#a123e3e4050b49753a6a08b036a9a8483">More...</a><br /></td></tr>
<tr class="separator:a123e3e4050b49753a6a08b036a9a8483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9acdc00eed33bf00433a9cd1c2df56"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a2d9acdc00eed33bf00433a9cd1c2df56">TXEN11</a>: 1</td></tr>
<tr class="memdesc:a2d9acdc00eed33bf00433a9cd1c2df56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 11 function enable.  <a href="#a2d9acdc00eed33bf00433a9cd1c2df56">More...</a><br /></td></tr>
<tr class="separator:a2d9acdc00eed33bf00433a9cd1c2df56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ef2de26b97719be919541b28be401f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a16ef2de26b97719be919541b28be401f">TXEN12</a>: 1</td></tr>
<tr class="memdesc:a16ef2de26b97719be919541b28be401f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 12 function enable.  <a href="#a16ef2de26b97719be919541b28be401f">More...</a><br /></td></tr>
<tr class="separator:a16ef2de26b97719be919541b28be401f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1eb716a5cf80843c7464eaf910630e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afe1eb716a5cf80843c7464eaf910630e">TXEN13</a>: 1</td></tr>
<tr class="memdesc:afe1eb716a5cf80843c7464eaf910630e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 13 function enable.  <a href="#afe1eb716a5cf80843c7464eaf910630e">More...</a><br /></td></tr>
<tr class="separator:afe1eb716a5cf80843c7464eaf910630e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0a6b3da9a687fab8f1dd950dff898c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aea0a6b3da9a687fab8f1dd950dff898c">TXEN14</a>: 1</td></tr>
<tr class="memdesc:aea0a6b3da9a687fab8f1dd950dff898c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 14 function enable.  <a href="#aea0a6b3da9a687fab8f1dd950dff898c">More...</a><br /></td></tr>
<tr class="separator:aea0a6b3da9a687fab8f1dd950dff898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bdd791781b94343dd352849399493f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a79bdd791781b94343dd352849399493f">TXEN15</a>: 1</td></tr>
<tr class="memdesc:a79bdd791781b94343dd352849399493f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 15 function enable.  <a href="#a79bdd791781b94343dd352849399493f">More...</a><br /></td></tr>
<tr class="separator:a79bdd791781b94343dd352849399493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89a8e3d8bf6da1dca811e58dbdbd8c2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ad89a8e3d8bf6da1dca811e58dbdbd8c2">TXENRH</a></td></tr>
<tr class="memdesc:ad89a8e3d8bf6da1dca811e58dbdbd8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte (PXS_TXENRH)  <a href="#ad89a8e3d8bf6da1dca811e58dbdbd8c2">More...</a><br /></td></tr>
<tr class="separator:ad89a8e3d8bf6da1dca811e58dbdbd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c25a38614f8a36a61e488ef7bf54e6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:abe98f6cf08f277ed643eecfdbe032432"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#abe98f6cf08f277ed643eecfdbe032432">TXEN0</a>: 1</td></tr>
<tr class="memdesc:abe98f6cf08f277ed643eecfdbe032432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 0 function enable.  <a href="#abe98f6cf08f277ed643eecfdbe032432">More...</a><br /></td></tr>
<tr class="separator:abe98f6cf08f277ed643eecfdbe032432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a290484ee5e71b65a7e4fc0f044180"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a62a290484ee5e71b65a7e4fc0f044180">TXEN1</a>: 1</td></tr>
<tr class="memdesc:a62a290484ee5e71b65a7e4fc0f044180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 1 function enable.  <a href="#a62a290484ee5e71b65a7e4fc0f044180">More...</a><br /></td></tr>
<tr class="separator:a62a290484ee5e71b65a7e4fc0f044180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137c518b0562ef61a1af36a62b827d08"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a137c518b0562ef61a1af36a62b827d08">TXEN2</a>: 1</td></tr>
<tr class="memdesc:a137c518b0562ef61a1af36a62b827d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 2 function enable.  <a href="#a137c518b0562ef61a1af36a62b827d08">More...</a><br /></td></tr>
<tr class="separator:a137c518b0562ef61a1af36a62b827d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d852c3fd5795e280280d5376497cc4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a08d852c3fd5795e280280d5376497cc4">TXEN3</a>: 1</td></tr>
<tr class="memdesc:a08d852c3fd5795e280280d5376497cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 3 function enable.  <a href="#a08d852c3fd5795e280280d5376497cc4">More...</a><br /></td></tr>
<tr class="separator:a08d852c3fd5795e280280d5376497cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e54d3151c436fc0abc0fbc9d08d7c24"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a9e54d3151c436fc0abc0fbc9d08d7c24">TXEN4</a>: 1</td></tr>
<tr class="memdesc:a9e54d3151c436fc0abc0fbc9d08d7c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 4 function enable.  <a href="#a9e54d3151c436fc0abc0fbc9d08d7c24">More...</a><br /></td></tr>
<tr class="separator:a9e54d3151c436fc0abc0fbc9d08d7c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabec23e93b52d71e0e56b8b5f4d1e4b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#acabec23e93b52d71e0e56b8b5f4d1e4b">TXEN5</a>: 1</td></tr>
<tr class="memdesc:acabec23e93b52d71e0e56b8b5f4d1e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 5 function enable.  <a href="#acabec23e93b52d71e0e56b8b5f4d1e4b">More...</a><br /></td></tr>
<tr class="separator:acabec23e93b52d71e0e56b8b5f4d1e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd8e3109f8d23d51560849dcac606ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#affd8e3109f8d23d51560849dcac606ac">TXEN6</a>: 1</td></tr>
<tr class="memdesc:affd8e3109f8d23d51560849dcac606ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 6 function enable.  <a href="#affd8e3109f8d23d51560849dcac606ac">More...</a><br /></td></tr>
<tr class="separator:affd8e3109f8d23d51560849dcac606ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5edbffe6a7c3052600f38a6ff592d0be"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a5edbffe6a7c3052600f38a6ff592d0be">TXEN7</a>: 1</td></tr>
<tr class="memdesc:a5edbffe6a7c3052600f38a6ff592d0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit output 7 function enable.  <a href="#a5edbffe6a7c3052600f38a6ff592d0be">More...</a><br /></td></tr>
<tr class="separator:a5edbffe6a7c3052600f38a6ff592d0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c25a38614f8a36a61e488ef7bf54e6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a33c25a38614f8a36a61e488ef7bf54e6">TXENRL</a></td></tr>
<tr class="memdesc:a33c25a38614f8a36a61e488ef7bf54e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte (PXS_TXENRL)  <a href="#a33c25a38614f8a36a61e488ef7bf54e6">More...</a><br /></td></tr>
<tr class="separator:a33c25a38614f8a36a61e488ef7bf54e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129cb95617ac5cc3232f0fa2a8ff4898"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a129cb95617ac5cc3232f0fa2a8ff4898">res5</a> [2]</td></tr>
<tr class="memdesc:a129cb95617ac5cc3232f0fa2a8ff4898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (2B)  <a href="#a129cb95617ac5cc3232f0fa2a8ff4898">More...</a><br /></td></tr>
<tr class="separator:a129cb95617ac5cc3232f0fa2a8ff4898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a53816d571d8f25851e163dfdff30a3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af2414f9cd2e50caf915f298f92f85242"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#af2414f9cd2e50caf915f298f92f85242">MAX</a>: 8</td></tr>
<tr class="memdesc:af2414f9cd2e50caf915f298f92f85242"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum allowed value for conversion data [15:8]  <a href="#af2414f9cd2e50caf915f298f92f85242">More...</a><br /></td></tr>
<tr class="separator:af2414f9cd2e50caf915f298f92f85242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a53816d571d8f25851e163dfdff30a3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a4a53816d571d8f25851e163dfdff30a3">MAXRH</a></td></tr>
<tr class="memdesc:a4a53816d571d8f25851e163dfdff30a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte (PXS_MAXRH)  <a href="#a4a53816d571d8f25851e163dfdff30a3">More...</a><br /></td></tr>
<tr class="separator:a4a53816d571d8f25851e163dfdff30a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee667a5cc146c1dff1c3717e7288e501"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af2414f9cd2e50caf915f298f92f85242"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#af2414f9cd2e50caf915f298f92f85242">MAX</a>: 8</td></tr>
<tr class="memdesc:af2414f9cd2e50caf915f298f92f85242"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum allowed value for conversion data [7:0]  <a href="#af2414f9cd2e50caf915f298f92f85242">More...</a><br /></td></tr>
<tr class="separator:af2414f9cd2e50caf915f298f92f85242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee667a5cc146c1dff1c3717e7288e501"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aee667a5cc146c1dff1c3717e7288e501">MAXRL</a></td></tr>
<tr class="memdesc:aee667a5cc146c1dff1c3717e7288e501"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte (PXS_MAXRL)  <a href="#aee667a5cc146c1dff1c3717e7288e501">More...</a><br /></td></tr>
<tr class="separator:aee667a5cc146c1dff1c3717e7288e501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96876852fc2f78fc01a94a0b6f31221e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a743943c453458b2ea9fba4ef6c069c1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a743943c453458b2ea9fba4ef6c069c1f">MAXEN8</a>: 1</td></tr>
<tr class="memdesc:a743943c453458b2ea9fba4ef6c069c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 8  <a href="#a743943c453458b2ea9fba4ef6c069c1f">More...</a><br /></td></tr>
<tr class="separator:a743943c453458b2ea9fba4ef6c069c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac734b820f078f6a8ae86a93fb0a2072b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac734b820f078f6a8ae86a93fb0a2072b">MAXEN9</a>: 1</td></tr>
<tr class="memdesc:ac734b820f078f6a8ae86a93fb0a2072b"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 9  <a href="#ac734b820f078f6a8ae86a93fb0a2072b">More...</a><br /></td></tr>
<tr class="separator:ac734b820f078f6a8ae86a93fb0a2072b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96876852fc2f78fc01a94a0b6f31221e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a96876852fc2f78fc01a94a0b6f31221e">MAXENRH</a></td></tr>
<tr class="memdesc:a96876852fc2f78fc01a94a0b6f31221e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte (PXS_MAXENRH)  <a href="#a96876852fc2f78fc01a94a0b6f31221e">More...</a><br /></td></tr>
<tr class="separator:a96876852fc2f78fc01a94a0b6f31221e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69556cac00b535e5afb9c6799c7f3f34"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aba748854febf156becb0672b77a6a7d2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aba748854febf156becb0672b77a6a7d2">MAXEN0</a>: 1</td></tr>
<tr class="memdesc:aba748854febf156becb0672b77a6a7d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 0  <a href="#aba748854febf156becb0672b77a6a7d2">More...</a><br /></td></tr>
<tr class="separator:aba748854febf156becb0672b77a6a7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcfa2111886797e38edbb3ef4ca43b1b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afcfa2111886797e38edbb3ef4ca43b1b">MAXEN1</a>: 1</td></tr>
<tr class="memdesc:afcfa2111886797e38edbb3ef4ca43b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 1  <a href="#afcfa2111886797e38edbb3ef4ca43b1b">More...</a><br /></td></tr>
<tr class="separator:afcfa2111886797e38edbb3ef4ca43b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af826817b4d9335e1e5945f26703640a6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#af826817b4d9335e1e5945f26703640a6">MAXEN2</a>: 1</td></tr>
<tr class="memdesc:af826817b4d9335e1e5945f26703640a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 2  <a href="#af826817b4d9335e1e5945f26703640a6">More...</a><br /></td></tr>
<tr class="separator:af826817b4d9335e1e5945f26703640a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec24e646e1f69806de0f2c890bfb6fd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#acec24e646e1f69806de0f2c890bfb6fd">MAXEN3</a>: 1</td></tr>
<tr class="memdesc:acec24e646e1f69806de0f2c890bfb6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 3  <a href="#acec24e646e1f69806de0f2c890bfb6fd">More...</a><br /></td></tr>
<tr class="separator:acec24e646e1f69806de0f2c890bfb6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cbaf2b56ef537b92426ca359a52956"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a03cbaf2b56ef537b92426ca359a52956">MAXEN4</a>: 1</td></tr>
<tr class="memdesc:a03cbaf2b56ef537b92426ca359a52956"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 4  <a href="#a03cbaf2b56ef537b92426ca359a52956">More...</a><br /></td></tr>
<tr class="separator:a03cbaf2b56ef537b92426ca359a52956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62ec08b00671b0b034a94679a48ee10"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac62ec08b00671b0b034a94679a48ee10">MAXEN5</a>: 1</td></tr>
<tr class="memdesc:ac62ec08b00671b0b034a94679a48ee10"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 5  <a href="#ac62ec08b00671b0b034a94679a48ee10">More...</a><br /></td></tr>
<tr class="separator:ac62ec08b00671b0b034a94679a48ee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ddb41c87d490eeb325282bdfe58d53"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a67ddb41c87d490eeb325282bdfe58d53">MAXEN6</a>: 1</td></tr>
<tr class="memdesc:a67ddb41c87d490eeb325282bdfe58d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 6  <a href="#a67ddb41c87d490eeb325282bdfe58d53">More...</a><br /></td></tr>
<tr class="separator:a67ddb41c87d490eeb325282bdfe58d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1d8dd85e89ea42bee9675809c46c24"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a5f1d8dd85e89ea42bee9675809c46c24">MAXEN7</a>: 1</td></tr>
<tr class="memdesc:a5f1d8dd85e89ea42bee9675809c46c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">enabled counter limit for Receive channel 7  <a href="#a5f1d8dd85e89ea42bee9675809c46c24">More...</a><br /></td></tr>
<tr class="separator:a5f1d8dd85e89ea42bee9675809c46c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69556cac00b535e5afb9c6799c7f3f34"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a69556cac00b535e5afb9c6799c7f3f34">MAXENRL</a></td></tr>
<tr class="memdesc:a69556cac00b535e5afb9c6799c7f3f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte (PXS_MAXENRL)  <a href="#a69556cac00b535e5afb9c6799c7f3f34">More...</a><br /></td></tr>
<tr class="separator:a69556cac00b535e5afb9c6799c7f3f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d43118313c401b38f0ce98183e2641a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:acef9ae4e2152a48b50410a7cc7cacc01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#acef9ae4e2152a48b50410a7cc7cacc01">VALID8</a>: 1</td></tr>
<tr class="memdesc:acef9ae4e2152a48b50410a7cc7cacc01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 8 is valid.  <a href="#acef9ae4e2152a48b50410a7cc7cacc01">More...</a><br /></td></tr>
<tr class="separator:acef9ae4e2152a48b50410a7cc7cacc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7f0387854439b4396f0d5b035ca090"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aec7f0387854439b4396f0d5b035ca090">VALID9</a>: 1</td></tr>
<tr class="memdesc:aec7f0387854439b4396f0d5b035ca090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 9 is valid.  <a href="#aec7f0387854439b4396f0d5b035ca090">More...</a><br /></td></tr>
<tr class="separator:aec7f0387854439b4396f0d5b035ca090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d43118313c401b38f0ce98183e2641a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a0d43118313c401b38f0ce98183e2641a">RXSRH</a></td></tr>
<tr class="memdesc:a0d43118313c401b38f0ce98183e2641a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte (PXS_RXSRH)  <a href="#a0d43118313c401b38f0ce98183e2641a">More...</a><br /></td></tr>
<tr class="separator:a0d43118313c401b38f0ce98183e2641a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf4db5b4860be64d10347efb3103cc7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afa25e6c40be1e23cbbc0e111a84ef826"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afa25e6c40be1e23cbbc0e111a84ef826">VALID0</a>: 1</td></tr>
<tr class="memdesc:afa25e6c40be1e23cbbc0e111a84ef826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 0 is valid.  <a href="#afa25e6c40be1e23cbbc0e111a84ef826">More...</a><br /></td></tr>
<tr class="separator:afa25e6c40be1e23cbbc0e111a84ef826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68069766c2f11907fec3176be3d01e1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad68069766c2f11907fec3176be3d01e1">VALID1</a>: 1</td></tr>
<tr class="memdesc:ad68069766c2f11907fec3176be3d01e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 1 is valid.  <a href="#ad68069766c2f11907fec3176be3d01e1">More...</a><br /></td></tr>
<tr class="separator:ad68069766c2f11907fec3176be3d01e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75d9911eb4459b4f49ce10ee79a059a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad75d9911eb4459b4f49ce10ee79a059a">VALID2</a>: 1</td></tr>
<tr class="memdesc:ad75d9911eb4459b4f49ce10ee79a059a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 2 is valid.  <a href="#ad75d9911eb4459b4f49ce10ee79a059a">More...</a><br /></td></tr>
<tr class="separator:ad75d9911eb4459b4f49ce10ee79a059a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f936802e7156ec00c48397ab77529a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a33f936802e7156ec00c48397ab77529a">VALID3</a>: 1</td></tr>
<tr class="memdesc:a33f936802e7156ec00c48397ab77529a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 3 is valid.  <a href="#a33f936802e7156ec00c48397ab77529a">More...</a><br /></td></tr>
<tr class="separator:a33f936802e7156ec00c48397ab77529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8ae4fa168a15ee3c5280d18300ca0b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a4e8ae4fa168a15ee3c5280d18300ca0b">VALID4</a>: 1</td></tr>
<tr class="memdesc:a4e8ae4fa168a15ee3c5280d18300ca0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 4 is valid.  <a href="#a4e8ae4fa168a15ee3c5280d18300ca0b">More...</a><br /></td></tr>
<tr class="separator:a4e8ae4fa168a15ee3c5280d18300ca0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81f8f571ac9c9dcf3cead86ff3d7815"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad81f8f571ac9c9dcf3cead86ff3d7815">VALID5</a>: 1</td></tr>
<tr class="memdesc:ad81f8f571ac9c9dcf3cead86ff3d7815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 5 is valid.  <a href="#ad81f8f571ac9c9dcf3cead86ff3d7815">More...</a><br /></td></tr>
<tr class="separator:ad81f8f571ac9c9dcf3cead86ff3d7815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3cad71ced40623e6c651c6ecdb71dd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afb3cad71ced40623e6c651c6ecdb71dd">VALID6</a>: 1</td></tr>
<tr class="memdesc:afb3cad71ced40623e6c651c6ecdb71dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 6 is valid.  <a href="#afb3cad71ced40623e6c651c6ecdb71dd">More...</a><br /></td></tr>
<tr class="separator:afb3cad71ced40623e6c651c6ecdb71dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409745f78fc8c4ad8305998652ccaa58"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a409745f78fc8c4ad8305998652ccaa58">VALID7</a>: 1</td></tr>
<tr class="memdesc:a409745f78fc8c4ad8305998652ccaa58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid bit for conversion data for receiver channel 7 is valid.  <a href="#a409745f78fc8c4ad8305998652ccaa58">More...</a><br /></td></tr>
<tr class="separator:a409745f78fc8c4ad8305998652ccaa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf4db5b4860be64d10347efb3103cc7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aacf4db5b4860be64d10347efb3103cc7">RXSRL</a></td></tr>
<tr class="memdesc:aacf4db5b4860be64d10347efb3103cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte (PXS_RXSRL)  <a href="#aacf4db5b4860be64d10347efb3103cc7">More...</a><br /></td></tr>
<tr class="separator:aacf4db5b4860be64d10347efb3103cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54ad33528de3c89e1b2e8bb39026e8a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad5e943965a7e8f28806b9933e18f1dc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad5e943965a7e8f28806b9933e18f1dc5">RX0CNT</a>: 8</td></tr>
<tr class="memdesc:ad5e943965a7e8f28806b9933e18f1dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 0 [15:8]  <a href="#ad5e943965a7e8f28806b9933e18f1dc5">More...</a><br /></td></tr>
<tr class="separator:ad5e943965a7e8f28806b9933e18f1dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54ad33528de3c89e1b2e8bb39026e8a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ad54ad33528de3c89e1b2e8bb39026e8a">RX0CNTRH</a></td></tr>
<tr class="memdesc:ad54ad33528de3c89e1b2e8bb39026e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 0 high byte (PXS_RX0CNTRH)  <a href="#ad54ad33528de3c89e1b2e8bb39026e8a">More...</a><br /></td></tr>
<tr class="separator:ad54ad33528de3c89e1b2e8bb39026e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97060d7321789a8e69427b11d1e0937"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad5e943965a7e8f28806b9933e18f1dc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad5e943965a7e8f28806b9933e18f1dc5">RX0CNT</a>: 8</td></tr>
<tr class="memdesc:ad5e943965a7e8f28806b9933e18f1dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 0 [7:0]  <a href="#ad5e943965a7e8f28806b9933e18f1dc5">More...</a><br /></td></tr>
<tr class="separator:ad5e943965a7e8f28806b9933e18f1dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97060d7321789a8e69427b11d1e0937"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ae97060d7321789a8e69427b11d1e0937">RX0CNTRL</a></td></tr>
<tr class="memdesc:ae97060d7321789a8e69427b11d1e0937"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 0 low byte (PXS_RX0CNTRL)  <a href="#ae97060d7321789a8e69427b11d1e0937">More...</a><br /></td></tr>
<tr class="separator:ae97060d7321789a8e69427b11d1e0937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e7700a5b9fd2c8c2d6eebb7886b1a9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a2119389d7e08aa22ac391ecb2a77e206"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a2119389d7e08aa22ac391ecb2a77e206">RX1CNT</a>: 8</td></tr>
<tr class="memdesc:a2119389d7e08aa22ac391ecb2a77e206"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 1 [15:8]  <a href="#a2119389d7e08aa22ac391ecb2a77e206">More...</a><br /></td></tr>
<tr class="separator:a2119389d7e08aa22ac391ecb2a77e206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e7700a5b9fd2c8c2d6eebb7886b1a9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a26e7700a5b9fd2c8c2d6eebb7886b1a9">RX1CNTRH</a></td></tr>
<tr class="memdesc:a26e7700a5b9fd2c8c2d6eebb7886b1a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 1 high byte (PXS_RX1CNTRH)  <a href="#a26e7700a5b9fd2c8c2d6eebb7886b1a9">More...</a><br /></td></tr>
<tr class="separator:a26e7700a5b9fd2c8c2d6eebb7886b1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4679cf6491fb90ce94e50aae04ea0b0f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a2119389d7e08aa22ac391ecb2a77e206"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a2119389d7e08aa22ac391ecb2a77e206">RX1CNT</a>: 8</td></tr>
<tr class="memdesc:a2119389d7e08aa22ac391ecb2a77e206"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 1 [7:0]  <a href="#a2119389d7e08aa22ac391ecb2a77e206">More...</a><br /></td></tr>
<tr class="separator:a2119389d7e08aa22ac391ecb2a77e206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4679cf6491fb90ce94e50aae04ea0b0f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a4679cf6491fb90ce94e50aae04ea0b0f">RX1CNTRL</a></td></tr>
<tr class="memdesc:a4679cf6491fb90ce94e50aae04ea0b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 1 low byte (PXS_RX1CNTRL)  <a href="#a4679cf6491fb90ce94e50aae04ea0b0f">More...</a><br /></td></tr>
<tr class="separator:a4679cf6491fb90ce94e50aae04ea0b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c612abcffa8f1962421fc36638950dc"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af6e63ead0b1b3ce714576195c582a69a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#af6e63ead0b1b3ce714576195c582a69a">RX2CNT</a>: 8</td></tr>
<tr class="memdesc:af6e63ead0b1b3ce714576195c582a69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 2 [15:8]  <a href="#af6e63ead0b1b3ce714576195c582a69a">More...</a><br /></td></tr>
<tr class="separator:af6e63ead0b1b3ce714576195c582a69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c612abcffa8f1962421fc36638950dc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a8c612abcffa8f1962421fc36638950dc">RX2CNTRH</a></td></tr>
<tr class="memdesc:a8c612abcffa8f1962421fc36638950dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 2 high byte (PXS_RX2CNTRH)  <a href="#a8c612abcffa8f1962421fc36638950dc">More...</a><br /></td></tr>
<tr class="separator:a8c612abcffa8f1962421fc36638950dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad7b88ebbe17f5be6b029066c55a7d7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af6e63ead0b1b3ce714576195c582a69a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#af6e63ead0b1b3ce714576195c582a69a">RX2CNT</a>: 8</td></tr>
<tr class="memdesc:af6e63ead0b1b3ce714576195c582a69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 2 [7:0]  <a href="#af6e63ead0b1b3ce714576195c582a69a">More...</a><br /></td></tr>
<tr class="separator:af6e63ead0b1b3ce714576195c582a69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad7b88ebbe17f5be6b029066c55a7d7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aaad7b88ebbe17f5be6b029066c55a7d7">RX2CNTRL</a></td></tr>
<tr class="memdesc:aaad7b88ebbe17f5be6b029066c55a7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 2 low byte (PXS_RX2CNTRL)  <a href="#aaad7b88ebbe17f5be6b029066c55a7d7">More...</a><br /></td></tr>
<tr class="separator:aaad7b88ebbe17f5be6b029066c55a7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684ce83086d2379445de44e34dc110a6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8063a6eb969f92f9712b95ce7d9b0391"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a8063a6eb969f92f9712b95ce7d9b0391">RX3CNT</a>: 8</td></tr>
<tr class="memdesc:a8063a6eb969f92f9712b95ce7d9b0391"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 3 [15:8]  <a href="#a8063a6eb969f92f9712b95ce7d9b0391">More...</a><br /></td></tr>
<tr class="separator:a8063a6eb969f92f9712b95ce7d9b0391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684ce83086d2379445de44e34dc110a6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a684ce83086d2379445de44e34dc110a6">RX3CNTRH</a></td></tr>
<tr class="memdesc:a684ce83086d2379445de44e34dc110a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 3 high byte (PXS_RX3CNTRH)  <a href="#a684ce83086d2379445de44e34dc110a6">More...</a><br /></td></tr>
<tr class="separator:a684ce83086d2379445de44e34dc110a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5047b91e30ac1ffda384d6a8e79056cd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8063a6eb969f92f9712b95ce7d9b0391"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a8063a6eb969f92f9712b95ce7d9b0391">RX3CNT</a>: 8</td></tr>
<tr class="memdesc:a8063a6eb969f92f9712b95ce7d9b0391"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 3 [7:0]  <a href="#a8063a6eb969f92f9712b95ce7d9b0391">More...</a><br /></td></tr>
<tr class="separator:a8063a6eb969f92f9712b95ce7d9b0391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5047b91e30ac1ffda384d6a8e79056cd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a5047b91e30ac1ffda384d6a8e79056cd">RX3CNTRL</a></td></tr>
<tr class="memdesc:a5047b91e30ac1ffda384d6a8e79056cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 3 low byte (PXS_RX3CNTRL)  <a href="#a5047b91e30ac1ffda384d6a8e79056cd">More...</a><br /></td></tr>
<tr class="separator:a5047b91e30ac1ffda384d6a8e79056cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1a7669220e05769ea0c68b908c4533"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8f6c25fe118a26ee4ab5c0aac690af43"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a8f6c25fe118a26ee4ab5c0aac690af43">RX4CNT</a>: 8</td></tr>
<tr class="memdesc:a8f6c25fe118a26ee4ab5c0aac690af43"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 4 [15:8]  <a href="#a8f6c25fe118a26ee4ab5c0aac690af43">More...</a><br /></td></tr>
<tr class="separator:a8f6c25fe118a26ee4ab5c0aac690af43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1a7669220e05769ea0c68b908c4533"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a9f1a7669220e05769ea0c68b908c4533">RX4CNTRH</a></td></tr>
<tr class="memdesc:a9f1a7669220e05769ea0c68b908c4533"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 4 high byte (PXS_RX4CNTRH)  <a href="#a9f1a7669220e05769ea0c68b908c4533">More...</a><br /></td></tr>
<tr class="separator:a9f1a7669220e05769ea0c68b908c4533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034db3a9fd3058040fd15160b803484f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8f6c25fe118a26ee4ab5c0aac690af43"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a8f6c25fe118a26ee4ab5c0aac690af43">RX4CNT</a>: 8</td></tr>
<tr class="memdesc:a8f6c25fe118a26ee4ab5c0aac690af43"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 4 [7:0]  <a href="#a8f6c25fe118a26ee4ab5c0aac690af43">More...</a><br /></td></tr>
<tr class="separator:a8f6c25fe118a26ee4ab5c0aac690af43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034db3a9fd3058040fd15160b803484f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a034db3a9fd3058040fd15160b803484f">RX4CNTRL</a></td></tr>
<tr class="memdesc:a034db3a9fd3058040fd15160b803484f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 4 low byte (PXS_RX4CNTRL)  <a href="#a034db3a9fd3058040fd15160b803484f">More...</a><br /></td></tr>
<tr class="separator:a034db3a9fd3058040fd15160b803484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0531e3e76b38fb1125eadcc764bf9a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6c067e7206567d808dacaca7efe5ec0f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6c067e7206567d808dacaca7efe5ec0f">RX5CNT</a>: 8</td></tr>
<tr class="memdesc:a6c067e7206567d808dacaca7efe5ec0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 5 [15:8]  <a href="#a6c067e7206567d808dacaca7efe5ec0f">More...</a><br /></td></tr>
<tr class="separator:a6c067e7206567d808dacaca7efe5ec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0531e3e76b38fb1125eadcc764bf9a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a6b0531e3e76b38fb1125eadcc764bf9a">RX5CNTRH</a></td></tr>
<tr class="memdesc:a6b0531e3e76b38fb1125eadcc764bf9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 5 high byte (PXS_RX5CNTRH)  <a href="#a6b0531e3e76b38fb1125eadcc764bf9a">More...</a><br /></td></tr>
<tr class="separator:a6b0531e3e76b38fb1125eadcc764bf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e20e3c79fa1fb6a102d6a18808fd94"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6c067e7206567d808dacaca7efe5ec0f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6c067e7206567d808dacaca7efe5ec0f">RX5CNT</a>: 8</td></tr>
<tr class="memdesc:a6c067e7206567d808dacaca7efe5ec0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 5 [7:0]  <a href="#a6c067e7206567d808dacaca7efe5ec0f">More...</a><br /></td></tr>
<tr class="separator:a6c067e7206567d808dacaca7efe5ec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e20e3c79fa1fb6a102d6a18808fd94"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a92e20e3c79fa1fb6a102d6a18808fd94">RX5CNTRL</a></td></tr>
<tr class="memdesc:a92e20e3c79fa1fb6a102d6a18808fd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 5 low byte (PXS_RX5CNTRL)  <a href="#a92e20e3c79fa1fb6a102d6a18808fd94">More...</a><br /></td></tr>
<tr class="separator:a92e20e3c79fa1fb6a102d6a18808fd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d24275d6f53bf5da82cb3b6b8dde82a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:addabf2027dc67adffdee6ef3dd362849"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#addabf2027dc67adffdee6ef3dd362849">RX6CNT</a>: 8</td></tr>
<tr class="memdesc:addabf2027dc67adffdee6ef3dd362849"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 6 [15:8]  <a href="#addabf2027dc67adffdee6ef3dd362849">More...</a><br /></td></tr>
<tr class="separator:addabf2027dc67adffdee6ef3dd362849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d24275d6f53bf5da82cb3b6b8dde82a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a0d24275d6f53bf5da82cb3b6b8dde82a">RX6CNTRH</a></td></tr>
<tr class="memdesc:a0d24275d6f53bf5da82cb3b6b8dde82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 6 high byte (PXS_RX6CNTRH)  <a href="#a0d24275d6f53bf5da82cb3b6b8dde82a">More...</a><br /></td></tr>
<tr class="separator:a0d24275d6f53bf5da82cb3b6b8dde82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7ee4d26b793292a1eae072d64f7815"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:addabf2027dc67adffdee6ef3dd362849"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#addabf2027dc67adffdee6ef3dd362849">RX6CNT</a>: 8</td></tr>
<tr class="memdesc:addabf2027dc67adffdee6ef3dd362849"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 6 [7:0]  <a href="#addabf2027dc67adffdee6ef3dd362849">More...</a><br /></td></tr>
<tr class="separator:addabf2027dc67adffdee6ef3dd362849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7ee4d26b793292a1eae072d64f7815"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a9b7ee4d26b793292a1eae072d64f7815">RX6CNTRL</a></td></tr>
<tr class="memdesc:a9b7ee4d26b793292a1eae072d64f7815"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 6 low byte (PXS_RX6CNTRL)  <a href="#a9b7ee4d26b793292a1eae072d64f7815">More...</a><br /></td></tr>
<tr class="separator:a9b7ee4d26b793292a1eae072d64f7815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0c185c6db017a4ac20035e87ff616c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a08dbe903e2b9665830dbdc676b9f73ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a08dbe903e2b9665830dbdc676b9f73ad">RX7CNT</a>: 8</td></tr>
<tr class="memdesc:a08dbe903e2b9665830dbdc676b9f73ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 7 [15:8]  <a href="#a08dbe903e2b9665830dbdc676b9f73ad">More...</a><br /></td></tr>
<tr class="separator:a08dbe903e2b9665830dbdc676b9f73ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0c185c6db017a4ac20035e87ff616c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a1f0c185c6db017a4ac20035e87ff616c">RX7CNTRH</a></td></tr>
<tr class="memdesc:a1f0c185c6db017a4ac20035e87ff616c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 7 high byte (PXS_RX7CNTRH)  <a href="#a1f0c185c6db017a4ac20035e87ff616c">More...</a><br /></td></tr>
<tr class="separator:a1f0c185c6db017a4ac20035e87ff616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfd3eba34877a122fe39d8e39967827"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a08dbe903e2b9665830dbdc676b9f73ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a08dbe903e2b9665830dbdc676b9f73ad">RX7CNT</a>: 8</td></tr>
<tr class="memdesc:a08dbe903e2b9665830dbdc676b9f73ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 7 [7:0]  <a href="#a08dbe903e2b9665830dbdc676b9f73ad">More...</a><br /></td></tr>
<tr class="separator:a08dbe903e2b9665830dbdc676b9f73ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfd3eba34877a122fe39d8e39967827"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a0bfd3eba34877a122fe39d8e39967827">RX7CNTRL</a></td></tr>
<tr class="memdesc:a0bfd3eba34877a122fe39d8e39967827"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 7 low byte (PXS_RX7CNTRL)  <a href="#a0bfd3eba34877a122fe39d8e39967827">More...</a><br /></td></tr>
<tr class="separator:a0bfd3eba34877a122fe39d8e39967827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b3c9bf383415a809a0c0f2d95158b0"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac4891d2b1ffb696f8863f4a21cc005a5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac4891d2b1ffb696f8863f4a21cc005a5">RX8CNT</a>: 8</td></tr>
<tr class="memdesc:ac4891d2b1ffb696f8863f4a21cc005a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 8 [15:8]  <a href="#ac4891d2b1ffb696f8863f4a21cc005a5">More...</a><br /></td></tr>
<tr class="separator:ac4891d2b1ffb696f8863f4a21cc005a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b3c9bf383415a809a0c0f2d95158b0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ad5b3c9bf383415a809a0c0f2d95158b0">RX8CNTRH</a></td></tr>
<tr class="memdesc:ad5b3c9bf383415a809a0c0f2d95158b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 8 high byte (PXS_RX8CNTRH)  <a href="#ad5b3c9bf383415a809a0c0f2d95158b0">More...</a><br /></td></tr>
<tr class="separator:ad5b3c9bf383415a809a0c0f2d95158b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991c8c47d7cc2ae9f4ddd8effa858428"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac4891d2b1ffb696f8863f4a21cc005a5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ac4891d2b1ffb696f8863f4a21cc005a5">RX8CNT</a>: 8</td></tr>
<tr class="memdesc:ac4891d2b1ffb696f8863f4a21cc005a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 8 [7:0]  <a href="#ac4891d2b1ffb696f8863f4a21cc005a5">More...</a><br /></td></tr>
<tr class="separator:ac4891d2b1ffb696f8863f4a21cc005a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991c8c47d7cc2ae9f4ddd8effa858428"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a991c8c47d7cc2ae9f4ddd8effa858428">RX8CNTRL</a></td></tr>
<tr class="memdesc:a991c8c47d7cc2ae9f4ddd8effa858428"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 8 low byte (PXS_RX8CNTRL)  <a href="#a991c8c47d7cc2ae9f4ddd8effa858428">More...</a><br /></td></tr>
<tr class="separator:a991c8c47d7cc2ae9f4ddd8effa858428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc05c93812a361fb0254876d20fffe30"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afeee1f2fd877f465307a64dd5c017902"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afeee1f2fd877f465307a64dd5c017902">RX9CNT</a>: 8</td></tr>
<tr class="memdesc:afeee1f2fd877f465307a64dd5c017902"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 9 [15:8]  <a href="#afeee1f2fd877f465307a64dd5c017902">More...</a><br /></td></tr>
<tr class="separator:afeee1f2fd877f465307a64dd5c017902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc05c93812a361fb0254876d20fffe30"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#afc05c93812a361fb0254876d20fffe30">RX9CNTRH</a></td></tr>
<tr class="memdesc:afc05c93812a361fb0254876d20fffe30"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 9 high byte (PXS_RX9CNTRH)  <a href="#afc05c93812a361fb0254876d20fffe30">More...</a><br /></td></tr>
<tr class="separator:afc05c93812a361fb0254876d20fffe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a37c49a0aeaf821891ca754fdcd418"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afeee1f2fd877f465307a64dd5c017902"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afeee1f2fd877f465307a64dd5c017902">RX9CNT</a>: 8</td></tr>
<tr class="memdesc:afeee1f2fd877f465307a64dd5c017902"><td class="mdescLeft">&#160;</td><td class="mdescRight">measurement value Receiver Channel 9 [7:0]  <a href="#afeee1f2fd877f465307a64dd5c017902">More...</a><br /></td></tr>
<tr class="separator:afeee1f2fd877f465307a64dd5c017902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a37c49a0aeaf821891ca754fdcd418"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a22a37c49a0aeaf821891ca754fdcd418">RX9CNTRL</a></td></tr>
<tr class="memdesc:a22a37c49a0aeaf821891ca754fdcd418"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 9 low byte (PXS_RX9CNTRL)  <a href="#a22a37c49a0aeaf821891ca754fdcd418">More...</a><br /></td></tr>
<tr class="separator:a22a37c49a0aeaf821891ca754fdcd418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233fc6452040f455afad96c09c2470a3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a233fc6452040f455afad96c09c2470a3">res6</a> [12]</td></tr>
<tr class="memdesc:a233fc6452040f455afad96c09c2470a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (12B)  <a href="#a233fc6452040f455afad96c09c2470a3">More...</a><br /></td></tr>
<tr class="separator:a233fc6452040f455afad96c09c2470a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a51c6601525c40052cfa22d5791697c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad94d9fe8449064f3fc565de1b0762783"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad94d9fe8449064f3fc565de1b0762783">RX0CSSEL</a>: 5</td></tr>
<tr class="memdesc:ad94d9fe8449064f3fc565de1b0762783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 0 [4:0].  <a href="#ad94d9fe8449064f3fc565de1b0762783">More...</a><br /></td></tr>
<tr class="separator:ad94d9fe8449064f3fc565de1b0762783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a51c6601525c40052cfa22d5791697c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a6a51c6601525c40052cfa22d5791697c">RX0CSSELR</a></td></tr>
<tr class="memdesc:a6a51c6601525c40052cfa22d5791697c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 0 (PXS_RX0CSSELR)  <a href="#a6a51c6601525c40052cfa22d5791697c">More...</a><br /></td></tr>
<tr class="separator:a6a51c6601525c40052cfa22d5791697c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2517edd65839a1f2b6f81a7b0522eb10"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3ee066345c219f11a24fc746e9091fb1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a3ee066345c219f11a24fc746e9091fb1">RX1CSSEL</a>: 5</td></tr>
<tr class="memdesc:a3ee066345c219f11a24fc746e9091fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 1 [4:0].  <a href="#a3ee066345c219f11a24fc746e9091fb1">More...</a><br /></td></tr>
<tr class="separator:a3ee066345c219f11a24fc746e9091fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2517edd65839a1f2b6f81a7b0522eb10"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a2517edd65839a1f2b6f81a7b0522eb10">RX1CSSELR</a></td></tr>
<tr class="memdesc:a2517edd65839a1f2b6f81a7b0522eb10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 1 (PXS_RX1CSSELR)  <a href="#a2517edd65839a1f2b6f81a7b0522eb10">More...</a><br /></td></tr>
<tr class="separator:a2517edd65839a1f2b6f81a7b0522eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2123c5cd003c8354c7d40ff2b071466"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af1be7fc27d336e3762731a1efb05a387"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#af1be7fc27d336e3762731a1efb05a387">RX2CSSEL</a>: 5</td></tr>
<tr class="memdesc:af1be7fc27d336e3762731a1efb05a387"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 2 [4:0].  <a href="#af1be7fc27d336e3762731a1efb05a387">More...</a><br /></td></tr>
<tr class="separator:af1be7fc27d336e3762731a1efb05a387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2123c5cd003c8354c7d40ff2b071466"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aa2123c5cd003c8354c7d40ff2b071466">RX2CSSELR</a></td></tr>
<tr class="memdesc:aa2123c5cd003c8354c7d40ff2b071466"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 2 (PXS_RX2CSSELR)  <a href="#aa2123c5cd003c8354c7d40ff2b071466">More...</a><br /></td></tr>
<tr class="separator:aa2123c5cd003c8354c7d40ff2b071466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb8266d4e4b22f460fa9cc5ab3f374f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4f38cd7ba14d47ee83bce3ffbe5e4c28"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a4f38cd7ba14d47ee83bce3ffbe5e4c28">RX3CSSEL</a>: 5</td></tr>
<tr class="memdesc:a4f38cd7ba14d47ee83bce3ffbe5e4c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 3 [4:0].  <a href="#a4f38cd7ba14d47ee83bce3ffbe5e4c28">More...</a><br /></td></tr>
<tr class="separator:a4f38cd7ba14d47ee83bce3ffbe5e4c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb8266d4e4b22f460fa9cc5ab3f374f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#adeb8266d4e4b22f460fa9cc5ab3f374f">RX3CSSELR</a></td></tr>
<tr class="memdesc:adeb8266d4e4b22f460fa9cc5ab3f374f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 3 (PXS_RX3CSSELR)  <a href="#adeb8266d4e4b22f460fa9cc5ab3f374f">More...</a><br /></td></tr>
<tr class="separator:adeb8266d4e4b22f460fa9cc5ab3f374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a844f1f71a17b0625e1234adb4e727"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a222685076b27d890193694ad508ed567"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a222685076b27d890193694ad508ed567">RX4CSSEL</a>: 5</td></tr>
<tr class="memdesc:a222685076b27d890193694ad508ed567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 4 [4:0].  <a href="#a222685076b27d890193694ad508ed567">More...</a><br /></td></tr>
<tr class="separator:a222685076b27d890193694ad508ed567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a844f1f71a17b0625e1234adb4e727"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a70a844f1f71a17b0625e1234adb4e727">RX4CSSELR</a></td></tr>
<tr class="memdesc:a70a844f1f71a17b0625e1234adb4e727"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 4 (PXS_RX4CSSELR)  <a href="#a70a844f1f71a17b0625e1234adb4e727">More...</a><br /></td></tr>
<tr class="separator:a70a844f1f71a17b0625e1234adb4e727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af776d20ef0e39e0d9535a97ba4b186d9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a0be791eca6d02c292c9a95d62bf224d6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a0be791eca6d02c292c9a95d62bf224d6">RX5CSSEL</a>: 5</td></tr>
<tr class="memdesc:a0be791eca6d02c292c9a95d62bf224d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 5 [4:0].  <a href="#a0be791eca6d02c292c9a95d62bf224d6">More...</a><br /></td></tr>
<tr class="separator:a0be791eca6d02c292c9a95d62bf224d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af776d20ef0e39e0d9535a97ba4b186d9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#af776d20ef0e39e0d9535a97ba4b186d9">RX5CSSELR</a></td></tr>
<tr class="memdesc:af776d20ef0e39e0d9535a97ba4b186d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 5 (PXS_RX5CSSELR)  <a href="#af776d20ef0e39e0d9535a97ba4b186d9">More...</a><br /></td></tr>
<tr class="separator:af776d20ef0e39e0d9535a97ba4b186d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed717745f4cd08526aacf3cb29296de2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4d308bb4345b8fbe8e9a38ecca1c82c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a4d308bb4345b8fbe8e9a38ecca1c82c6">RX6CSSEL</a>: 5</td></tr>
<tr class="memdesc:a4d308bb4345b8fbe8e9a38ecca1c82c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 6 [4:0].  <a href="#a4d308bb4345b8fbe8e9a38ecca1c82c6">More...</a><br /></td></tr>
<tr class="separator:a4d308bb4345b8fbe8e9a38ecca1c82c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed717745f4cd08526aacf3cb29296de2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aed717745f4cd08526aacf3cb29296de2">RX6CSSELR</a></td></tr>
<tr class="memdesc:aed717745f4cd08526aacf3cb29296de2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 6 (PXS_RX6CSSELR)  <a href="#aed717745f4cd08526aacf3cb29296de2">More...</a><br /></td></tr>
<tr class="separator:aed717745f4cd08526aacf3cb29296de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fdd66d2c586ecefd36e6a9c9f0996c4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a417e9cc7d8955f073c84fdb1da3a45e1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a417e9cc7d8955f073c84fdb1da3a45e1">RX7CSSEL</a>: 5</td></tr>
<tr class="memdesc:a417e9cc7d8955f073c84fdb1da3a45e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 7 [4:0].  <a href="#a417e9cc7d8955f073c84fdb1da3a45e1">More...</a><br /></td></tr>
<tr class="separator:a417e9cc7d8955f073c84fdb1da3a45e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fdd66d2c586ecefd36e6a9c9f0996c4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a9fdd66d2c586ecefd36e6a9c9f0996c4">RX7CSSELR</a></td></tr>
<tr class="memdesc:a9fdd66d2c586ecefd36e6a9c9f0996c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 7 (PXS_RX7CSSELR)  <a href="#a9fdd66d2c586ecefd36e6a9c9f0996c4">More...</a><br /></td></tr>
<tr class="separator:a9fdd66d2c586ecefd36e6a9c9f0996c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace287e6a0c5f2844e524a8f302af389a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a7e6d8250f79ef0d82417d7c3692d7c22"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a7e6d8250f79ef0d82417d7c3692d7c22">RX8CSSEL</a>: 5</td></tr>
<tr class="memdesc:a7e6d8250f79ef0d82417d7c3692d7c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 8 [4:0].  <a href="#a7e6d8250f79ef0d82417d7c3692d7c22">More...</a><br /></td></tr>
<tr class="separator:a7e6d8250f79ef0d82417d7c3692d7c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace287e6a0c5f2844e524a8f302af389a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ace287e6a0c5f2844e524a8f302af389a">RX8CSSELR</a></td></tr>
<tr class="memdesc:ace287e6a0c5f2844e524a8f302af389a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 8 (PXS_RX8CSSELR)  <a href="#ace287e6a0c5f2844e524a8f302af389a">More...</a><br /></td></tr>
<tr class="separator:ace287e6a0c5f2844e524a8f302af389a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85870ae66c97ae01a178b494b5567a7e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad9cdaa3d3d6ad05682694ae810099824"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#ad9cdaa3d3d6ad05682694ae810099824">RX9CSSEL</a>: 5</td></tr>
<tr class="memdesc:ad9cdaa3d3d6ad05682694ae810099824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling capacitor size of Receiver Channel 9 [4:0].  <a href="#ad9cdaa3d3d6ad05682694ae810099824">More...</a><br /></td></tr>
<tr class="separator:ad9cdaa3d3d6ad05682694ae810099824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 3</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85870ae66c97ae01a178b494b5567a7e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a85870ae66c97ae01a178b494b5567a7e">RX9CSSELR</a></td></tr>
<tr class="memdesc:a85870ae66c97ae01a178b494b5567a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 9 (PXS_RX9CSSELR)  <a href="#a85870ae66c97ae01a178b494b5567a7e">More...</a><br /></td></tr>
<tr class="separator:a85870ae66c97ae01a178b494b5567a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461347717c4b666b8963a9353666425d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a461347717c4b666b8963a9353666425d">res7</a> [6]</td></tr>
<tr class="memdesc:a461347717c4b666b8963a9353666425d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (6B)  <a href="#a461347717c4b666b8963a9353666425d">More...</a><br /></td></tr>
<tr class="separator:a461347717c4b666b8963a9353666425d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6f054158a073844a59c55cf58716ad"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a523393b92c9a0b0d91e599f9b05f9c47"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a523393b92c9a0b0d91e599f9b05f9c47">RX0EPCC</a>: 8</td></tr>
<tr class="memdesc:a523393b92c9a0b0d91e599f9b05f9c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 0.  <a href="#a523393b92c9a0b0d91e599f9b05f9c47">More...</a><br /></td></tr>
<tr class="separator:a523393b92c9a0b0d91e599f9b05f9c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6f054158a073844a59c55cf58716ad"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a7b6f054158a073844a59c55cf58716ad">RX0EPCCSELR</a></td></tr>
<tr class="memdesc:a7b6f054158a073844a59c55cf58716ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 0 (PXS_RX0EPCCSELR)  <a href="#a7b6f054158a073844a59c55cf58716ad">More...</a><br /></td></tr>
<tr class="separator:a7b6f054158a073844a59c55cf58716ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0078ca378a8f4249f685117eed5ea0b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a7a4c6baa8d6a8f043f2a8dd8c1fb1c17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a7a4c6baa8d6a8f043f2a8dd8c1fb1c17">RX1EPCC</a>: 8</td></tr>
<tr class="memdesc:a7a4c6baa8d6a8f043f2a8dd8c1fb1c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 1.  <a href="#a7a4c6baa8d6a8f043f2a8dd8c1fb1c17">More...</a><br /></td></tr>
<tr class="separator:a7a4c6baa8d6a8f043f2a8dd8c1fb1c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0078ca378a8f4249f685117eed5ea0b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#aa0078ca378a8f4249f685117eed5ea0b">RX1EPCCSELR</a></td></tr>
<tr class="memdesc:aa0078ca378a8f4249f685117eed5ea0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 1 (PXS_RX1EPCCSELR)  <a href="#aa0078ca378a8f4249f685117eed5ea0b">More...</a><br /></td></tr>
<tr class="separator:aa0078ca378a8f4249f685117eed5ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9032b35389c1899898abd7419e9886dd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a391cfcc63690437ad9c63d0673e0026c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a391cfcc63690437ad9c63d0673e0026c">RX2EPCC</a>: 8</td></tr>
<tr class="memdesc:a391cfcc63690437ad9c63d0673e0026c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 2.  <a href="#a391cfcc63690437ad9c63d0673e0026c">More...</a><br /></td></tr>
<tr class="separator:a391cfcc63690437ad9c63d0673e0026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9032b35389c1899898abd7419e9886dd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a9032b35389c1899898abd7419e9886dd">RX2EPCCSELR</a></td></tr>
<tr class="memdesc:a9032b35389c1899898abd7419e9886dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 2 (PXS_RX2EPCCSELR)  <a href="#a9032b35389c1899898abd7419e9886dd">More...</a><br /></td></tr>
<tr class="separator:a9032b35389c1899898abd7419e9886dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702b4bf2b9f9e1059397186b0b941b41"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a120aa4384ed62ffe37bfede59acb8067"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a120aa4384ed62ffe37bfede59acb8067">RX3EPCC</a>: 8</td></tr>
<tr class="memdesc:a120aa4384ed62ffe37bfede59acb8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 3.  <a href="#a120aa4384ed62ffe37bfede59acb8067">More...</a><br /></td></tr>
<tr class="separator:a120aa4384ed62ffe37bfede59acb8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702b4bf2b9f9e1059397186b0b941b41"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a702b4bf2b9f9e1059397186b0b941b41">RX3EPCCSELR</a></td></tr>
<tr class="memdesc:a702b4bf2b9f9e1059397186b0b941b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 3 (PXS_RX3EPCCSELR)  <a href="#a702b4bf2b9f9e1059397186b0b941b41">More...</a><br /></td></tr>
<tr class="separator:a702b4bf2b9f9e1059397186b0b941b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70817148a389abae03a4b2339555d973"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa82f0bb284b46e43d4ce97b80b495654"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#aa82f0bb284b46e43d4ce97b80b495654">RX4EPCC</a>: 8</td></tr>
<tr class="memdesc:aa82f0bb284b46e43d4ce97b80b495654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 4.  <a href="#aa82f0bb284b46e43d4ce97b80b495654">More...</a><br /></td></tr>
<tr class="separator:aa82f0bb284b46e43d4ce97b80b495654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70817148a389abae03a4b2339555d973"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a70817148a389abae03a4b2339555d973">RX4EPCCSELR</a></td></tr>
<tr class="memdesc:a70817148a389abae03a4b2339555d973"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 4 (PXS_RX4EPCCSELR)  <a href="#a70817148a389abae03a4b2339555d973">More...</a><br /></td></tr>
<tr class="separator:a70817148a389abae03a4b2339555d973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1504a85434e349282fcb1b669e3e9c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a53640030808e5547afd41d230892d2c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a53640030808e5547afd41d230892d2c8">RX5EPCC</a>: 8</td></tr>
<tr class="memdesc:a53640030808e5547afd41d230892d2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 5.  <a href="#a53640030808e5547afd41d230892d2c8">More...</a><br /></td></tr>
<tr class="separator:a53640030808e5547afd41d230892d2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1504a85434e349282fcb1b669e3e9c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a9c1504a85434e349282fcb1b669e3e9c">RX5EPCCSELR</a></td></tr>
<tr class="memdesc:a9c1504a85434e349282fcb1b669e3e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 5 (PXS_RX5EPCCSELR)  <a href="#a9c1504a85434e349282fcb1b669e3e9c">More...</a><br /></td></tr>
<tr class="separator:a9c1504a85434e349282fcb1b669e3e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048d907af71ea6317c198c8d77df2989"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a917f676aeea4fa6f28c3e8c6b9066388"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a917f676aeea4fa6f28c3e8c6b9066388">RX6EPCC</a>: 8</td></tr>
<tr class="memdesc:a917f676aeea4fa6f28c3e8c6b9066388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 6.  <a href="#a917f676aeea4fa6f28c3e8c6b9066388">More...</a><br /></td></tr>
<tr class="separator:a917f676aeea4fa6f28c3e8c6b9066388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048d907af71ea6317c198c8d77df2989"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a048d907af71ea6317c198c8d77df2989">RX6EPCCSELR</a></td></tr>
<tr class="memdesc:a048d907af71ea6317c198c8d77df2989"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 6 (PXS_RX6EPCCSELR)  <a href="#a048d907af71ea6317c198c8d77df2989">More...</a><br /></td></tr>
<tr class="separator:a048d907af71ea6317c198c8d77df2989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f6150d569dc9af7f81ec2c26b08f75"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3c10235417112af65a347780550bbd6c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a3c10235417112af65a347780550bbd6c">RX7EPCC</a>: 8</td></tr>
<tr class="memdesc:a3c10235417112af65a347780550bbd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 7.  <a href="#a3c10235417112af65a347780550bbd6c">More...</a><br /></td></tr>
<tr class="separator:a3c10235417112af65a347780550bbd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f6150d569dc9af7f81ec2c26b08f75"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a18f6150d569dc9af7f81ec2c26b08f75">RX7EPCCSELR</a></td></tr>
<tr class="memdesc:a18f6150d569dc9af7f81ec2c26b08f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 7 (PXS_RX7EPCCSELR)  <a href="#a18f6150d569dc9af7f81ec2c26b08f75">More...</a><br /></td></tr>
<tr class="separator:a18f6150d569dc9af7f81ec2c26b08f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92d5bd268c0bfadb7a17cdb9f8587e7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a918e4adfecaf8a306e19b3a08128f7cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#a918e4adfecaf8a306e19b3a08128f7cc">RX8EPCC</a>: 8</td></tr>
<tr class="memdesc:a918e4adfecaf8a306e19b3a08128f7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 8.  <a href="#a918e4adfecaf8a306e19b3a08128f7cc">More...</a><br /></td></tr>
<tr class="separator:a918e4adfecaf8a306e19b3a08128f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92d5bd268c0bfadb7a17cdb9f8587e7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#ab92d5bd268c0bfadb7a17cdb9f8587e7">RX8EPCCSELR</a></td></tr>
<tr class="memdesc:ab92d5bd268c0bfadb7a17cdb9f8587e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 8 (PXS_RX8EPCCSELR)  <a href="#ab92d5bd268c0bfadb7a17cdb9f8587e7">More...</a><br /></td></tr>
<tr class="separator:ab92d5bd268c0bfadb7a17cdb9f8587e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d176afb0236fdb3f3ac32582d109043"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afbeb259b994734ab5608610a94c99083"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_p_x_s__t.html#afbeb259b994734ab5608610a94c99083">RX9EPCC</a>: 8</td></tr>
<tr class="memdesc:afbeb259b994734ab5608610a94c99083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parasitic compensation capacitor of Receiver Channel 9.  <a href="#afbeb259b994734ab5608610a94c99083">More...</a><br /></td></tr>
<tr class="separator:afbeb259b994734ab5608610a94c99083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d176afb0236fdb3f3ac32582d109043"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html#a2d176afb0236fdb3f3ac32582d109043">RX9EPCCSELR</a></td></tr>
<tr class="memdesc:a2d176afb0236fdb3f3ac32582d109043"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 9 (PXS_RX9EPCCSELR)  <a href="#a2d176afb0236fdb3f3ac32582d109043">More...</a><br /></td></tr>
<tr class="separator:a2d176afb0236fdb3f3ac32582d109043"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for Proximity Sense registers (PXS) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02456">2456</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02460">2460</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aadd889df1eefe254a8a6288898cf36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd889df1eefe254a8a6288898cf36c5">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02508">2508</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="acc7263aa97980bf2123c6943b9cc605c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7263aa97980bf2123c6943b9cc605c">&#9670;&nbsp;</a></span>ANADEAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ANADEAD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ensure UP-PASS deadtime using analog delay </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02505">2505</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a643d50aab914aeb7131069c19ce3ee74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643d50aab914aeb7131069c19ce3ee74">&#9670;&nbsp;</a></span>BIAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> BIAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample and hold strength selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02481">2481</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9866e78a6322d46f24272766407b49b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9866e78a6322d46f24272766407b49b6">&#9670;&nbsp;</a></span>CIPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CIPF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Conversion in progress flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02493">2493</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aa0a5c5ef8425a2f5d674e78abb0aadd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a5c5ef8425a2f5d674e78abb0aadd7">&#9670;&nbsp;</a></span>CKCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CKCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Clock Control Register 1 (PXS_CKCR1) </p>

</div>
</div>
<a id="aa62b92cdb4cc0cffd094bd6e61d923d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62b92cdb4cc0cffd094bd6e61d923d0">&#9670;&nbsp;</a></span>CKCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CKCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Clock Control Register 2 (PXS_CKCR2) </p>

</div>
</div>
<a id="a4f1b0199a95273f05dcafae0fc05d953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1b0199a95273f05dcafae0fc05d953">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 1 (PXS_CR1) </p>

</div>
</div>
<a id="a055d9e3f195677003fcec15ab586151e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055d9e3f195677003fcec15ab586151e">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 2 (PXS_CR2) </p>

</div>
</div>
<a id="a8e512021d5ec11e3ecf5a6b840c26a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e512021d5ec11e3ecf5a6b840c26a19">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 3 (PXS_CR3) </p>

</div>
</div>
<a id="a55f813c3678048cc05ef806a0087b9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f813c3678048cc05ef806a0087b9a3">&#9670;&nbsp;</a></span>EOCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> EOCF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of conversion flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02496">2496</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a3ac364185315909ce4c367486b653b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac364185315909ce4c367486b653b57">&#9670;&nbsp;</a></span>EOCITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> EOCITEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of conversion interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02475">2475</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a778fea50fb612c0341a78dbe5dc33c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a778fea50fb612c0341a78dbe5dc33c96">&#9670;&nbsp;</a></span>FCCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> FCCF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First conversion completion flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02495">2495</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="afd8ac58cd3ecf873b10892e700d7dd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8ac58cd3ecf873b10892e700d7dd3e">&#9670;&nbsp;</a></span>FCCITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> FCCITEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>First conversion completion interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02474">2474</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ae5c554260223b8c1febf91e8a151e748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c554260223b8c1febf91e8a151e748">&#9670;&nbsp;</a></span>INCPHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> INCPHASE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Increase length of UP and PASS by 1/2 clock cycle. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02504">2504</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a69e2fdf2275ce37d42106afd1c0eebcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e2fdf2275ce37d42106afd1c0eebcd">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Interrupt and Status Register (PXS_ISR) </p>

</div>
</div>
<a id="aa553d7f9ef482b7b5926f7e83fe4dccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa553d7f9ef482b7b5926f7e83fe4dccc">&#9670;&nbsp;</a></span>LOW_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LOW_POWER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low power mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02461">2461</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="af2414f9cd2e50caf915f298f92f85242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2414f9cd2e50caf915f298f92f85242">&#9670;&nbsp;</a></span>MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>maximum allowed value for conversion data [15:8] </p>
<p>maximum allowed value for conversion data [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02649">2649</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aba748854febf156becb0672b77a6a7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba748854febf156becb0672b77a6a7d2">&#9670;&nbsp;</a></span>MAXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02666">2666</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="afcfa2111886797e38edbb3ef4ca43b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcfa2111886797e38edbb3ef4ca43b1b">&#9670;&nbsp;</a></span>MAXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02667">2667</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="af826817b4d9335e1e5945f26703640a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af826817b4d9335e1e5945f26703640a6">&#9670;&nbsp;</a></span>MAXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02668">2668</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="acec24e646e1f69806de0f2c890bfb6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec24e646e1f69806de0f2c890bfb6fd">&#9670;&nbsp;</a></span>MAXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02669">2669</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a03cbaf2b56ef537b92426ca359a52956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03cbaf2b56ef537b92426ca359a52956">&#9670;&nbsp;</a></span>MAXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02670">2670</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ac62ec08b00671b0b034a94679a48ee10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62ec08b00671b0b034a94679a48ee10">&#9670;&nbsp;</a></span>MAXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02671">2671</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a67ddb41c87d490eeb325282bdfe58d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ddb41c87d490eeb325282bdfe58d53">&#9670;&nbsp;</a></span>MAXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02672">2672</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a5f1d8dd85e89ea42bee9675809c46c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1d8dd85e89ea42bee9675809c46c24">&#9670;&nbsp;</a></span>MAXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02673">2673</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a743943c453458b2ea9fba4ef6c069c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743943c453458b2ea9fba4ef6c069c1f">&#9670;&nbsp;</a></span>MAXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 8 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02659">2659</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ac734b820f078f6a8ae86a93fb0a2072b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac734b820f078f6a8ae86a93fb0a2072b">&#9670;&nbsp;</a></span>MAXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MAXEN9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enabled counter limit for Receive channel 9 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02660">2660</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a96876852fc2f78fc01a94a0b6f31221e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96876852fc2f78fc01a94a0b6f31221e">&#9670;&nbsp;</a></span>MAXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MAXENRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Enable Register high byte (PXS_MAXENRH) </p>

</div>
</div>
<a id="a69556cac00b535e5afb9c6799c7f3f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69556cac00b535e5afb9c6799c7f3f34">&#9670;&nbsp;</a></span>MAXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MAXENRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Enable Register low byte (PXS_MAXENRL) </p>

</div>
</div>
<a id="a4a53816d571d8f25851e163dfdff30a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a53816d571d8f25851e163dfdff30a3">&#9670;&nbsp;</a></span>MAXRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MAXRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Value Register high byte (PXS_MAXRH) </p>

</div>
</div>
<a id="aee667a5cc146c1dff1c3717e7288e501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee667a5cc146c1dff1c3717e7288e501">&#9670;&nbsp;</a></span>MAXRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MAXRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Value Register low byte (PXS_MAXRL) </p>

</div>
</div>
<a id="a066ac0bfca5cee120b5c56d1a81b9050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066ac0bfca5cee120b5c56d1a81b9050">&#9670;&nbsp;</a></span>NOISEDETEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> NOISEDETEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Noise detection enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02473">2473</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a17336d9728c4ddc95e90af5929261a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17336d9728c4ddc95e90af5929261a84">&#9670;&nbsp;</a></span>NOISEDETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> NOISEDETF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Noise detection flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02494">2494</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aeeafa47067663c4cd2601d1220d9048d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeafa47067663c4cd2601d1220d9048d">&#9670;&nbsp;</a></span>PASSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PASSLEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of PASS phase. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02513">2513</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a534c23221405af11e0e865af972c4ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534c23221405af11e0e865af972c4ce5">&#9670;&nbsp;</a></span>PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PRESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency selection for ProxSense clock. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02507">2507</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a5740ce42d9b76634fb4af8d99fd2c609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5740ce42d9b76634fb4af8d99fd2c609">&#9670;&nbsp;</a></span>PXSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PXSEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02463">2463</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a5a6d4f4123a113fbe2d966831810a93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6d4f4123a113fbe2d966831810a93f">&#9670;&nbsp;</a></span>res</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (1B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02486">2486</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad26a47e55f2b44c0cac2e87d01a14509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26a47e55f2b44c0cac2e87d01a14509">&#9670;&nbsp;</a></span>res2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (1B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02500">2500</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a85e0211829e3dabd78feb5a44b754634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e0211829e3dabd78feb5a44b754634">&#9670;&nbsp;</a></span>res3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (2B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02596">2596</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a72962cc1f25b97041931b80d6c7def47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72962cc1f25b97041931b80d6c7def47">&#9670;&nbsp;</a></span>res4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (2B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02618">2618</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a129cb95617ac5cc3232f0fa2a8ff4898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129cb95617ac5cc3232f0fa2a8ff4898">&#9670;&nbsp;</a></span>res5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (2B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02645">2645</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a233fc6452040f455afad96c09c2470a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233fc6452040f455afad96c09c2470a3">&#9670;&nbsp;</a></span>res6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res6[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (12B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02796">2796</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a461347717c4b666b8963a9353666425d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461347717c4b666b8963a9353666425d">&#9670;&nbsp;</a></span>res7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res7[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (6B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02859">2859</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad5e943965a7e8f28806b9933e18f1dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5e943965a7e8f28806b9933e18f1dc5">&#9670;&nbsp;</a></span>RX0CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX0CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 0 [15:8] </p>
<p>measurement value Receiver Channel 0 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02697">2697</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad54ad33528de3c89e1b2e8bb39026e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad54ad33528de3c89e1b2e8bb39026e8a">&#9670;&nbsp;</a></span>RX0CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX0CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 0 high byte (PXS_RX0CNTRH) </p>

</div>
</div>
<a id="ae97060d7321789a8e69427b11d1e0937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae97060d7321789a8e69427b11d1e0937">&#9670;&nbsp;</a></span>RX0CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX0CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 0 low byte (PXS_RX0CNTRL) </p>

</div>
</div>
<a id="ad94d9fe8449064f3fc565de1b0762783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94d9fe8449064f3fc565de1b0762783">&#9670;&nbsp;</a></span>RX0CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX0CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 0 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02800">2800</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a6a51c6601525c40052cfa22d5791697c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a51c6601525c40052cfa22d5791697c">&#9670;&nbsp;</a></span>RX0CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX0CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 0 (PXS_RX0CSSELR) </p>

</div>
</div>
<a id="a523393b92c9a0b0d91e599f9b05f9c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523393b92c9a0b0d91e599f9b05f9c47">&#9670;&nbsp;</a></span>RX0EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX0EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02863">2863</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a7b6f054158a073844a59c55cf58716ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6f054158a073844a59c55cf58716ad">&#9670;&nbsp;</a></span>RX0EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX0EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 0 (PXS_RX0EPCCSELR) </p>

</div>
</div>
<a id="a2119389d7e08aa22ac391ecb2a77e206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2119389d7e08aa22ac391ecb2a77e206">&#9670;&nbsp;</a></span>RX1CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX1CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 1 [15:8] </p>
<p>measurement value Receiver Channel 1 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02707">2707</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a26e7700a5b9fd2c8c2d6eebb7886b1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e7700a5b9fd2c8c2d6eebb7886b1a9">&#9670;&nbsp;</a></span>RX1CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX1CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 1 high byte (PXS_RX1CNTRH) </p>

</div>
</div>
<a id="a4679cf6491fb90ce94e50aae04ea0b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4679cf6491fb90ce94e50aae04ea0b0f">&#9670;&nbsp;</a></span>RX1CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX1CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 1 low byte (PXS_RX1CNTRL) </p>

</div>
</div>
<a id="a3ee066345c219f11a24fc746e9091fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee066345c219f11a24fc746e9091fb1">&#9670;&nbsp;</a></span>RX1CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX1CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 1 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02806">2806</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a2517edd65839a1f2b6f81a7b0522eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2517edd65839a1f2b6f81a7b0522eb10">&#9670;&nbsp;</a></span>RX1CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX1CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 1 (PXS_RX1CSSELR) </p>

</div>
</div>
<a id="a7a4c6baa8d6a8f043f2a8dd8c1fb1c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4c6baa8d6a8f043f2a8dd8c1fb1c17">&#9670;&nbsp;</a></span>RX1EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX1EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02868">2868</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aa0078ca378a8f4249f685117eed5ea0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0078ca378a8f4249f685117eed5ea0b">&#9670;&nbsp;</a></span>RX1EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX1EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 1 (PXS_RX1EPCCSELR) </p>

</div>
</div>
<a id="af6e63ead0b1b3ce714576195c582a69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e63ead0b1b3ce714576195c582a69a">&#9670;&nbsp;</a></span>RX2CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX2CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 2 [15:8] </p>
<p>measurement value Receiver Channel 2 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02717">2717</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a8c612abcffa8f1962421fc36638950dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c612abcffa8f1962421fc36638950dc">&#9670;&nbsp;</a></span>RX2CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX2CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 2 high byte (PXS_RX2CNTRH) </p>

</div>
</div>
<a id="aaad7b88ebbe17f5be6b029066c55a7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad7b88ebbe17f5be6b029066c55a7d7">&#9670;&nbsp;</a></span>RX2CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX2CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 2 low byte (PXS_RX2CNTRL) </p>

</div>
</div>
<a id="af1be7fc27d336e3762731a1efb05a387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1be7fc27d336e3762731a1efb05a387">&#9670;&nbsp;</a></span>RX2CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX2CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 2 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02812">2812</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aa2123c5cd003c8354c7d40ff2b071466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2123c5cd003c8354c7d40ff2b071466">&#9670;&nbsp;</a></span>RX2CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX2CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 2 (PXS_RX2CSSELR) </p>

</div>
</div>
<a id="a391cfcc63690437ad9c63d0673e0026c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391cfcc63690437ad9c63d0673e0026c">&#9670;&nbsp;</a></span>RX2EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX2EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02873">2873</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9032b35389c1899898abd7419e9886dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9032b35389c1899898abd7419e9886dd">&#9670;&nbsp;</a></span>RX2EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX2EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 2 (PXS_RX2EPCCSELR) </p>

</div>
</div>
<a id="a8063a6eb969f92f9712b95ce7d9b0391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8063a6eb969f92f9712b95ce7d9b0391">&#9670;&nbsp;</a></span>RX3CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX3CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 3 [15:8] </p>
<p>measurement value Receiver Channel 3 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02727">2727</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a684ce83086d2379445de44e34dc110a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684ce83086d2379445de44e34dc110a6">&#9670;&nbsp;</a></span>RX3CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX3CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 3 high byte (PXS_RX3CNTRH) </p>

</div>
</div>
<a id="a5047b91e30ac1ffda384d6a8e79056cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5047b91e30ac1ffda384d6a8e79056cd">&#9670;&nbsp;</a></span>RX3CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX3CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 3 low byte (PXS_RX3CNTRL) </p>

</div>
</div>
<a id="a4f38cd7ba14d47ee83bce3ffbe5e4c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f38cd7ba14d47ee83bce3ffbe5e4c28">&#9670;&nbsp;</a></span>RX3CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX3CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 3 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02818">2818</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="adeb8266d4e4b22f460fa9cc5ab3f374f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb8266d4e4b22f460fa9cc5ab3f374f">&#9670;&nbsp;</a></span>RX3CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX3CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 3 (PXS_RX3CSSELR) </p>

</div>
</div>
<a id="a120aa4384ed62ffe37bfede59acb8067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120aa4384ed62ffe37bfede59acb8067">&#9670;&nbsp;</a></span>RX3EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX3EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02878">2878</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a702b4bf2b9f9e1059397186b0b941b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702b4bf2b9f9e1059397186b0b941b41">&#9670;&nbsp;</a></span>RX3EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX3EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 3 (PXS_RX3EPCCSELR) </p>

</div>
</div>
<a id="a8f6c25fe118a26ee4ab5c0aac690af43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6c25fe118a26ee4ab5c0aac690af43">&#9670;&nbsp;</a></span>RX4CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX4CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 4 [15:8] </p>
<p>measurement value Receiver Channel 4 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02737">2737</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9f1a7669220e05769ea0c68b908c4533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f1a7669220e05769ea0c68b908c4533">&#9670;&nbsp;</a></span>RX4CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX4CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 4 high byte (PXS_RX4CNTRH) </p>

</div>
</div>
<a id="a034db3a9fd3058040fd15160b803484f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034db3a9fd3058040fd15160b803484f">&#9670;&nbsp;</a></span>RX4CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX4CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 4 low byte (PXS_RX4CNTRL) </p>

</div>
</div>
<a id="a222685076b27d890193694ad508ed567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222685076b27d890193694ad508ed567">&#9670;&nbsp;</a></span>RX4CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX4CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 4 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02824">2824</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a70a844f1f71a17b0625e1234adb4e727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a844f1f71a17b0625e1234adb4e727">&#9670;&nbsp;</a></span>RX4CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX4CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 4 (PXS_RX4CSSELR) </p>

</div>
</div>
<a id="aa82f0bb284b46e43d4ce97b80b495654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82f0bb284b46e43d4ce97b80b495654">&#9670;&nbsp;</a></span>RX4EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX4EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02883">2883</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a70817148a389abae03a4b2339555d973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70817148a389abae03a4b2339555d973">&#9670;&nbsp;</a></span>RX4EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX4EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 4 (PXS_RX4EPCCSELR) </p>

</div>
</div>
<a id="a6c067e7206567d808dacaca7efe5ec0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c067e7206567d808dacaca7efe5ec0f">&#9670;&nbsp;</a></span>RX5CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX5CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 5 [15:8] </p>
<p>measurement value Receiver Channel 5 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02747">2747</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a6b0531e3e76b38fb1125eadcc764bf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0531e3e76b38fb1125eadcc764bf9a">&#9670;&nbsp;</a></span>RX5CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX5CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 5 high byte (PXS_RX5CNTRH) </p>

</div>
</div>
<a id="a92e20e3c79fa1fb6a102d6a18808fd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e20e3c79fa1fb6a102d6a18808fd94">&#9670;&nbsp;</a></span>RX5CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX5CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 5 low byte (PXS_RX5CNTRL) </p>

</div>
</div>
<a id="a0be791eca6d02c292c9a95d62bf224d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be791eca6d02c292c9a95d62bf224d6">&#9670;&nbsp;</a></span>RX5CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX5CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 5 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02830">2830</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="af776d20ef0e39e0d9535a97ba4b186d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af776d20ef0e39e0d9535a97ba4b186d9">&#9670;&nbsp;</a></span>RX5CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX5CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 5 (PXS_RX5CSSELR) </p>

</div>
</div>
<a id="a53640030808e5547afd41d230892d2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53640030808e5547afd41d230892d2c8">&#9670;&nbsp;</a></span>RX5EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX5EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02888">2888</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9c1504a85434e349282fcb1b669e3e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1504a85434e349282fcb1b669e3e9c">&#9670;&nbsp;</a></span>RX5EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX5EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 5 (PXS_RX5EPCCSELR) </p>

</div>
</div>
<a id="addabf2027dc67adffdee6ef3dd362849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addabf2027dc67adffdee6ef3dd362849">&#9670;&nbsp;</a></span>RX6CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX6CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 6 [15:8] </p>
<p>measurement value Receiver Channel 6 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02757">2757</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a0d24275d6f53bf5da82cb3b6b8dde82a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d24275d6f53bf5da82cb3b6b8dde82a">&#9670;&nbsp;</a></span>RX6CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX6CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 6 high byte (PXS_RX6CNTRH) </p>

</div>
</div>
<a id="a9b7ee4d26b793292a1eae072d64f7815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7ee4d26b793292a1eae072d64f7815">&#9670;&nbsp;</a></span>RX6CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX6CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 6 low byte (PXS_RX6CNTRL) </p>

</div>
</div>
<a id="a4d308bb4345b8fbe8e9a38ecca1c82c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d308bb4345b8fbe8e9a38ecca1c82c6">&#9670;&nbsp;</a></span>RX6CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX6CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 6 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02836">2836</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aed717745f4cd08526aacf3cb29296de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed717745f4cd08526aacf3cb29296de2">&#9670;&nbsp;</a></span>RX6CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX6CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 6 (PXS_RX6CSSELR) </p>

</div>
</div>
<a id="a917f676aeea4fa6f28c3e8c6b9066388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917f676aeea4fa6f28c3e8c6b9066388">&#9670;&nbsp;</a></span>RX6EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX6EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02893">2893</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a048d907af71ea6317c198c8d77df2989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048d907af71ea6317c198c8d77df2989">&#9670;&nbsp;</a></span>RX6EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX6EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 6 (PXS_RX6EPCCSELR) </p>

</div>
</div>
<a id="a08dbe903e2b9665830dbdc676b9f73ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08dbe903e2b9665830dbdc676b9f73ad">&#9670;&nbsp;</a></span>RX7CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX7CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 7 [15:8] </p>
<p>measurement value Receiver Channel 7 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02767">2767</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a1f0c185c6db017a4ac20035e87ff616c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0c185c6db017a4ac20035e87ff616c">&#9670;&nbsp;</a></span>RX7CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX7CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 7 high byte (PXS_RX7CNTRH) </p>

</div>
</div>
<a id="a0bfd3eba34877a122fe39d8e39967827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bfd3eba34877a122fe39d8e39967827">&#9670;&nbsp;</a></span>RX7CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX7CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 7 low byte (PXS_RX7CNTRL) </p>

</div>
</div>
<a id="a417e9cc7d8955f073c84fdb1da3a45e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417e9cc7d8955f073c84fdb1da3a45e1">&#9670;&nbsp;</a></span>RX7CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX7CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 7 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02842">2842</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9fdd66d2c586ecefd36e6a9c9f0996c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fdd66d2c586ecefd36e6a9c9f0996c4">&#9670;&nbsp;</a></span>RX7CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX7CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 7 (PXS_RX7CSSELR) </p>

</div>
</div>
<a id="a3c10235417112af65a347780550bbd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c10235417112af65a347780550bbd6c">&#9670;&nbsp;</a></span>RX7EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX7EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02898">2898</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a18f6150d569dc9af7f81ec2c26b08f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f6150d569dc9af7f81ec2c26b08f75">&#9670;&nbsp;</a></span>RX7EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX7EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 7 (PXS_RX7EPCCSELR) </p>

</div>
</div>
<a id="ac4891d2b1ffb696f8863f4a21cc005a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4891d2b1ffb696f8863f4a21cc005a5">&#9670;&nbsp;</a></span>RX8CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX8CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 8 [15:8] </p>
<p>measurement value Receiver Channel 8 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02777">2777</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad5b3c9bf383415a809a0c0f2d95158b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b3c9bf383415a809a0c0f2d95158b0">&#9670;&nbsp;</a></span>RX8CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX8CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 8 high byte (PXS_RX8CNTRH) </p>

</div>
</div>
<a id="a991c8c47d7cc2ae9f4ddd8effa858428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991c8c47d7cc2ae9f4ddd8effa858428">&#9670;&nbsp;</a></span>RX8CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX8CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 8 low byte (PXS_RX8CNTRL) </p>

</div>
</div>
<a id="a7e6d8250f79ef0d82417d7c3692d7c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6d8250f79ef0d82417d7c3692d7c22">&#9670;&nbsp;</a></span>RX8CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX8CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 8 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02848">2848</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ace287e6a0c5f2844e524a8f302af389a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace287e6a0c5f2844e524a8f302af389a">&#9670;&nbsp;</a></span>RX8CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX8CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 8 (PXS_RX8CSSELR) </p>

</div>
</div>
<a id="a918e4adfecaf8a306e19b3a08128f7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918e4adfecaf8a306e19b3a08128f7cc">&#9670;&nbsp;</a></span>RX8EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX8EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02903">2903</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ab92d5bd268c0bfadb7a17cdb9f8587e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92d5bd268c0bfadb7a17cdb9f8587e7">&#9670;&nbsp;</a></span>RX8EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX8EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 8 (PXS_RX8EPCCSELR) </p>

</div>
</div>
<a id="afeee1f2fd877f465307a64dd5c017902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeee1f2fd877f465307a64dd5c017902">&#9670;&nbsp;</a></span>RX9CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX9CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>measurement value Receiver Channel 9 [15:8] </p>
<p>measurement value Receiver Channel 9 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02787">2787</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="afc05c93812a361fb0254876d20fffe30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc05c93812a361fb0254876d20fffe30">&#9670;&nbsp;</a></span>RX9CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX9CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 9 high byte (PXS_RX9CNTRH) </p>

</div>
</div>
<a id="a22a37c49a0aeaf821891ca754fdcd418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a37c49a0aeaf821891ca754fdcd418">&#9670;&nbsp;</a></span>RX9CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX9CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Counter Register of Receiver Channel 9 low byte (PXS_RX9CNTRL) </p>

</div>
</div>
<a id="ad9cdaa3d3d6ad05682694ae810099824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cdaa3d3d6ad05682694ae810099824">&#9670;&nbsp;</a></span>RX9CSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX9CSSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling capacitor size of Receiver Channel 9 [4:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02854">2854</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a85870ae66c97ae01a178b494b5567a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85870ae66c97ae01a178b494b5567a7e">&#9670;&nbsp;</a></span>RX9CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX9CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 9 (PXS_RX9CSSELR) </p>

</div>
</div>
<a id="afbeb259b994734ab5608610a94c99083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbeb259b994734ab5608610a94c99083">&#9670;&nbsp;</a></span>RX9EPCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RX9EPCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parasitic compensation capacitor of Receiver Channel 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02908">2908</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a2d176afb0236fdb3f3ac32582d109043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d176afb0236fdb3f3ac32582d109043">&#9670;&nbsp;</a></span>RX9EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RX9EPCCSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 9 (PXS_RX9EPCCSELR) </p>

</div>
</div>
<a id="ab7dcfdf501fe4aa24143edc59433a887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7dcfdf501fe4aa24143edc59433a887">&#9670;&nbsp;</a></span>RXCOUPLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCOUPLING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reduce coupling between receiver lines. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02470">2470</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a639c0c57df6f961bacfab9bd3c064c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639c0c57df6f961bacfab9bd3c064c84">&#9670;&nbsp;</a></span>RXCR1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02547">2547</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a35d0ec7f467cf52b0e71a7a105f26e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d0ec7f467cf52b0e71a7a105f26e3d">&#9670;&nbsp;</a></span>RXCR1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02548">2548</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="acf870ff7a8759dd56f0d63d17f7a0cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf870ff7a8759dd56f0d63d17f7a0cb1">&#9670;&nbsp;</a></span>RXCR1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02549">2549</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ace5f2f674443ca159eb1e72ee9184f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5f2f674443ca159eb1e72ee9184f26">&#9670;&nbsp;</a></span>RXCR1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02550">2550</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a088c200aa6c299d7b199b4638889e536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088c200aa6c299d7b199b4638889e536">&#9670;&nbsp;</a></span>RXCR1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02551">2551</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a662036057a65328ecc84d0fe8fb67b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662036057a65328ecc84d0fe8fb67b88">&#9670;&nbsp;</a></span>RXCR1_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02552">2552</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a58b1c7c3aa6d2c254d83520e8408667b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b1c7c3aa6d2c254d83520e8408667b">&#9670;&nbsp;</a></span>RXCR1_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02553">2553</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a63b5df68223b36322c15c823f2865e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b5df68223b36322c15c823f2865e5e">&#9670;&nbsp;</a></span>RXCR1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02554">2554</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="adc7d63c4c718744b24b7bbb4f514e069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc7d63c4c718744b24b7bbb4f514e069">&#9670;&nbsp;</a></span>RXCR1_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02540">2540</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ac2509717df03f2c5f68b815d82438057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2509717df03f2c5f68b815d82438057">&#9670;&nbsp;</a></span>RXCR1_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR1_9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 Conversion mode 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02541">2541</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a0aea779e292f7e5620f2f3fe0d279177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aea779e292f7e5620f2f3fe0d279177">&#9670;&nbsp;</a></span>RXCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCR1H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 1 high byte (PXS_RXCR1H) </p>

</div>
</div>
<a id="a76de4bab414b1f97022d69a54f463bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76de4bab414b1f97022d69a54f463bd3">&#9670;&nbsp;</a></span>RXCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 1 low byte (PXS_RXCR1L) </p>

</div>
</div>
<a id="a5cc0777e4327900c1481dd0edeb48e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc0777e4327900c1481dd0edeb48e74">&#9670;&nbsp;</a></span>RXCR2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02566">2566</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a4a5268049e9086b2a633d7cda87a6d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5268049e9086b2a633d7cda87a6d50">&#9670;&nbsp;</a></span>RXCR2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02567">2567</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="adc718eef52573921a2c01f37bb59a8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc718eef52573921a2c01f37bb59a8fd">&#9670;&nbsp;</a></span>RXCR2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02568">2568</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a154ba146caaabc83f00ad378ef87eb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154ba146caaabc83f00ad378ef87eb67">&#9670;&nbsp;</a></span>RXCR2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02569">2569</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ac3b7f33f7013ac6850c02b8eadf1f028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b7f33f7013ac6850c02b8eadf1f028">&#9670;&nbsp;</a></span>RXCR2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02570">2570</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad95773b0947c95e5e0dc9baa9dbc92b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95773b0947c95e5e0dc9baa9dbc92b8">&#9670;&nbsp;</a></span>RXCR2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02571">2571</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a6000827d0aef14ec6cfb819695c41a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6000827d0aef14ec6cfb819695c41a29">&#9670;&nbsp;</a></span>RXCR2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02572">2572</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a6b73f62cd4fbccfec5cd204455d9d3db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b73f62cd4fbccfec5cd204455d9d3db">&#9670;&nbsp;</a></span>RXCR2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02573">2573</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="add81764bd7c04bdb8046781527a5f23a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add81764bd7c04bdb8046781527a5f23a">&#9670;&nbsp;</a></span>RXCR2_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02559">2559</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a3c57844d8f8037eb0c756d9f033a4593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c57844d8f8037eb0c756d9f033a4593">&#9670;&nbsp;</a></span>RXCR2_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR2_9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 Conversion mode 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02560">2560</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a6b1d8d8d6d39b809a419e11f0b6823f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1d8d8d6d39b809a419e11f0b6823f4">&#9670;&nbsp;</a></span>RXCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCR2H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 2 high byte (PXS_RXCR2H) </p>

</div>
</div>
<a id="a1a3c199cecb4a4e69beb6d80c23c3dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3c199cecb4a4e69beb6d80c23c3dd5">&#9670;&nbsp;</a></span>RXCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 2 low byte (PXS_RXCR2L) </p>

</div>
</div>
<a id="a98aa731981cc5bd9733e37038ddf6ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98aa731981cc5bd9733e37038ddf6ea6">&#9670;&nbsp;</a></span>RXCR3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02585">2585</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a29ec2133c568393823cfd1a3776d9acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ec2133c568393823cfd1a3776d9acd">&#9670;&nbsp;</a></span>RXCR3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02586">2586</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a4e869d1115645c234361e942bf2046de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e869d1115645c234361e942bf2046de">&#9670;&nbsp;</a></span>RXCR3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02587">2587</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a476322b3f028ad87d7d3fc816e85ce32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476322b3f028ad87d7d3fc816e85ce32">&#9670;&nbsp;</a></span>RXCR3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02588">2588</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ac671375b8cc0637d2471918e45a8552e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac671375b8cc0637d2471918e45a8552e">&#9670;&nbsp;</a></span>RXCR3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02589">2589</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a92a2fa9239f3bfff49e756c53af340d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a2fa9239f3bfff49e756c53af340d0">&#9670;&nbsp;</a></span>RXCR3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02590">2590</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a903f9af76b491d7a34000d0ff55adbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a903f9af76b491d7a34000d0ff55adbdc">&#9670;&nbsp;</a></span>RXCR3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02591">2591</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ae81f63204d918a1ee39b2db68f9f5670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81f63204d918a1ee39b2db68f9f5670">&#9670;&nbsp;</a></span>RXCR3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02592">2592</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a3507000ae953ba7c6dc82d6dbf1b85e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3507000ae953ba7c6dc82d6dbf1b85e6">&#9670;&nbsp;</a></span>RXCR3_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02578">2578</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a75cc71fd6ac92f9f363f081f6cc5d6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75cc71fd6ac92f9f363f081f6cc5d6c4">&#9670;&nbsp;</a></span>RXCR3_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXCR3_9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 Conversion mode 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02579">2579</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9bfa59f2c1d8e24f2f05ae16274c272c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bfa59f2c1d8e24f2f05ae16274c272c">&#9670;&nbsp;</a></span>RXCR3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCR3H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 3 high byte (PXS_RXCR3H) </p>

</div>
</div>
<a id="a096a7d1d0f9b5c255a8e06cb11e178fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096a7d1d0f9b5c255a8e06cb11e178fe">&#9670;&nbsp;</a></span>RXCR3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXCR3L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 3 low byte (PXS_RXCR3L) </p>

</div>
</div>
<a id="aa660da894ae60ad621044374273d6333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa660da894ae60ad621044374273d6333">&#9670;&nbsp;</a></span>RXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02528">2528</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a83f6f72ae47967acb71be0de2792e6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f6f72ae47967acb71be0de2792e6d7">&#9670;&nbsp;</a></span>RXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02529">2529</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a512fc80741ce5c0d643b44aac6957375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512fc80741ce5c0d643b44aac6957375">&#9670;&nbsp;</a></span>RXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02530">2530</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a90649635ecf7b0b2758cbba1a7683f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90649635ecf7b0b2758cbba1a7683f8d">&#9670;&nbsp;</a></span>RXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02531">2531</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a8ab562e6b34790803e18fdb1363732b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab562e6b34790803e18fdb1363732b6">&#9670;&nbsp;</a></span>RXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02532">2532</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="af16c0d2ed8d8238e45d92f476eb61e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16c0d2ed8d8238e45d92f476eb61e51">&#9670;&nbsp;</a></span>RXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02533">2533</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a54b1884ef05044bd8914690e437dffd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b1884ef05044bd8914690e437dffd6">&#9670;&nbsp;</a></span>RXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02534">2534</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aa7dba0cfcd02d0f4d173f7d696401ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dba0cfcd02d0f4d173f7d696401ee3">&#9670;&nbsp;</a></span>RXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02535">2535</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ae9f3fbd9bd85bd4da92dc32ae79970c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f3fbd9bd85bd4da92dc32ae79970c5">&#9670;&nbsp;</a></span>RXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02521">2521</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ac04de6a3533b1a7cc069a2f4963c320b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04de6a3533b1a7cc069a2f4963c320b">&#9670;&nbsp;</a></span>RXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXEN9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver channel 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02522">2522</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad95ac131ea0757b95afb995b3916dc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95ac131ea0757b95afb995b3916dc08">&#9670;&nbsp;</a></span>RXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXENRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Enable Register high byte (PXS_RXENRH) </p>

</div>
</div>
<a id="a4cc7aa9bd30ef12d470d4872edba5aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc7aa9bd30ef12d470d4872edba5aa2">&#9670;&nbsp;</a></span>RXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXENRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Enable Register low byte (PXS_RXENRL) </p>

</div>
</div>
<a id="a724ad6dfca96b9c7044ac439f4f49279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724ad6dfca96b9c7044ac439f4f49279">&#9670;&nbsp;</a></span>RXGROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXGROUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx group selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02471">2471</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a637d94e30a9cf850bee17076e8ddadf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637d94e30a9cf850bee17076e8ddadf8">&#9670;&nbsp;</a></span>RXINS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 0 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02607">2607</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="afc6cc6fe2c29ebd92a9216671b168bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6cc6fe2c29ebd92a9216671b168bc6">&#9670;&nbsp;</a></span>RXINS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 1 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02608">2608</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a151bdb787577182d07a6935b141154c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151bdb787577182d07a6935b141154c8">&#9670;&nbsp;</a></span>RXINS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 2 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02609">2609</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a7e29e75946999dbd6ef8b37b88231a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e29e75946999dbd6ef8b37b88231a2b">&#9670;&nbsp;</a></span>RXINS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 3 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02610">2610</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a37b147e61518c36bbac43c406354337f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b147e61518c36bbac43c406354337f">&#9670;&nbsp;</a></span>RXINS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 4 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02611">2611</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a22dcf69db3213739301db3e052681ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22dcf69db3213739301db3e052681ab1">&#9670;&nbsp;</a></span>RXINS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 5 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02612">2612</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a90fddb34094e31ccf105b465bc17c2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90fddb34094e31ccf105b465bc17c2d4">&#9670;&nbsp;</a></span>RXINS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 6 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02613">2613</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a18f5683553ff27358bc05354781a7a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f5683553ff27358bc05354781a7a5c">&#9670;&nbsp;</a></span>RXINS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 7 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02614">2614</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a63cbf54303380544cdd0666e86d78d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63cbf54303380544cdd0666e86d78d80">&#9670;&nbsp;</a></span>RXINS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 8 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02600">2600</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a17317af4f5113acc72b3a9e87aea4eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17317af4f5113acc72b3a9e87aea4eeb">&#9670;&nbsp;</a></span>RXINS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXINS9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver channel 9 inactive state selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02601">2601</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9577c3ea1e3128738d184ac5315e06ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9577c3ea1e3128738d184ac5315e06ab">&#9670;&nbsp;</a></span>RXINSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXINSRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Inactive State Register high byte (PXS_RXINSRH) </p>

</div>
</div>
<a id="a659c199dfba8d5fd83f450ada840c20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659c199dfba8d5fd83f450ada840c20a">&#9670;&nbsp;</a></span>RXINSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXINSRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Inactive State Register low byte (PXS_RXINSRL) </p>

</div>
</div>
<a id="a0d43118313c401b38f0ce98183e2641a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d43118313c401b38f0ce98183e2641a">&#9670;&nbsp;</a></span>RXSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXSRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Status Register high byte (PXS_RXSRH) </p>

</div>
</div>
<a id="aacf4db5b4860be64d10347efb3103cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf4db5b4860be64d10347efb3103cc7">&#9670;&nbsp;</a></span>RXSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   RXSRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Status Register low byte (PXS_RXSRL) </p>

</div>
</div>
<a id="a9f59c67f77b8f1ad85d09b15b027c1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f59c67f77b8f1ad85d09b15b027c1b4">&#9670;&nbsp;</a></span>STAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> STAB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selection for stabilization time after ProxSense power-on. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02482">2482</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a35bd4dba2e476c5d477448b8eb9fcabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35bd4dba2e476c5d477448b8eb9fcabd">&#9670;&nbsp;</a></span>START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> START</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start conversion. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02462">2462</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a8d46a243c12e96c7e5d291f434488ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d46a243c12e96c7e5d291f434488ed2">&#9670;&nbsp;</a></span>SYNC_OVRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SYNC_OVRF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronization (SYNC) overflow flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02491">2491</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a7c68317dbebe3375469e20bca290f998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c68317dbebe3375469e20bca290f998">&#9670;&nbsp;</a></span>SYNCEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SYNCEDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronization edge selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02468">2468</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a5f788c3e92be9f4048da47fdf1a370a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f788c3e92be9f4048da47fdf1a370a6">&#9670;&nbsp;</a></span>SYNCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SYNCEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable synchronization (SYNC) feature. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02469">2469</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aca5baa093f8fc99682e735275fb84638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5baa093f8fc99682e735275fb84638">&#9670;&nbsp;</a></span>SYNCPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SYNCPF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronization (SYNC) pending flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02492">2492</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="abe98f6cf08f277ed643eecfdbe032432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe98f6cf08f277ed643eecfdbe032432">&#9670;&nbsp;</a></span>TXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 0 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02634">2634</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a62a290484ee5e71b65a7e4fc0f044180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a290484ee5e71b65a7e4fc0f044180">&#9670;&nbsp;</a></span>TXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 1 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02635">2635</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a123e3e4050b49753a6a08b036a9a8483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123e3e4050b49753a6a08b036a9a8483">&#9670;&nbsp;</a></span>TXEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 10 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02624">2624</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a2d9acdc00eed33bf00433a9cd1c2df56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9acdc00eed33bf00433a9cd1c2df56">&#9670;&nbsp;</a></span>TXEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 11 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02625">2625</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a16ef2de26b97719be919541b28be401f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ef2de26b97719be919541b28be401f">&#9670;&nbsp;</a></span>TXEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 12 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02626">2626</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="afe1eb716a5cf80843c7464eaf910630e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1eb716a5cf80843c7464eaf910630e">&#9670;&nbsp;</a></span>TXEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 13 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02627">2627</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aea0a6b3da9a687fab8f1dd950dff898c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0a6b3da9a687fab8f1dd950dff898c">&#9670;&nbsp;</a></span>TXEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 14 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02628">2628</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a79bdd791781b94343dd352849399493f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bdd791781b94343dd352849399493f">&#9670;&nbsp;</a></span>TXEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 15 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02629">2629</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a137c518b0562ef61a1af36a62b827d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137c518b0562ef61a1af36a62b827d08">&#9670;&nbsp;</a></span>TXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 2 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02636">2636</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a08d852c3fd5795e280280d5376497cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d852c3fd5795e280280d5376497cc4">&#9670;&nbsp;</a></span>TXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 3 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02637">2637</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a9e54d3151c436fc0abc0fbc9d08d7c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e54d3151c436fc0abc0fbc9d08d7c24">&#9670;&nbsp;</a></span>TXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 4 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02638">2638</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="acabec23e93b52d71e0e56b8b5f4d1e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acabec23e93b52d71e0e56b8b5f4d1e4b">&#9670;&nbsp;</a></span>TXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 5 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02639">2639</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="affd8e3109f8d23d51560849dcac606ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd8e3109f8d23d51560849dcac606ac">&#9670;&nbsp;</a></span>TXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 6 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02640">2640</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a5edbffe6a7c3052600f38a6ff592d0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5edbffe6a7c3052600f38a6ff592d0be">&#9670;&nbsp;</a></span>TXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 7 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02641">2641</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a18280bf4a216530b9f77eaf8afc4e5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18280bf4a216530b9f77eaf8afc4e5bb">&#9670;&nbsp;</a></span>TXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 8 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02622">2622</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a0e660a9e8314eaabcad60a7cb893dad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e660a9e8314eaabcad60a7cb893dad7">&#9670;&nbsp;</a></span>TXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXEN9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit output 9 function enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02623">2623</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad89a8e3d8bf6da1dca811e58dbdbd8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89a8e3d8bf6da1dca811e58dbdbd8c2">&#9670;&nbsp;</a></span>TXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TXENRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit Enable Register high byte (PXS_TXENRH) </p>

</div>
</div>
<a id="a33c25a38614f8a36a61e488ef7bf54e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c25a38614f8a36a61e488ef7bf54e6">&#9670;&nbsp;</a></span>TXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TXENRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit Enable Register low byte (PXS_TXENRL) </p>

</div>
</div>
<a id="ab491c0c0d9d32a30b652abe07944e08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab491c0c0d9d32a30b652abe07944e08f">&#9670;&nbsp;</a></span>UPLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UPLEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of UP phase. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02515">2515</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="afa25e6c40be1e23cbbc0e111a84ef826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa25e6c40be1e23cbbc0e111a84ef826">&#9670;&nbsp;</a></span>VALID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 0 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02685">2685</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad68069766c2f11907fec3176be3d01e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68069766c2f11907fec3176be3d01e1">&#9670;&nbsp;</a></span>VALID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 1 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02686">2686</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad75d9911eb4459b4f49ce10ee79a059a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75d9911eb4459b4f49ce10ee79a059a">&#9670;&nbsp;</a></span>VALID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 2 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02687">2687</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a33f936802e7156ec00c48397ab77529a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f936802e7156ec00c48397ab77529a">&#9670;&nbsp;</a></span>VALID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 3 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02688">2688</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a4e8ae4fa168a15ee3c5280d18300ca0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8ae4fa168a15ee3c5280d18300ca0b">&#9670;&nbsp;</a></span>VALID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 4 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02689">2689</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ad81f8f571ac9c9dcf3cead86ff3d7815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81f8f571ac9c9dcf3cead86ff3d7815">&#9670;&nbsp;</a></span>VALID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 5 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02690">2690</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="afb3cad71ced40623e6c651c6ecdb71dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3cad71ced40623e6c651c6ecdb71dd">&#9670;&nbsp;</a></span>VALID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 6 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02691">2691</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a409745f78fc8c4ad8305998652ccaa58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409745f78fc8c4ad8305998652ccaa58">&#9670;&nbsp;</a></span>VALID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 7 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02692">2692</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="acef9ae4e2152a48b50410a7cc7cacc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef9ae4e2152a48b50410a7cc7cacc01">&#9670;&nbsp;</a></span>VALID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 8 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02678">2678</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="aec7f0387854439b4396f0d5b035ca090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7f0387854439b4396f0d5b035ca090">&#9670;&nbsp;</a></span>VALID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VALID9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid bit for conversion data for receiver channel 9 is valid. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02679">2679</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="a2aaea776fd7c252c79d88ff8d725a94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aaea776fd7c252c79d88ff8d725a94b">&#9670;&nbsp;</a></span>VTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VTHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold voltage (Vthr) selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02480">2480</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/<a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
