# Reading E:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab62_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab62_soc
# ** Warning: (vlib-34) Library already exists at "lab62_soc".
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/lab62_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:19 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/lab62_soc.v 
# -- Compiling module lab62_soc
# 
# Top level modules:
# 	lab62_soc
# End time: 21:33:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:19 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 
# -- Compiling module lab62_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 
# -- Compiling module lab62_soc_usb_rst
# 
# Top level modules:
# 	lab62_soc_usb_rst
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 
# -- Compiling module lab62_soc_usb_gpx
# 
# Top level modules:
# 	lab62_soc_usb_gpx
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_timer.v 
# -- Compiling module lab62_soc_timer
# 
# Top level modules:
# 	lab62_soc_timer
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 
# -- Compiling module lab62_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62_soc_sysid_qsys_0
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_spi0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_spi0.v 
# -- Compiling module lab62_soc_spi0
# 
# Top level modules:
# 	lab62_soc_spi0
# End time: 21:33:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:20 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 
# -- Compiling module lab62_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62_soc_sdram_pll_altpll_vg92
# -- Compiling module lab62_soc_sdram_pll
# 
# Top level modules:
# 	lab62_soc_sdram_pll
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_sdram.v 
# -- Compiling module lab62_soc_sdram_input_efifo_module
# -- Compiling module lab62_soc_sdram
# 
# Top level modules:
# 	lab62_soc_sdram
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 
# -- Compiling module lab62_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62_soc_nios2_gen2_0_cpu
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_test_bench
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 
# -- Compiling module lab62_soc_leds_pio
# 
# Top level modules:
# 	lab62_soc_leds_pio
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:21 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_keycode.v 
# -- Compiling module lab62_soc_keycode
# 
# Top level modules:
# 	lab62_soc_keycode
# End time: 21:33:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_key.v 
# -- Compiling module lab62_soc_key
# 
# Top level modules:
# 	lab62_soc_key
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart.v 
# -- Compiling module lab62_soc_jtag_uart_sim_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_sim_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_scfifo_r
# -- Compiling module lab62_soc_jtag_uart
# 
# Top level modules:
# 	lab62_soc_jtag_uart
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c.v 
# -- Compiling module altera_avalon_i2c
# 
# Top level modules:
# 	altera_avalon_i2c
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_csr.v 
# -- Compiling module altera_avalon_i2c_csr
# 
# Top level modules:
# 	altera_avalon_i2c_csr
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 
# -- Compiling module altera_avalon_i2c_clk_cnt
# 
# Top level modules:
# 	altera_avalon_i2c_clk_cnt
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 
# -- Compiling module altera_avalon_i2c_condt_det
# 
# Top level modules:
# 	altera_avalon_i2c_condt_det
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 
# -- Compiling module altera_avalon_i2c_condt_gen
# 
# Top level modules:
# 	altera_avalon_i2c_condt_gen
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 
# -- Compiling module altera_avalon_i2c_fifo
# 
# Top level modules:
# 	altera_avalon_i2c_fifo
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 
# -- Compiling module altera_avalon_i2c_mstfsm
# 
# Top level modules:
# 	altera_avalon_i2c_mstfsm
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 
# -- Compiling module altera_avalon_i2c_rxshifter
# 
# Top level modules:
# 	altera_avalon_i2c_rxshifter
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 
# -- Compiling module altera_avalon_i2c_txshifter
# 
# Top level modules:
# 	altera_avalon_i2c_txshifter
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 
# -- Compiling module altera_avalon_i2c_spksupp
# 
# Top level modules:
# 	altera_avalon_i2c_spksupp
# End time: 21:33:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_txout.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_i2c_txout.v 
# -- Compiling module altera_avalon_i2c_txout
# 
# Top level modules:
# 	altera_avalon_i2c_txout
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 
# -- Compiling module lab62_soc_hex_digits_pio
# 
# Top level modules:
# 	lab62_soc_hex_digits_pio
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 
# -- Compiling module lab62_soc_irq_mapper
# 
# Top level modules:
# 	lab62_soc_irq_mapper
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_mux
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:33:23 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:23 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_demux
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_mux
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_demux
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_007
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_002
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:24 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:33:24 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 21:33:25 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/I2S_Interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:26 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/I2S_Interface.sv 
# -- Compiling module I2S_Interface
# -- Compiling module clearRAM
# 
# Top level modules:
# 	I2S_Interface
# End time: 21:33:26 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:26 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62" E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/testbench.sv 
# -- Compiling module testbench
# ** Error (suppressible): (vlog-12003) E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/testbench.sv(19): Variable 'LRCLK' written by continuous and procedural assignments. See E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62/testbench.sv(9). 
# End time: 21:33:26 on May 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab62_run_msim_rtl_verilog.do line 75
# E:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+E:/OneDrive/University/Sophomore/SP22/ece385becausequartusisstupid/Lab6/lab62 {E:/OneDrive/University/Sophomore/SP22/ece38..."
