

================================================================
== Vitis HLS Report for 'wr_data_dir_adv'
================================================================
* Date:           Sat Sep  2 15:30:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        wr_data_dir_adv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.140 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  24.000 ns|  24.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../hls_src/wr_data_dir_adv.cpp:59]   --->   Operation 6 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [../hls_src/wr_data_dir_adv.cpp:21]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../hls_src/wr_data_dir_adv.cpp:21]   --->   Operation 8 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%total_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %total_size"   --->   Operation 9 'read' 'total_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%width_img_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width_img"   --->   Operation 10 'read' 'width_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%frame_ptr_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %frame_ptr"   --->   Operation 11 'read' 'frame_ptr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%base_addr_3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_3"   --->   Operation 12 'read' 'base_addr_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%base_addr_2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_2"   --->   Operation 13 'read' 'base_addr_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%base_addr_1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_1"   --->   Operation 14 'read' 'base_addr_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%base_addr_0_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr_0"   --->   Operation 15 'read' 'base_addr_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %strm_in_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_id_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_dest_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_dir, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_dir"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_data, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_data"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_2, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_3, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %frame_ptr"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %frame_ptr, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width_img"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %total_size"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_size, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_size, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %completed"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %completed, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %processed_elem"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processed_elem, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processed_elem, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, i32 1" [../hls_src/wr_data_dir_adv.cpp:61]   --->   Operation 53 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln61 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty_13" [../hls_src/wr_data_dir_adv.cpp:61]   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp, void %if.end53, void %if.then_ifconv" [../hls_src/wr_data_dir_adv.cpp:61]   --->   Operation 55 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V" [../hls_src/wr_data_dir_adv.cpp:64]   --->   Operation 56 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_data_data = extractvalue i84 %empty" [../hls_src/wr_data_dir_adv.cpp:64]   --->   Operation 57 'extractvalue' 'input_data_data' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln87)   --->   "%input_data_user = extractvalue i84 %empty" [../hls_src/wr_data_dir_adv.cpp:64]   --->   Operation 58 'extractvalue' 'input_data_user' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%numWrites_load = load i32 %numWrites" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 59 'load' 'numWrites_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%width = trunc i32 %width_img_read" [../hls_src/wr_data_dir_adv.cpp:71]   --->   Operation 60 'trunc' 'width' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = partselect i24 @_ssdm_op_PartSelect.i24.i64.i32.i32, i64 %input_data_data, i32 32, i32 55" [../hls_src/wr_data_dir_adv.cpp:72]   --->   Operation 61 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%row = trunc i64 %input_data_data" [../hls_src/wr_data_dir_adv.cpp:74]   --->   Operation 62 'trunc' 'row' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%col = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %input_data_data, i32 16, i32 26" [../hls_src/wr_data_dir_adv.cpp:75]   --->   Operation 63 'partselect' 'col' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i11 %row" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 64 'zext' 'zext_ln76' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i12 %width" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 65 'zext' 'zext_ln76_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i22 %zext_ln76_1, i22 %zext_ln76" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 66 'mul' 'mul_ln76' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %numWrites_load, i32 1" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 67 'add' 'add_ln87' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln87 = select i1 %input_data_user, i32 1, i32 %add_ln87" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 68 'select' 'select_ln87' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %select_ln87, i32 %numWrites" [../hls_src/wr_data_dir_adv.cpp:68]   --->   Operation 69 'store' 'store_ln68' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 70 [2/3] (1.05ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i22 %zext_ln76_1, i22 %zext_ln76" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 70 'mul' 'mul_ln76' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_eq  i32 %select_ln87, i32 %total_size_read" [../hls_src/wr_data_dir_adv.cpp:89]   --->   Operation 71 'icmp' 'icmp_ln89' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %if.end52, void %if.then49" [../hls_src/wr_data_dir_adv.cpp:89]   --->   Operation 72 'br' 'br_ln89' <Predicate = (tmp)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln92 = br void %if.end52" [../hls_src/wr_data_dir_adv.cpp:92]   --->   Operation 73 'br' 'br_ln92' <Predicate = (tmp & icmp_ln89)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln76)   --->   "%mul_ln76 = mul i22 %zext_ln76_1, i22 %zext_ln76" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 74 'mul' 'mul_ln76' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i11 %col" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 75 'zext' 'zext_ln76_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln76 = add i22 %mul_ln76, i22 %zext_ln76_2" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 76 'add' 'add_ln76' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.77>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%count_frame_load = load i8 %count_frame" [../hls_src/wr_data_dir_adv.cpp:73]   --->   Operation 77 'load' 'count_frame_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%data_wr = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %count_frame_load, i24 %tmp_s" [../hls_src/wr_data_dir_adv.cpp:73]   --->   Operation 78 'bitconcatenate' 'data_wr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln76 = add i22 %mul_ln76, i22 %zext_ln76_2" [../hls_src/wr_data_dir_adv.cpp:76]   --->   Operation 79 'add' 'add_ln76' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_3_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:82]   --->   Operation 80 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%addr = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_1, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:82]   --->   Operation 81 'bitconcatenate' 'addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_0_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 82 'partselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%addr_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_2, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 83 'bitconcatenate' 'addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_1_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:80]   --->   Operation 84 'partselect' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%addr_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_3, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:80]   --->   Operation 85 'bitconcatenate' 'addr_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %base_addr_2_read, i32 24, i32 31" [../hls_src/wr_data_dir_adv.cpp:81]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%addr_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i22.i2, i8 %tmp_4, i22 %add_ln76, i2 0" [../hls_src/wr_data_dir_adv.cpp:81]   --->   Operation 87 'bitconcatenate' 'addr_3' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.56ns)   --->   "%icmp_ln79 = icmp_eq  i2 %frame_ptr_read, i2 0" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 88 'icmp' 'icmp_ln79' <Predicate = (tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.56ns)   --->   "%icmp_ln79_1 = icmp_eq  i2 %frame_ptr_read, i2 1" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 89 'icmp' 'icmp_ln79_1' <Predicate = (tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.56ns)   --->   "%icmp_ln79_2 = icmp_eq  i2 %frame_ptr_read, i2 2" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 90 'icmp' 'icmp_ln79_2' <Predicate = (tmp)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%select_ln79 = select i1 %icmp_ln79_2, i32 %addr_3, i32 %addr_2" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 91 'select' 'select_ln79' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node addr_4)   --->   "%or_ln79 = or i1 %icmp_ln79_2, i1 %icmp_ln79_1" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 92 'or' 'or_ln79' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %icmp_ln79, i32 %addr_1, i32 %addr" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 93 'select' 'select_ln79_1' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%addr_4 = select i1 %or_ln79, i32 %select_ln79, i32 %select_ln79_1" [../hls_src/wr_data_dir_adv.cpp:79]   --->   Operation 94 'select' 'addr_4' <Predicate = (tmp)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [2/2] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_dir, i32 %addr_4" [../hls_src/wr_data_dir_adv.cpp:84]   --->   Operation 95 'write' 'write_ln84' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 96 [2/2] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_data, i32 %data_wr" [../hls_src/wr_data_dir_adv.cpp:85]   --->   Operation 96 'write' 'write_ln85' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 97 [1/1] (1.00ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %processed_elem, i32 %select_ln87" [../hls_src/wr_data_dir_adv.cpp:87]   --->   Operation 97 'write' 'write_ln87' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln90 = add i8 %count_frame_load, i8 1" [../hls_src/wr_data_dir_adv.cpp:90]   --->   Operation 98 'add' 'add_ln90' <Predicate = (tmp & icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln90 = store i8 %add_ln90, i8 %count_frame" [../hls_src/wr_data_dir_adv.cpp:90]   --->   Operation 99 'store' 'store_ln90' <Predicate = (tmp & icmp_ln89)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_dir, i32 %addr_4" [../hls_src/wr_data_dir_adv.cpp:84]   --->   Operation 100 'write' 'write_ln84' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 101 [1/2] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_data, i32 %data_wr" [../hls_src/wr_data_dir_adv.cpp:85]   --->   Operation 101 'write' 'write_ln85' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%storemerge = phi i1 1, void %if.then49, i1 0, void %if.then_ifconv"   --->   Operation 102 'phi' 'storemerge' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %completed, i1 %storemerge" [../hls_src/wr_data_dir_adv.cpp:93]   --->   Operation 103 'write' 'write_ln93' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end53" [../hls_src/wr_data_dir_adv.cpp:96]   --->   Operation 104 'br' 'br_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [../hls_src/wr_data_dir_adv.cpp:97]   --->   Operation 105 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_dir]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_addr_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_addr_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_addr_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_addr_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ total_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ completed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ processed_elem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ numWrites]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ count_frame]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln59        (specpipeline       ) [ 000000]
spectopmodule_ln21       (spectopmodule      ) [ 000000]
specinterface_ln21       (specinterface      ) [ 000000]
total_size_read          (read               ) [ 011000]
width_img_read           (read               ) [ 000000]
frame_ptr_read           (read               ) [ 011110]
base_addr_3_read         (read               ) [ 011110]
base_addr_2_read         (read               ) [ 011110]
base_addr_1_read         (read               ) [ 011110]
base_addr_0_read         (read               ) [ 011110]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
tmp                      (nbreadreq          ) [ 011111]
specaxissidechannel_ln61 (specaxissidechannel) [ 000000]
br_ln61                  (br                 ) [ 000000]
empty                    (read               ) [ 000000]
input_data_data          (extractvalue       ) [ 000000]
input_data_user          (extractvalue       ) [ 000000]
numWrites_load           (load               ) [ 000000]
width                    (trunc              ) [ 000000]
tmp_s                    (partselect         ) [ 011110]
row                      (trunc              ) [ 000000]
col                      (partselect         ) [ 011100]
zext_ln76                (zext               ) [ 011100]
zext_ln76_1              (zext               ) [ 011100]
add_ln87                 (add                ) [ 000000]
select_ln87              (select             ) [ 011110]
store_ln68               (store              ) [ 000000]
icmp_ln89                (icmp               ) [ 011110]
br_ln89                  (br                 ) [ 011111]
br_ln92                  (br                 ) [ 011111]
mul_ln76                 (mul                ) [ 010010]
zext_ln76_2              (zext               ) [ 010010]
count_frame_load         (load               ) [ 000000]
data_wr                  (bitconcatenate     ) [ 010001]
add_ln76                 (add                ) [ 000000]
tmp_1                    (partselect         ) [ 000000]
addr                     (bitconcatenate     ) [ 000000]
tmp_2                    (partselect         ) [ 000000]
addr_1                   (bitconcatenate     ) [ 000000]
tmp_3                    (partselect         ) [ 000000]
addr_2                   (bitconcatenate     ) [ 000000]
tmp_4                    (partselect         ) [ 000000]
addr_3                   (bitconcatenate     ) [ 000000]
icmp_ln79                (icmp               ) [ 000000]
icmp_ln79_1              (icmp               ) [ 000000]
icmp_ln79_2              (icmp               ) [ 000000]
select_ln79              (select             ) [ 000000]
or_ln79                  (or                 ) [ 000000]
select_ln79_1            (select             ) [ 000000]
addr_4                   (select             ) [ 010001]
write_ln87               (write              ) [ 000000]
add_ln90                 (add                ) [ 000000]
store_ln90               (store              ) [ 000000]
write_ln84               (write              ) [ 000000]
write_ln85               (write              ) [ 000000]
storemerge               (phi                ) [ 010111]
write_ln93               (write              ) [ 000000]
br_ln96                  (br                 ) [ 000000]
ret_ln97                 (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_dir">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_dir"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="base_addr_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_addr_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="base_addr_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_addr_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="base_addr_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_addr_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="base_addr_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_addr_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="frame_ptr">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_ptr"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="width_img">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_img"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="total_size">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_size"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="completed">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="completed"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="processed_elem">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processed_elem"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="numWrites">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numWrites"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="count_frame">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_frame"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="total_size_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="total_size_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="width_img_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_img_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="frame_ptr_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_ptr_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="base_addr_3_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_addr_3_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="base_addr_2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_addr_2_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="base_addr_1_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_addr_1_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="base_addr_0_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_addr_0_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_nbreadreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="8" slack="0"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="186" dir="0" index="5" bw="1" slack="0"/>
<pin id="187" dir="0" index="6" bw="1" slack="0"/>
<pin id="188" dir="0" index="7" bw="1" slack="0"/>
<pin id="189" dir="0" index="8" bw="1" slack="0"/>
<pin id="190" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="84" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="8" slack="0"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="0" index="5" bw="1" slack="0"/>
<pin id="207" dir="0" index="6" bw="1" slack="0"/>
<pin id="208" dir="0" index="7" bw="1" slack="0"/>
<pin id="209" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln87_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="3"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln93_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="storemerge_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="3"/>
<pin id="248" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="storemerge_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="3"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="3"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_data_data_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="84" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_data/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="input_data_user_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="84" slack="0"/>
<pin id="266" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_user/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="numWrites_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="numWrites_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="width_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="row_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="col_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln76_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln76_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln87_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln87_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln68_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln89_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln76_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="2"/>
<pin id="334" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="count_frame_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_frame_load/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="data_wr_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="24" slack="3"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="data_wr/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="3"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="0" index="3" bw="6" slack="0"/>
<pin id="352" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="addr_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="22" slack="0"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="addr/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="3"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="addr_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="22" slack="0"/>
<pin id="378" dir="0" index="3" bw="1" slack="0"/>
<pin id="379" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="addr_1/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="3"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="addr_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="22" slack="0"/>
<pin id="396" dir="0" index="3" bw="1" slack="0"/>
<pin id="397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="addr_2/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="3"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="0" index="3" bw="6" slack="0"/>
<pin id="406" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="addr_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="22" slack="0"/>
<pin id="414" dir="0" index="3" bw="1" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="addr_3/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln79_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="3"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln79_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="3"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln79_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="3"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_2/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln79_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln79_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln79_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="addr_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_4/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln90_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln90_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/4 "/>
</bind>
</comp>

<comp id="477" class="1007" name="grp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="0" index="1" bw="11" slack="0"/>
<pin id="480" dir="0" index="2" bw="11" slack="0"/>
<pin id="481" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76/1 add_ln76/3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="total_size_read_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total_size_read "/>
</bind>
</comp>

<comp id="494" class="1005" name="frame_ptr_read_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="3"/>
<pin id="496" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="frame_ptr_read "/>
</bind>
</comp>

<comp id="501" class="1005" name="base_addr_3_read_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="3"/>
<pin id="503" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_3_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="base_addr_2_read_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="3"/>
<pin id="508" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_2_read "/>
</bind>
</comp>

<comp id="511" class="1005" name="base_addr_1_read_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="3"/>
<pin id="513" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_1_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="base_addr_0_read_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="3"/>
<pin id="518" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_0_read "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_s_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="24" slack="3"/>
<pin id="527" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="530" class="1005" name="col_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="2"/>
<pin id="532" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="535" class="1005" name="zext_ln76_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="22" slack="1"/>
<pin id="537" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76 "/>
</bind>
</comp>

<comp id="540" class="1005" name="zext_ln76_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="22" slack="1"/>
<pin id="542" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="select_ln87_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln87 "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln89_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="2"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="555" class="1005" name="zext_ln76_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="22" slack="1"/>
<pin id="557" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="data_wr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_wr "/>
</bind>
</comp>

<comp id="565" class="1005" name="addr_4_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="180" pin=8"/></net>

<net id="210"><net_src comp="96" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="223"><net_src comp="126" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="126" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="128" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="136" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="132" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="134" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="246" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="246" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="263"><net_src comp="200" pin="8"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="200" pin="8"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="144" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="98" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="260" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="100" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="102" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="260" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="104" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="260" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="106" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="108" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="286" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="272" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="268" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="264" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="308" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="110" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="339" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="353"><net_src comp="112" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="114" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="116" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="362"><net_src comp="118" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="347" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="120" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="112" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="114" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="116" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="118" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="365" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="120" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="389"><net_src comp="112" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="114" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="116" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="398"><net_src comp="118" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="383" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="120" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="112" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="114" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="409"><net_src comp="116" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="416"><net_src comp="118" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="401" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="120" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="120" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="122" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="124" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="410" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="392" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="429" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="424" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="419" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="374" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="356" pin="4"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="442" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="434" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="448" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="464"><net_src comp="456" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="469"><net_src comp="335" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="130" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="304" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="300" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="332" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="485"><net_src comp="477" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="486"><net_src comp="477" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="487"><net_src comp="477" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="492"><net_src comp="138" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="497"><net_src comp="150" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="504"><net_src comp="156" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="509"><net_src comp="162" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="514"><net_src comp="168" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="519"><net_src comp="174" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="524"><net_src comp="180" pin="9"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="276" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="533"><net_src comp="290" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="538"><net_src comp="300" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="543"><net_src comp="304" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="548"><net_src comp="314" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="554"><net_src comp="328" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="332" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="563"><net_src comp="339" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="568"><net_src comp="456" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_dir | {5 }
	Port: s_data | {5 }
	Port: completed | {5 }
	Port: processed_elem | {4 }
	Port: numWrites | {1 }
	Port: count_frame | {4 }
 - Input state : 
	Port: wr_data_dir_adv : strm_in_V_data_V | {1 }
	Port: wr_data_dir_adv : strm_in_V_keep_V | {1 }
	Port: wr_data_dir_adv : strm_in_V_strb_V | {1 }
	Port: wr_data_dir_adv : strm_in_V_user_V | {1 }
	Port: wr_data_dir_adv : strm_in_V_last_V | {1 }
	Port: wr_data_dir_adv : strm_in_V_id_V | {1 }
	Port: wr_data_dir_adv : strm_in_V_dest_V | {1 }
	Port: wr_data_dir_adv : base_addr_0 | {1 }
	Port: wr_data_dir_adv : base_addr_1 | {1 }
	Port: wr_data_dir_adv : base_addr_2 | {1 }
	Port: wr_data_dir_adv : base_addr_3 | {1 }
	Port: wr_data_dir_adv : frame_ptr | {1 }
	Port: wr_data_dir_adv : width_img | {1 }
	Port: wr_data_dir_adv : total_size | {1 }
	Port: wr_data_dir_adv : numWrites | {1 }
	Port: wr_data_dir_adv : count_frame | {4 }
  - Chain level:
	State 1
		tmp_s : 1
		row : 1
		col : 1
		zext_ln76 : 2
		zext_ln76_1 : 1
		mul_ln76 : 3
		add_ln87 : 1
		select_ln87 : 2
		store_ln68 : 3
	State 2
		br_ln89 : 1
	State 3
		add_ln76 : 1
	State 4
		data_wr : 1
		addr : 1
		addr_1 : 1
		addr_2 : 1
		addr_3 : 1
		select_ln79 : 2
		or_ln79 : 1
		select_ln79_1 : 2
		addr_4 : 3
		write_ln84 : 4
		write_ln85 : 2
		add_ln90 : 1
		store_ln90 : 2
	State 5
		write_ln93 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln87_fu_314      |    0    |    0    |    32   |
|  select  |      select_ln79_fu_434      |    0    |    0    |    32   |
|          |     select_ln79_1_fu_448     |    0    |    0    |    32   |
|          |         addr_4_fu_456        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln89_fu_328       |    0    |    0    |    39   |
|   icmp   |       icmp_ln79_fu_419       |    0    |    0    |    10   |
|          |      icmp_ln79_1_fu_424      |    0    |    0    |    10   |
|          |      icmp_ln79_2_fu_429      |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln87_fu_308       |    0    |    0    |    39   |
|          |        add_ln90_fu_465       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln79_fu_442        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_477          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  total_size_read_read_fu_138 |    0    |    0    |    0    |
|          |  width_img_read_read_fu_144  |    0    |    0    |    0    |
|          |  frame_ptr_read_read_fu_150  |    0    |    0    |    0    |
|   read   | base_addr_3_read_read_fu_156 |    0    |    0    |    0    |
|          | base_addr_2_read_read_fu_162 |    0    |    0    |    0    |
|          | base_addr_1_read_read_fu_168 |    0    |    0    |    0    |
|          | base_addr_0_read_read_fu_174 |    0    |    0    |    0    |
|          |       empty_read_fu_200      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_180     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       grp_write_fu_218       |    0    |    0    |    0    |
|   write  |       grp_write_fu_225       |    0    |    0    |    0    |
|          |    write_ln87_write_fu_232   |    0    |    0    |    0    |
|          |    write_ln93_write_fu_239   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|    input_data_data_fu_260    |    0    |    0    |    0    |
|          |    input_data_user_fu_264    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         width_fu_272         |    0    |    0    |    0    |
|          |          row_fu_286          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_276         |    0    |    0    |    0    |
|          |          col_fu_290          |    0    |    0    |    0    |
|partselect|         tmp_1_fu_347         |    0    |    0    |    0    |
|          |         tmp_2_fu_365         |    0    |    0    |    0    |
|          |         tmp_3_fu_383         |    0    |    0    |    0    |
|          |         tmp_4_fu_401         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln76_fu_300       |    0    |    0    |    0    |
|   zext   |      zext_ln76_1_fu_304      |    0    |    0    |    0    |
|          |      zext_ln76_2_fu_332      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        data_wr_fu_339        |    0    |    0    |    0    |
|          |          addr_fu_356         |    0    |    0    |    0    |
|bitconcatenate|         addr_1_fu_374        |    0    |    0    |    0    |
|          |         addr_2_fu_392        |    0    |    0    |    0    |
|          |         addr_3_fu_410        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   253   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     addr_4_reg_565     |   32   |
|base_addr_0_read_reg_516|   32   |
|base_addr_1_read_reg_511|   32   |
|base_addr_2_read_reg_506|   32   |
|base_addr_3_read_reg_501|   32   |
|       col_reg_530      |   11   |
|     data_wr_reg_560    |   32   |
| frame_ptr_read_reg_494 |    2   |
|    icmp_ln89_reg_551   |    1   |
|   select_ln87_reg_545  |   32   |
|   storemerge_reg_246   |    1   |
|       tmp_reg_521      |    1   |
|      tmp_s_reg_525     |   24   |
| total_size_read_reg_489|   32   |
|   zext_ln76_1_reg_540  |   22   |
|   zext_ln76_2_reg_555  |   22   |
|    zext_ln76_reg_535   |   22   |
+------------------------+--------+
|          Total         |   362  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_218  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_225  |  p2  |   2  |  32  |   64   ||    9    |
| storemerge_reg_246 |  p0  |   2  |   1  |    2   |
|     grp_fu_477     |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_477     |  p1  |   3  |  11  |   33   ||    14   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   187  ||  8.0593 ||    41   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   253  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   41   |
|  Register |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   362  |   294  |
+-----------+--------+--------+--------+--------+
