// Seed: 3025050628
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4
    , id_7,
    output logic id_5,
    output id_6
);
  type_15(
      1'b0, id_1, 1, id_1
  );
  logic id_8;
  initial begin
    id_6 <= #1 id_0;
    id_6 <= #1 1;
  end
endmodule
