<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="branch_control.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="branch_control.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="branch_control.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="branch_control.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="branch_control.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="branch_control.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="branch_control.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="branch_control.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="branch_control.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="branch_control.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="branch_control.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="branch_control.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="branch_control.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="branch_control.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="branch_control.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="branch_control.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="branch_control.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="branch_control.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="branch_control.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="branch_control.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="branch_control.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="branch_control_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="branch_control_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="branch_control_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="branch_control_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="branch_control_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="branch_control_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="branch_control_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="branch_control_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="branch_control_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="branch_control_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="branch_control_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="branch_control_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="branch_control_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="branch_control_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_control_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="branch_control_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="branch_control_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="branch_control_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="branch_control_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/branch_control_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/branch_control_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1554132480" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1554132480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554185333" xil_pn:in_ck="6890558282177245745" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1554185333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="branch_control.vhd"/>
      <outfile xil_pn:name="branch_control_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1554133108" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9046050838173429927" xil_pn:start_ts="1554133108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554133108" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3070793442867595817" xil_pn:start_ts="1554133108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554132480" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8094990090775569854" xil_pn:start_ts="1554132480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554185333" xil_pn:in_ck="6890558282177245745" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1554185333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="branch_control.vhd"/>
      <outfile xil_pn:name="branch_control_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1554185336" xil_pn:in_ck="6890558282177245745" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5974924083659986418" xil_pn:start_ts="1554185333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="branch_control_tb_beh.prj"/>
      <outfile xil_pn:name="branch_control_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1554185337" xil_pn:in_ck="7745399029227575186" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6098404192237638529" xil_pn:start_ts="1554185336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="branch_control_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1554132208" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1554132208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554132208" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4655639035198307951" xil_pn:start_ts="1554132208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554132208" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8094990090775569854" xil_pn:start_ts="1554132208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554132208" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1554132208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554132208" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1433920046603162993" xil_pn:start_ts="1554132208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554132208" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1554132208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554132208" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="689261330901168776" xil_pn:start_ts="1554132208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554133773" xil_pn:in_ck="-8181689388935459298" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3927549715256315415" xil_pn:start_ts="1554133767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="branch_control.lso"/>
      <outfile xil_pn:name="branch_control.ngc"/>
      <outfile xil_pn:name="branch_control.ngr"/>
      <outfile xil_pn:name="branch_control.prj"/>
      <outfile xil_pn:name="branch_control.stx"/>
      <outfile xil_pn:name="branch_control.syr"/>
      <outfile xil_pn:name="branch_control.xst"/>
      <outfile xil_pn:name="branch_control_tb_beh.prj"/>
      <outfile xil_pn:name="branch_control_tb_stx_beh.prj"/>
      <outfile xil_pn:name="branch_control_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1554132216" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2755393773893933190" xil_pn:start_ts="1554132216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554133941" xil_pn:in_ck="-8181689388935468044" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="582957877574610377" xil_pn:start_ts="1554133936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="branch_control.bld"/>
      <outfile xil_pn:name="branch_control.ngd"/>
      <outfile xil_pn:name="branch_control_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554133949" xil_pn:in_ck="-8181689388935468043" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1554133941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="branch_control.pcf"/>
      <outfile xil_pn:name="branch_control_map.map"/>
      <outfile xil_pn:name="branch_control_map.mrp"/>
      <outfile xil_pn:name="branch_control_map.ncd"/>
      <outfile xil_pn:name="branch_control_map.ngm"/>
      <outfile xil_pn:name="branch_control_map.xrpt"/>
      <outfile xil_pn:name="branch_control_summary.xml"/>
      <outfile xil_pn:name="branch_control_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554133957" xil_pn:in_ck="2547004982070013326" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1554133949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="branch_control.ncd"/>
      <outfile xil_pn:name="branch_control.pad"/>
      <outfile xil_pn:name="branch_control.par"/>
      <outfile xil_pn:name="branch_control.ptwx"/>
      <outfile xil_pn:name="branch_control.unroutes"/>
      <outfile xil_pn:name="branch_control.xpi"/>
      <outfile xil_pn:name="branch_control_pad.csv"/>
      <outfile xil_pn:name="branch_control_pad.txt"/>
      <outfile xil_pn:name="branch_control_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554133957" xil_pn:in_ck="-8181689388935468175" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1554133953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="branch_control.twr"/>
      <outfile xil_pn:name="branch_control.twx"/>
    </transform>
    <transform xil_pn:end_ts="1554134745" xil_pn:in_ck="-8181689388935468044" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="9102900662255038200" xil_pn:start_ts="1554134743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/branch_control_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/branch_control_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
