// Seed: 2869275770
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output wand id_4
);
  wire  id_6;
  uwire id_7;
  assign module_1.id_7 = 0;
  assign id_7 = id_3 ? id_6 ? 1 : id_3 : (-1'd0);
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output tri id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_4 = 1;
  logic [1 'b0 : 1  &  -1  ==  -1] id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_4
  );
  assign id_4 = id_6 ? id_7 : (id_5 && id_7 && "" == 1);
  logic id_11;
endmodule
