Analysis & Synthesis report for traffic_light
Thu Mar 03 11:02:22 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |traffic_light|state
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "seven_segment:hex0_inst"
 13. Port Connectivity Checks: "seven_segment:hex3_inst"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 03 11:02:22 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; traffic_light                               ;
; Top-level Entity Name           ; traffic_light                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 43                                          ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; traffic_light      ; traffic_light      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+
; traffic_light.vhd                ; yes             ; User VHDL File  ; C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 46                 ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 83                 ;
;     -- 7 input functions                    ; 1                  ;
;     -- 6 input functions                    ; 8                  ;
;     -- 5 input functions                    ; 6                  ;
;     -- 4 input functions                    ; 16                 ;
;     -- <=3 input functions                  ; 52                 ;
;                                             ;                    ;
; Dedicated logic registers                   ; 43                 ;
;                                             ;                    ;
; I/O pins                                    ; 35                 ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; CLOCK_50_B5B~input ;
; Maximum fan-out                             ; 26                 ;
; Total fan-out                               ; 439                ;
; Average fan-out                             ; 2.24               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+---------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                    ; Entity Name   ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+---------------+--------------+
; |traffic_light               ; 83 (69)             ; 43 (43)                   ; 0                 ; 0          ; 35   ; 0            ; |traffic_light                         ; traffic_light ; work         ;
;    |seven_segment:hex0_inst| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |traffic_light|seven_segment:hex0_inst ; seven_segment ; work         ;
;    |seven_segment:hex3_inst| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |traffic_light|seven_segment:hex3_inst ; seven_segment ; work         ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |traffic_light|state                                                                      ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.ew3 ; state.ew2 ; state.ew1 ; state.ew0 ; state.ns3 ; state.ns2 ; state.ns1 ; state.ns0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.ns0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.ns1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.ns2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.ns3 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.ew0 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.ew1 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.ew2 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.ew3 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; EWG                                                 ; Selector19          ; yes                    ;
; NSG                                                 ; Selector19          ; yes                    ;
; NSR                                                 ; Selector19          ; yes                    ;
; EWR                                                 ; Selector19          ; yes                    ;
; state_counter[1]                                    ; Selector19          ; yes                    ;
; state_counter[0]                                    ; Selector19          ; yes                    ;
; state_counter[2]                                    ; Selector19          ; yes                    ;
; next_State.ew0_677                                  ; Selector19          ; yes                    ;
; next_State.ew1_661                                  ; Selector19          ; yes                    ;
; next_State.ns3_693                                  ; Selector19          ; yes                    ;
; next_State.ew3_629                                  ; Selector19          ; yes                    ;
; next_State.ns2_709                                  ; Selector19          ; yes                    ;
; next_State.ew2_645                                  ; Selector19          ; yes                    ;
; next_State.ns1_725                                  ; Selector19          ; yes                    ;
; next_State.ns0_741                                  ; Selector19          ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |traffic_light|seconds[0]  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |traffic_light|Selector19  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "seven_segment:hex0_inst" ;
+----------+-------+----------+-----------------------+
; Port     ; Type  ; Severity ; Details               ;
+----------+-------+----------+-----------------------+
; blanking ; Input ; Info     ; Stuck at GND          ;
+----------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "seven_segment:hex3_inst" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; data_in[3] ; Input ; Info     ; Stuck at GND        ;
; blanking   ; Input ; Info     ; Stuck at GND        ;
+------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 43                          ;
;     SCLR              ; 25                          ;
;     plain             ; 18                          ;
; arriav_lcell_comb     ; 85                          ;
;     arith             ; 25                          ;
;         1 data inputs ; 25                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 59                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 8                           ;
; boundary_port         ; 35                          ;
;                       ;                             ;
; Max LUT depth         ; 3.40                        ;
; Average LUT depth     ; 2.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 03 11:02:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 2 entities, in source file traffic_light.vhd
    Info (12022): Found design unit 1: seven_segment-behavioral File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 11
    Info (12022): Found design unit 2: traffic_light-main File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 47
    Info (12023): Found entity 1: seven_segment File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 5
    Info (12023): Found entity 2: traffic_light File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 39
Info (12127): Elaborating entity "traffic_light" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(132): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 132
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(134): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 134
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(144): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 144
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(154): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 154
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(164): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 164
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(174): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 174
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(184): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 184
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(194): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 194
Warning (10492): VHDL Process Statement warning at traffic_light.vhd(204): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 204
Warning (10631): VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable "next_State", which holds its previous value in one or more paths through the process File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Warning (10631): VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable "state_counter", which holds its previous value in one or more paths through the process File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Warning (10631): VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable "NSG", which holds its previous value in one or more paths through the process File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Warning (10631): VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable "NSR", which holds its previous value in one or more paths through the process File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Warning (10631): VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable "EWG", which holds its previous value in one or more paths through the process File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Warning (10631): VHDL Process Statement warning at traffic_light.vhd(131): inferring latch(es) for signal or variable "EWR", which holds its previous value in one or more paths through the process File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Warning (10873): Using initial value X (don't care) for net "LEDG[9..8]" at traffic_light.vhd(41) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
Warning (10873): Using initial value X (don't care) for net "LEDG[6..5]" at traffic_light.vhd(41) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
Warning (10873): Using initial value X (don't care) for net "LEDG[3..0]" at traffic_light.vhd(41) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
Warning (10873): Using initial value X (don't care) for net "LEDR[9..5]" at traffic_light.vhd(42) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
Warning (10873): Using initial value X (don't care) for net "LEDR[3..1]" at traffic_light.vhd(42) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
Info (10041): Inferred latch for "EWR" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "EWG" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "NSR" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "NSG" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "state_counter[0]" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "state_counter[1]" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "state_counter[2]" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "state_counter[3]" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ew3" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ew2" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ew1" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ew0" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ns3" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ns2" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ns1" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (10041): Inferred latch for "next_State.ns0" at traffic_light.vhd(131) File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
Info (12129): Elaborating entity "seven_segment" using architecture "A:behavioral" for hierarchy "seven_segment:hex3_inst" File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 228
Warning (13012): Latch EWG has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ew1 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch NSG has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns1 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch NSR has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns1 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch EWR has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ew1 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch state_counter[1] has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns1 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch state_counter[0] has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns2 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch state_counter[2] has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns3 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch next_State.ew0_677 has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns3 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch next_State.ns3_693 has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns2 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch next_State.ew3_629 has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ew2 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch next_State.ns2_709 has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ns1 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch next_State.ew2_645 has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ew1 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13012): Latch next_State.ns0_741 has unsafe behavior File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 131
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.ew3 File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 55
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDG[9]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 41
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/grace/source/repos/Uni-Projects/BME 393L/Lab 4/4_4_traffic_light/traffic_light.vhd Line: 42
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 125 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 90 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Thu Mar 03 11:02:22 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:42


