// Seed: 1744967601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_1.id_7 = 0;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always_comb disable id_7;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wire id_9,
    output wand id_10,
    output supply0 id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri1 id_17
);
  logic id_19, id_20;
  assign id_11 = 1 < -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20
  );
endmodule
