Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Dec 13 16:30:53 2017
| Host         : linux-6.ece.iastate.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.9 (Santiago)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design       : Top_Level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Dig2An/shift_reg_0/clock_divider_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FSM/encoder_update_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.346        0.000                      0                28128        0.018        0.000                      0                28128        4.020        0.000                       0                 11995  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock               2.346        0.000                      0                28128        0.018        0.000                      0                28128        4.020        0.000                       0                 11995  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :            0  Failing Endpoints,  Worst Slack        2.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.070ns (14.988%)  route 6.069ns (85.013%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.909    12.563    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[17]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.909    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.070ns (14.988%)  route 6.069ns (85.013%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.909    12.563    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[19]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.909    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.070ns (14.988%)  route 6.069ns (85.013%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.909    12.563    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[20]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.909    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.070ns (14.988%)  route 6.069ns (85.013%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.909    12.563    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X7Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[22]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    14.909    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.070ns (15.006%)  route 6.060ns (84.994%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.900    12.554    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[0]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X6Y71          FDRE (Setup_fdre_C_CE)      -0.169    14.945    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.070ns (15.006%)  route 6.060ns (84.994%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.900    12.554    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[31]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X6Y71          FDRE (Setup_fdre_C_CE)      -0.169    14.945    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[31]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.070ns (15.006%)  route 6.060ns (84.994%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.900    12.554    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[5]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X6Y71          FDRE (Setup_fdre_C_CE)      -0.169    14.945    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.070ns (15.006%)  route 6.060ns (84.994%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.900    12.554    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[7]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X6Y71          FDRE (Setup_fdre_C_CE)      -0.169    14.945    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.070ns (15.006%)  route 6.060ns (84.994%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.900    12.554    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.481    14.872    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X6Y71          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[9]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X6Y71          FDRE (Setup_fdre_C_CE)      -0.169    14.945    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.070ns (15.287%)  route 5.929ns (84.713%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.755     5.423    FSM/Clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.419     5.842 f  FSM/state_reg[2]/Q
                         net (fo=10, routed)          0.882     6.724    FSM/Q[2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.049 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9204, routed)        4.278    11.327    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.326    11.653 r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata[31]_i_1/O
                         net (fo=13, routed)          0.769    12.423    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata
    SLICE_X7Y72          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       1.479    14.870    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X7Y72          FDRE                                         r  LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[12]/C
                         clock pessimism              0.277    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X7Y72          FDRE (Setup_fdre_C_CE)      -0.205    14.907    LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.664%)  route 0.159ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.553     1.465    LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/aclk
    SLICE_X23Y20         FDRE                                         r  LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=1, routed)           0.159     1.751    LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/out[8]
    SLICE_X20Y21         FDRE                                         r  LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.820     1.979    LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X20Y21         FDRE                                         r  LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.252     1.727    
    SLICE_X20Y21         FDRE (Hold_fdre_C_D)         0.006     1.733    LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.020%)  route 0.211ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.563     1.475    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/aclk
    SLICE_X23Y0          FDRE                                         r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.211     1.827    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/out[2]
    SLICE_X21Y1          FDRE                                         r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.833     1.992    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X21Y1          FDRE                                         r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.252     1.740    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.066     1.806    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.050%)  route 0.167ns (52.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.557     1.469    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/aclk
    SLICE_X20Y50         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.167     1.783    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/first_q[6]
    SLICE_X25Y50         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.826     1.985    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/aclk
    SLICE_X25Y50         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.018     1.751    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.037%)  route 0.211ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.562     1.474    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X22Y5          FDRE                                         r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.211     1.826    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/first_q[11]
    SLICE_X20Y6          FDRE                                         r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.832     1.991    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X20Y6          FDRE                                         r  LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X20Y6          FDRE (Hold_fdre_C_D)         0.052     1.791    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.074%)  route 0.184ns (58.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.555     1.467    LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X19Y63         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[9]/Q
                         net (fo=4, routed)           0.184     1.778    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/gen_has_z_tready.reg2_b_tdata_reg[22][9]
    SLICE_X23Y62         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.821     1.980    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X23Y62         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X23Y62         FDRE (Hold_fdre_C_D)         0.013     1.741    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.613%)  route 0.166ns (42.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.566     1.478    LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X14Y49         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.128     1.606 f  LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[28]/Q
                         net (fo=6, routed)           0.166     1.772    LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/Q[28]
    SLICE_X15Y51         LUT5 (Prop_lut5_I0_O)        0.098     1.870 r  LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/opt_has_pipe.first_q[0]_i_1__10/O
                         net (fo=1, routed)           0.000     1.870    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X15Y51         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.829     1.988    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X15Y51         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.091     1.832    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.723%)  route 0.223ns (61.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.549     1.461    LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X23Y68         FDRE                                         r  LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=2, routed)           0.223     1.825    LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_a_tdata[28]
    SLICE_X20Y70         FDRE                                         r  LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.816     1.975    LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X20Y70         FDRE                                         r  LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]/C
                         clock pessimism             -0.252     1.723    
    SLICE_X20Y70         FDRE (Hold_fdre_C_D)         0.063     1.786    LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.465%)  route 0.185ns (55.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.580     1.492    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.640 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]/Q
                         net (fo=1, routed)           0.185     1.825    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]
    SLICE_X2Y49          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.856     2.015    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/SIGN_UP_DELAY/i_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.247     1.768    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.017     1.785    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/SIGN_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.240%)  route 0.215ns (56.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.557     1.469    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/aclk
    SLICE_X20Y50         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.215     1.848    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/first_q[5]
    SLICE_X25Y50         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.826     1.985    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/aclk
    SLICE_X25Y50         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.075     1.808    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.013%)  route 0.217ns (56.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.556     1.468    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/aclk
    SLICE_X20Y55         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.217     1.849    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[0]
    SLICE_X25Y55         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11994, routed)       0.825     1.984    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/aclk
    SLICE_X25Y55         FDRE                                         r  LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.075     1.807    LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/VALID_LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y8    LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y7    LQR_Control/A21_Add_A22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y24   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y0    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y25   LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y13   LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y22   LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y2    LQR_Control/PA_FP_to_Rad/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y38   LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y9    LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y21   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y21   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y21   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y21   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y27   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y27   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y27   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y27   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y27   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y27   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y86  LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y86  LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y86  LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y86  LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y79  LQR_Control/K3_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y79  LQR_Control/K3_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y79  LQR_Control/K3_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y79  LQR_Control/K3_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y24  LQR_Control/T13_Mult_sd1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y24  LQR_Control/T13_Mult_sd1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK



