#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b39180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b39310 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b30fa0 .functor NOT 1, L_0x1b6a1a0, C4<0>, C4<0>, C4<0>;
L_0x1b69a30 .functor XOR 1, L_0x1b69e30, L_0x1b69ed0, C4<0>, C4<0>;
L_0x1b6a090 .functor XOR 1, L_0x1b69a30, L_0x1b69fc0, C4<0>, C4<0>;
v0x1b67120_0 .net *"_ivl_10", 0 0, L_0x1b69fc0;  1 drivers
v0x1b67220_0 .net *"_ivl_12", 0 0, L_0x1b6a090;  1 drivers
v0x1b67300_0 .net *"_ivl_2", 0 0, L_0x1b69d90;  1 drivers
v0x1b673c0_0 .net *"_ivl_4", 0 0, L_0x1b69e30;  1 drivers
v0x1b674a0_0 .net *"_ivl_6", 0 0, L_0x1b69ed0;  1 drivers
v0x1b675d0_0 .net *"_ivl_8", 0 0, L_0x1b69a30;  1 drivers
v0x1b676b0_0 .net "a", 0 0, v0x1b64dd0_0;  1 drivers
v0x1b67750_0 .net "b", 0 0, v0x1b64e70_0;  1 drivers
v0x1b677f0_0 .net "c", 0 0, v0x1b64f10_0;  1 drivers
v0x1b67890_0 .var "clk", 0 0;
v0x1b67930_0 .net "d", 0 0, v0x1b65050_0;  1 drivers
v0x1b679d0_0 .net "q_dut", 0 0, L_0x1b69bb0;  1 drivers
v0x1b67a70_0 .net "q_ref", 0 0, L_0x1b68220;  1 drivers
v0x1b67b10_0 .var/2u "stats1", 159 0;
v0x1b67bb0_0 .var/2u "strobe", 0 0;
v0x1b67c50_0 .net "tb_match", 0 0, L_0x1b6a1a0;  1 drivers
v0x1b67d10_0 .net "tb_mismatch", 0 0, L_0x1b30fa0;  1 drivers
v0x1b67ee0_0 .net "wavedrom_enable", 0 0, v0x1b65140_0;  1 drivers
v0x1b67f80_0 .net "wavedrom_title", 511 0, v0x1b651e0_0;  1 drivers
L_0x1b69d90 .concat [ 1 0 0 0], L_0x1b68220;
L_0x1b69e30 .concat [ 1 0 0 0], L_0x1b68220;
L_0x1b69ed0 .concat [ 1 0 0 0], L_0x1b69bb0;
L_0x1b69fc0 .concat [ 1 0 0 0], L_0x1b68220;
L_0x1b6a1a0 .cmp/eeq 1, L_0x1b69d90, L_0x1b6a090;
S_0x1b394a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b39310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b25ea0 .functor NOT 1, v0x1b64dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b39c00 .functor XOR 1, L_0x1b25ea0, v0x1b64e70_0, C4<0>, C4<0>;
L_0x1b31010 .functor XOR 1, L_0x1b39c00, v0x1b64f10_0, C4<0>, C4<0>;
L_0x1b68220 .functor XOR 1, L_0x1b31010, v0x1b65050_0, C4<0>, C4<0>;
v0x1b31210_0 .net *"_ivl_0", 0 0, L_0x1b25ea0;  1 drivers
v0x1b312b0_0 .net *"_ivl_2", 0 0, L_0x1b39c00;  1 drivers
v0x1b25ff0_0 .net *"_ivl_4", 0 0, L_0x1b31010;  1 drivers
v0x1b26090_0 .net "a", 0 0, v0x1b64dd0_0;  alias, 1 drivers
v0x1b64190_0 .net "b", 0 0, v0x1b64e70_0;  alias, 1 drivers
v0x1b642a0_0 .net "c", 0 0, v0x1b64f10_0;  alias, 1 drivers
v0x1b64360_0 .net "d", 0 0, v0x1b65050_0;  alias, 1 drivers
v0x1b64420_0 .net "q", 0 0, L_0x1b68220;  alias, 1 drivers
S_0x1b64580 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b39310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b64dd0_0 .var "a", 0 0;
v0x1b64e70_0 .var "b", 0 0;
v0x1b64f10_0 .var "c", 0 0;
v0x1b64fb0_0 .net "clk", 0 0, v0x1b67890_0;  1 drivers
v0x1b65050_0 .var "d", 0 0;
v0x1b65140_0 .var "wavedrom_enable", 0 0;
v0x1b651e0_0 .var "wavedrom_title", 511 0;
E_0x1b340e0/0 .event negedge, v0x1b64fb0_0;
E_0x1b340e0/1 .event posedge, v0x1b64fb0_0;
E_0x1b340e0 .event/or E_0x1b340e0/0, E_0x1b340e0/1;
E_0x1b34330 .event posedge, v0x1b64fb0_0;
E_0x1b1e9f0 .event negedge, v0x1b64fb0_0;
S_0x1b648d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b64580;
 .timescale -12 -12;
v0x1b64ad0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b64bd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b64580;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b65340 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b39310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b68490 .functor AND 1, L_0x1b68350, L_0x1b683f0, C4<1>, C4<1>;
L_0x1b685f0 .functor AND 1, L_0x1b68490, L_0x1b68550, C4<1>, C4<1>;
L_0x1b687d0 .functor AND 1, L_0x1b685f0, L_0x1b68700, C4<1>, C4<1>;
L_0x1b68980 .functor AND 1, L_0x1b688e0, v0x1b64f10_0, C4<1>, C4<1>;
L_0x1b68b50 .functor AND 1, L_0x1b68980, L_0x1b68a70, C4<1>, C4<1>;
L_0x1b68d00 .functor AND 1, L_0x1b68b50, L_0x1b68c60, C4<1>, C4<1>;
L_0x1b68e50 .functor OR 1, L_0x1b687d0, L_0x1b68d00, C4<0>, C4<0>;
L_0x1b69050 .functor AND 1, v0x1b64f10_0, L_0x1b68f60, C4<1>, C4<1>;
L_0x1b69200 .functor AND 1, L_0x1b69050, L_0x1b69160, C4<1>, C4<1>;
L_0x1b69310 .functor OR 1, L_0x1b68e50, L_0x1b69200, C4<0>, C4<0>;
L_0x1b69730 .functor AND 1, L_0x1b69480, L_0x1b69690, C4<1>, C4<1>;
L_0x1b697a0 .functor OR 1, v0x1b64dd0_0, v0x1b64e70_0, C4<0>, C4<0>;
L_0x1b69aa0 .functor AND 1, L_0x1b69730, L_0x1b697a0, C4<1>, C4<1>;
L_0x1b69bb0 .functor OR 1, L_0x1b69310, L_0x1b69aa0, C4<0>, C4<0>;
v0x1b65630_0 .net *"_ivl_1", 0 0, L_0x1b68350;  1 drivers
v0x1b656f0_0 .net *"_ivl_11", 0 0, L_0x1b68700;  1 drivers
v0x1b657b0_0 .net *"_ivl_12", 0 0, L_0x1b687d0;  1 drivers
v0x1b658a0_0 .net *"_ivl_15", 0 0, L_0x1b688e0;  1 drivers
v0x1b65960_0 .net *"_ivl_16", 0 0, L_0x1b68980;  1 drivers
v0x1b65a90_0 .net *"_ivl_19", 0 0, L_0x1b68a70;  1 drivers
v0x1b65b50_0 .net *"_ivl_20", 0 0, L_0x1b68b50;  1 drivers
v0x1b65c30_0 .net *"_ivl_23", 0 0, L_0x1b68c60;  1 drivers
v0x1b65cf0_0 .net *"_ivl_24", 0 0, L_0x1b68d00;  1 drivers
v0x1b65dd0_0 .net *"_ivl_26", 0 0, L_0x1b68e50;  1 drivers
v0x1b65eb0_0 .net *"_ivl_29", 0 0, L_0x1b68f60;  1 drivers
v0x1b65f70_0 .net *"_ivl_3", 0 0, L_0x1b683f0;  1 drivers
v0x1b66030_0 .net *"_ivl_30", 0 0, L_0x1b69050;  1 drivers
v0x1b66110_0 .net *"_ivl_33", 0 0, L_0x1b69160;  1 drivers
v0x1b661d0_0 .net *"_ivl_34", 0 0, L_0x1b69200;  1 drivers
v0x1b662b0_0 .net *"_ivl_36", 0 0, L_0x1b69310;  1 drivers
v0x1b66390_0 .net *"_ivl_39", 0 0, L_0x1b69480;  1 drivers
v0x1b66450_0 .net *"_ivl_4", 0 0, L_0x1b68490;  1 drivers
v0x1b66530_0 .net *"_ivl_41", 0 0, L_0x1b69690;  1 drivers
v0x1b665f0_0 .net *"_ivl_42", 0 0, L_0x1b69730;  1 drivers
v0x1b666d0_0 .net *"_ivl_44", 0 0, L_0x1b697a0;  1 drivers
v0x1b667b0_0 .net *"_ivl_46", 0 0, L_0x1b69aa0;  1 drivers
v0x1b66890_0 .net *"_ivl_7", 0 0, L_0x1b68550;  1 drivers
v0x1b66950_0 .net *"_ivl_8", 0 0, L_0x1b685f0;  1 drivers
v0x1b66a30_0 .net "a", 0 0, v0x1b64dd0_0;  alias, 1 drivers
v0x1b66ad0_0 .net "b", 0 0, v0x1b64e70_0;  alias, 1 drivers
v0x1b66bc0_0 .net "c", 0 0, v0x1b64f10_0;  alias, 1 drivers
v0x1b66cb0_0 .net "d", 0 0, v0x1b65050_0;  alias, 1 drivers
v0x1b66da0_0 .net "q", 0 0, L_0x1b69bb0;  alias, 1 drivers
L_0x1b68350 .reduce/nor v0x1b64dd0_0;
L_0x1b683f0 .reduce/nor v0x1b64e70_0;
L_0x1b68550 .reduce/nor v0x1b64f10_0;
L_0x1b68700 .reduce/nor v0x1b65050_0;
L_0x1b688e0 .reduce/nor v0x1b65050_0;
L_0x1b68a70 .reduce/nor v0x1b64e70_0;
L_0x1b68c60 .reduce/nor v0x1b64dd0_0;
L_0x1b68f60 .reduce/nor v0x1b64e70_0;
L_0x1b69160 .reduce/nor v0x1b64dd0_0;
L_0x1b69480 .reduce/nor v0x1b64f10_0;
L_0x1b69690 .reduce/nor v0x1b65050_0;
S_0x1b66f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b39310;
 .timescale -12 -12;
E_0x1b33e80 .event anyedge, v0x1b67bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b67bb0_0;
    %nor/r;
    %assign/vec4 v0x1b67bb0_0, 0;
    %wait E_0x1b33e80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b64580;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b65050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64e70_0, 0;
    %assign/vec4 v0x1b64dd0_0, 0;
    %wait E_0x1b1e9f0;
    %wait E_0x1b34330;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b65050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64e70_0, 0;
    %assign/vec4 v0x1b64dd0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b340e0;
    %load/vec4 v0x1b64dd0_0;
    %load/vec4 v0x1b64e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b64f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b65050_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b65050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64e70_0, 0;
    %assign/vec4 v0x1b64dd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b64bd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b340e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b65050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64e70_0, 0;
    %assign/vec4 v0x1b64dd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b39310;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b67890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b67bb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b39310;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b67890_0;
    %inv;
    %store/vec4 v0x1b67890_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b39310;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b64fb0_0, v0x1b67d10_0, v0x1b676b0_0, v0x1b67750_0, v0x1b677f0_0, v0x1b67930_0, v0x1b67a70_0, v0x1b679d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b39310;
T_7 ;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b39310;
T_8 ;
    %wait E_0x1b340e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b67b10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67b10_0, 4, 32;
    %load/vec4 v0x1b67c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67b10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b67b10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67b10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b67a70_0;
    %load/vec4 v0x1b67a70_0;
    %load/vec4 v0x1b679d0_0;
    %xor;
    %load/vec4 v0x1b67a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67b10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b67b10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67b10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit2/iter2/response0/top_module.sv";
