<?xml version="1.0" encoding="UTF-8"?>
<module id="VDCE" HW_revision="" XML_version="1" description="Registers for the VDCE module">
     <register id="PID" acronym="PID" offset="0x0000" width="32" description="PID Register">
<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="1" description="Used to distinguish between old scheme and current. Spare bit to encode future schemes. Fixed to be &quot;01&quot;(b)" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_2" width="2" begin="29" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FUNC" width="12" begin="27" end="16" resetval="3081" description="Function indicates an S/W compatible module family. If there is not level of S/W compatibility, a new Func number (and hence PID) should be assigned" range="" rwaccess="R"></bitfield>
<bitfield id="RTL" width="5" begin="15" end="11" resetval="0" description="Indicates RTL version" range="" rwaccess="R"></bitfield>
<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0" description="Local revision number which should be owned by module designer. This number should be updated for each major design change (such as bug fix, and memory size change etcÂ…). In present design, fixed to be 0" range="" rwaccess="R"></bitfield>
<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0" description="Indicates a special version for a particular device. Consequence of use may avoid use of standard chip support library (CSL). In this module, fixed to be 0." range="" rwaccess="R"></bitfield>
<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0" description="Local revision number which should be owned by module designer. This number should be updated for each small design change. In present design, fixed to be 0." range="" rwaccess="R"></bitfield>
</register>
     <register id="CTRL" acronym="CTRL" offset="0x0004" width="32" description="Control Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="BMP_SRC_NFLD_FRM" width="1" begin="15" end="15" resetval="0" description="Storage format of source artificial bitmap image data in SDRAM                                                       0: field storage format 1: frame storage format" range="" rwaccess="R/W">
<bitenum id="FIELD_STORE" value="0" token="FIELD_STORE" description="field storage format" />
<bitenum id="FRAME_STORE" value="1" token="FRAME_STORE" description="frame storage format" />
</bitfield>
<bitfield id="IMG_SRC_NFLD_FRM" width="1" begin="14" end="14" resetval="0" description="Storage format of source data in SDRAM                                                       0: field storage format 1: frame storage format" range="" rwaccess="R/W">
<bitenum id="FIELD_STORE" value="0" token="FIELD_STORE" description="field storage format" />
<bitenum id="FRAME_STORE" value="1" token="FRAME_STORE" description="frame storage format" />
</bitfield>
<bitfield id="RES_NFLD_FRM" width="1" begin="13" end="13" resetval="0" description="Storage format of result data in SDRAM                                                       0: field storage format 1: frame storage format" range="" rwaccess="R/W">
<bitenum id="FIELD_STORE" value="0" token="FIELD_STORE" description="field storage format" />
<bitenum id="FRAME_STORE" value="1" token="FRAME_STORE" description="frame storage format" />
</bitfield>
<bitfield id="SRC_NIP" width="1" begin="12" end="12" resetval="0" description="Processing method of each picture data                                                   0: interlaced format (processing based on field format). 1: progressive format (processing based on frame format)." range="" rwaccess="R/W">
<bitenum id="INTERLACE" value="0" token="INTERLACE" description="Interlaced format" />
<bitenum id="PROGRESSIVE" value="1" token="PROGRESSIVE" description="Progressive format" />
</bitfield>
<bitfield id="BLD_EN" width="1" begin="11" end="11" resetval="0" description="256-step blender function (BLD) activation control register                                                                                                   0 : 256-step BLD is not activated.        1: 256-step BLD is activated." range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="256-step BLD is not activated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="256-step BLD is activated" />
</bitfield>
<bitfield id="CCV_EN" width="1" begin="10" end="10" resetval="0" description="Chrominance format conversion (CCV) activation control register                      0 :CCV is not activated.            1:CCV is activated." range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="CCV is not activated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="CCV is activated" />
</bitfield>
<bitfield id="RGMP_EN" width="1" begin="9" end="9" resetval="0" description="Range mapping function (RGMP: for VC-1 advanced profile) activation control register                                                                                                           0: RGMP is not activated          1: RGMP is activated                                                                              " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="RGMP is not activated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="RGMP is activated" />
</bitfield>
<bitfield id="RSZ_EN" width="1" begin="8" end="8" resetval="0" description="Resize function (RSZ) activation control register                                                    0: RSZ is not activated             1: RSZ is activated                                                                               " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="RSZ is not activated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="RSZ is activated" />
</bitfield>
<bitfield id="TOP_FLD_EN" width="1" begin="7" end="7" resetval="0" description="This bit defines &quot;enable&quot; or &quot;disable&quot; of image processing for top-field on GE module                                                                                                  0: top-field processing disable 1: top-field processing enable." range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="top-field processing disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="top-field processing enable" />
</bitfield>
<bitfield id="BTM_FLD_EN" width="1" begin="6" end="6" resetval="0" description="This bit defines &quot;enable&quot; or &quot;disable&quot; of image processing for bottom-field on GE module                                                                                                  0: bottom-field processing disable 1: bottom-field processing enable." range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="bottom-field processing disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="bottom-field processing enable" />
</bitfield>
<bitfield id="MODE" width="2" begin="5" end="4" resetval="0" description="Performance mode register                                                                                        00: Edge Padding 01: Trans-code mode (reference to reference) 10: Pre-Codec mode (video input to reference) 11: Post-Codec mode (video output to reference)" range="" rwaccess="R/W">
<bitenum id="EDGE_PAD" value="11" token="EDGE_PAD" description="Edge Padding" />
<bitenum id="TRANS_CODE" value="27" token="TRANS_CODE" description="Trans-code mode  " />
<bitenum id="PRE_CODEC" value="267" token="PRE_CODEC" description="Pre-Codec mode  " />
<bitenum id="POST_CODEC" value="283" token="POST_CODEC" description="Post-Codec mode " />
</bitfield>
<bitfield id="_RESV_13" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
<bitenum id="" value="0" token="" description="  " />
<bitenum id="" value="0" token="" description="  " />
</bitfield>
<bitfield id="CROMA_EN" width="1" begin="2" end="2" resetval="0" description="The Graphic Engine processes chrominance data of the targeted frame                                                  0:Chrominance processing disable      1:Chrominance processing enable                                        " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Chrominance processing disable     " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Chrominance processing enable" />
</bitfield>
<bitfield id="LUMA_EN" width="1" begin="1" end="1" resetval="0" description="The Graphic Engine processes luminance data of the targeted frame                                      0:Luminance processing disable         1:Luminance processing enable                                        " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Luminance processing disable     " />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Luminance processing enable" />
</bitfield>
<bitfield id="GO" width="1" begin="0" end="0" resetval="0" description="GE Module status register                                                                                    0: GE module is in idle                1:GE module is busy" range="" rwaccess="R/W">
<bitenum id="IDLE" value="0" token="IDLE" description="GE module is in idle" />
<bitenum id="BUSY" value="1" token="BUSY" description="GE module is busy" />
</bitfield>
</register>
     <register id="INTEN" acronym="INTEN" offset="0x0008" width="32" description="Interrupt enable control register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTEN" width="1" begin="0" end="0" resetval="0" description="This bit controls preparation to activate interrupt from this module to ARM processor 0: Interrupt disable. 1: Interrupt enable." range="" rwaccess="R/W ">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt enable" />
</bitfield>
</register>
     <register id="INTEN_SET" acronym="INTEN_SET" offset="0x000C" width="32" description="Interrupt assertion function activation register to ARM">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SET" width="1" begin="0" end="0" resetval="0" description="Interrupt assertion function activation register to ARM  0: Interrupt inactivated (cannot write 0).  1: Interrupt activated." range="" rwaccess="R/W ">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Interrupt inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Interrupt activated" />
</bitfield>
</register>
     <register id="INTEN_CLR" acronym="INTEN_CLR" offset="0x0010" width="32" description="Interrupt enable clear register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLR" width="1" begin="0" end="0" resetval="0" description="Interrupt enable clear register                                                                       0: No change.                                                                                          1: Interrupt inactivated (cannot be read by ARM)." range="" rwaccess="W">
<bitenum id="NO_CHANGE" value="0" token="NO_CHANGE" description="No change.  " />
<bitenum id="INACTIVATE" value="1" token="INACTIVATE" description="Interrupt inactivated" />
</bitfield>
</register>
     <register id="STATUS" acronym="STATUS" offset="0x0014" width="32" description="Interrupt status register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STATUS" width="1" begin="0" end="0" resetval="0" description="Interrupt status register  0: Configured one frame processing is under way.  1: Configured one frame processing is finished, and not checked yet." range="" rwaccess="R">
<bitenum id="PROCESS" value="0" token="PROCESS" description="Configured one frame processing is under way." />
<bitenum id="FINISHED" value="1" token="FINISHED" description="Configured one frame processing is finished, and not checked yet." />
</bitfield>
</register>
     <register id="STAT_CLR" acronym="STAT_CLR" offset="0x0018" width="32" description="Interrupt status clear register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLR" width="1" begin="0" end="0" resetval="0" description="Interrupt status clear register bit  0: No change.  1: ge_status clear register (write only: cannot be read)" range="" rwaccess="W">
<bitenum id="NO_CHANGE" value="0" token="NO_CHANGE" description="No change." />
<bitenum id="STAT_CLR" value="1" token="STAT_CLR" description="ge_status clear register" />
</bitfield>
</register>
     <register id="EMUL_CTRL" acronym="EMUL_CTRL" offset="0x001C" width="32" description="Emulation control register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SUSP_SOFT" width="1" begin="1" end="1" resetval="1" description="This bit defines whether or not a soft or hard stop is initiated whenever the &quot;emususp&quot; is asserted.           0: Hard stop                      1: soft stop" range="" rwaccess="R ">
<bitenum id="HDSTP" value="0" token="HDSTP" description="Hard Stop" />
<bitenum id="SFSTP" value="1" token="SFSTP" description="Soft Stop" />
</bitfield>
<bitfield id="SUSP_FREE" width="1" begin="0" end="0" resetval="0" description="This bit controls whether or not the peripheral will respond to the emulation suspend signal that it has been programmed to monitor.                            0: functions based on configuration of &quot;ge_emulsusp_soft&quot;.                         1: ignores any emulation suspend signal (non-stop)." range="" rwaccess="R/W">
<bitenum id="SUSP_SOFT" value="0" token="SUSP_SOFT" description="functions based on configuration of &quot;ge_emulsusp_soft&quot;." />
<bitenum id="IGNORE" value="1" token="IGNORE" description="ignores any emulation suspend signal (non-stop)." />
</bitfield>
</register>
     <register id="SDR_FMT" acronym="SDR_FMT" offset="0x0020" width="32" description="SDRAM data storage format register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RES" width="1" begin="1" end="1" resetval="0" description="SDRAM data storage format for result of the GE module                                                                                                                0: raster scanning mode  1: sub-picture mode" range="" rwaccess="R/W">
<bitenum id="RASTER_MODE" value="0" token="RASTER_MODE" description="Raster scanning mode" />
<bitenum id="SUBPIC_MODE" value="1" token="SUBPIC_MODE" description="Sub-picture scanning mode" />
</bitfield>
<bitfield id="SRC" width="1" begin="0" end="0" resetval="0" description="SDRAM data storage format for source data used in GE module                  0: raster scanning mode  1: sub-picture mode" range="" rwaccess="R/W">
<bitenum id="RASTER_MODE" value="0" token="RASTER_MODE" description="Raster scanning mode" />
<bitenum id="SUBPIC_MODE" value="1" token="SUBPIC_MODE" description="Sub-picture scanning mode" />
</bitfield>
</register>
     <register id="REQ_SZ" acronym="REQ_SZ" offset="0x0024" width="32" description="Request unit size for DMA data transfer from/to SDRAM">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REQ_SZ" width="9" begin="8" end="0" resetval="0" description="This register defines request unit size for DMA data transfer from/to SDRAM &quot;000100000&quot;: 32[byte] &quot;001000000&quot;: 64[byte] &quot;010000000&quot;: 128[byte] &quot;100000000&quot;: 256[byte]                  " range="" rwaccess="R/W">
<bitenum id="BYTE_32" value="16777227" token="BYTE_32" description="32 byte unit size" />
<bitenum id="BYTE_64" value="268435467" token="BYTE_64" description="64 byte unit size" />
<bitenum id="BYTE_128" value="4294967307" token="BYTE_128" description="128 byte unit size" />
<bitenum id="BYTE_256" value="68719476747" token="BYTE_256" description="256 byte unit size" />
</bitfield>
</register>
     <register id="PRCS_UNIT_SZ" acronym="PRCS_UNIT_SZ" offset="0x0028" width="32" description="Processing unit size to be generated in Horizontal direction">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRCS_UNIT_SZ" width="5" begin="8" end="4" resetval="0" description="This register defines Processing unit size to be generated in Horizontal direction                                                                                                &quot;00001&quot;: 16[byte]                                                                           &quot;00010&quot;: 32[byte] &quot;00100&quot;: 64[byte] &quot;01000&quot;: 128[byte] &quot;10000&quot;: 256[byte]                  " range="" rwaccess="R/W">
<bitenum id="BYTE_16" value="27" token="BYTE_16" description="16 byte unit size" />
<bitenum id="BYTE_32" value="267" token="BYTE_32" description="32 byte unit size" />
<bitenum id="BYTE_64" value="4107" token="BYTE_64" description="64 byte unit size" />
<bitenum id="BYTE_128" value="65547" token="BYTE_128" description="128 byte unit size" />
<bitenum id="BYTE_256" value="1048587" token="BYTE_256" description="256 byte unit size" />
</bitfield>
<bitfield id="PRCS_UNIT_SZ_RO" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
</register>
     <register id="SRC_STRT_ADD_YTOP" acronym="SRC_STRT_ADD_YTOP" offset="0x0040" width="32" description="Start address of source picture area which is prepared for luminance data in top field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of source picture area which is prepared for luminance data in top field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_SP_HSZ_YTOP" acronym="SRC_SP_HSZ_YTOP" offset="0x0044" width="32" description="Horizontal sub-picture size for top-field luminance data which is stored in SDRAM as source data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for top-field luminance data which is stored in SDRAM as source data                                                                      000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="SRC_ADD_OFST_YTOP" acronym="SRC_ADD_OFST_YTOP" offset="0x0048" width="32" description="This register configures address offset value of each line for top field luminance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="This register configures address offset value of each line for top field luminance data on raster store format" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_STRT_ADD_YBTM" acronym="SRC_STRT_ADD_YBTM" offset="0x004C" width="32" description="Start address of source picture area which is prepared for luminance data in bottom field on SDRAM.">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of source picture area which is prepared for luminance data in bottom field on SDRAM." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_SP_HSZ_YBTM" acronym="SRC_SP_HSZ_YBTM" offset="0x0050" width="32" description="Horizontal sub-picture size for bottom-field luminance data which is stored in SDRAM as source data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for bottom-field luminance data which is stored in SDRAM as source data                                                                 000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="SRC_ADD_OFST_YBTM" acronym="SRC_ADD_OFST_YBTM" offset="0x0054" width="32" description="Address offset value of each line for bottom field luminance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Address offset value of each line for bottom field luminance data on raster store format." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_STRT_ADD_CTOP" acronym="SRC_STRT_ADD_CTOP" offset="0x0058" width="32" description="Start address of source picture area which is prepared for chrominance data in top field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of source picture area which is prepared for chrominance data in top field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_SP_HSZ_CTOP" acronym="SRC_SP_HSZ_CTOP" offset="0x005C" width="32" description="Horizontal sub-picture size for top-field chrominance data which is stored in SDRAM as source data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for top-field chrominance data which is stored in SDRAM as source data                                                                      000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="SRC_ADD_OFST_CTOP" acronym="SRC_ADD_OFST_CTOP" offset="0x0060" width="32" description="This register configures address offset value of each line for top field chrominance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="This register configures address offset value of each line for top field chrominance data on raster store format" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_STRT_ADD_CBTM" acronym="SRC_STRT_ADD_CBTM" offset="0x0064" width="32" description="Start address of source picture area which is prepared for chrominance data in bottom field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of source picture area which is prepared for chrominance data in bottom field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_SP_HSZ_CBTM" acronym="SRC_SP_HSZ_CBTM" offset="0x0068" width="32" description="Horizontal sub-picture size for bottom-field chrominance data which is stored in SDRAM as source data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for bottom-field chrominance data which is stored in SDRAM as source data                                                                 000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="SRC_ADD_OFST_CBTM" acronym="SRC_ADD_OFST_CBTM" offset="0x006C" width="32" description="Address offset value of each line for bottom field chrominance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Address offset value of each line for bottom field chrominance data on raster store format." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_STRT_ADD_BMP_TOP" acronym="SRC_STRT_ADD_BMP_TOP" offset="0x0070" width="32" description="Start address of source picture area, which is prepared for bitmap data in top field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of source picture area, which is prepared for bitmap data in top field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_ADD_OFST_BMP_TOP" acronym="SRC_ADD_OFST_BMP_TOP" offset="0x0074" width="32" description="Address offset value of each line for top field bitmap data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Address offset value of each line for top field bitmap data on raster store format" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_STRT_ADD_BMP_BTM" acronym="SRC_STRT_ADD_BMP_BTM" offset="0x0078" width="32" description="Start address of source picture area which is prepared for bitmap data in bottom field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of source picture area which is prepared for bitmap data in bottom field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_ADD_OFST_BMP_BTM" acronym="SRC_ADD_OFST_BMP_BTM" offset="0x007C" width="32" description="Address offset value of each line for bottom field bitmap data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Address offset value of each line for bottom field bitmap data on raster store format" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_STRT_ADD_YTOP" acronym="RES_STRT_ADD_YTOP" offset="0x0080" width="32" description="Start address of result picture area which is prepared for luminance data in top field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of result picture area which is prepared for luminance data in top field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_SP_HSZ_YTOP" acronym="RES_SP_HSZ_YTOP" offset="0x0084" width="32" description="Horizontal sub-picture size for top-field luminance data which is stored in SDRAM as result data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for top-field luminance data which is stored in SDRAM as result data                                                                      000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="RES_ADD_OFST_YTOP" acronym="RES_ADD_OFST_YTOP" offset="0x0088" width="32" description="This register configures address offset value of each line for top field luminance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="This register configures address offset value of each line for top field luminance data on raster store format" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_STRT_ADD_YBTM" acronym="RES_STRT_ADD_YBTM" offset="0x008C" width="32" description="Start address of result picture area which is prepared for luminance data in bottom field on SDRAM.">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of result picture area which is prepared for luminance data in bottom field on SDRAM." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_SP_HSZ_YBTM" acronym="RES_SP_HSZ_YBTM" offset="0x0090" width="32" description="Horizontal sub-picture size for bottom-field luminance data which is stored in SDRAM as result data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for bottom-field luminance data which is stored in SDRAM as result data                                                                 000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="RES_ADD_OFST_YBTM" acronym="RES_ADD_OFST_YBTM" offset="0x0094" width="32" description="Address offset value of each line for bottom field luminance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Address offset value of each line for bottom field luminance data on raster store format." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_STRT_ADD_CTOP" acronym="RES_STRT_ADD_CTOP" offset="0x0098" width="32" description="Start address of result picture area which is prepared for chrominance data in top field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of result picture area which is prepared for chrominance data in top field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_SP_HSZ_CTOP" acronym="RES_SP_HSZ_CTOP" offset="0x009C" width="32" description="Horizontal sub-picture size for top-field chrominance data which is stored in SDRAM as result data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for top-field chrominance data which is stored in SDRAM as result data                                                                      000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="RES_ADD_OFST_CTOP" acronym="RES_ADD_OFST_CTOP" offset="0x00A0" width="32" description="This register configures address offset value of each line for top field chrominance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="This register configures address offset value of each line for top field chrominance data on raster store format" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_STRT_ADD_CBTM" acronym="RES_STRT_ADD_CBTM" offset="0x00A4" width="32" description="Start address of result picture area which is prepared for chrominance data in bottom field on SDRAM">
<bitfield id="ST_ADD" width="32" begin="31" end="0" resetval="0" description="Start address of result picture area which is prepared for chrominance data in bottom field on SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_SP_HSZ_CBTM" acronym="RES_SP_HSZ_CBTM" offset="0x00A8" width="32" description="Horizontal sub-picture size for bottom-field chrominance data which is stored in SDRAM as result data ">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Horizontal sub-picture size for bottom-field chrominance data which is stored in SDRAM as result data                                                                 000010000: 16[pixel] 000100000: 32[pixel] 001000000: 64[pixel] 010000000: 128[pixel] 100000000: 256[pixel]" range="" rwaccess="R/W">
<bitenum id="PIX_16" value="1048587" token="PIX_16" description="16 pixel" />
<bitenum id="PIX_32" value="16777227" token="PIX_32" description="32 pixel" />
<bitenum id="PIX_64" value="268435467" token="PIX_64" description="64 pixel" />
<bitenum id="PIX_128" value="4294967307" token="PIX_128" description="128 pixel" />
<bitenum id="PIX_256" value="68719476747" token="PIX_256" description="256 pixel" />
</bitfield>
</register>
     <register id="RES_ADD_OFST_CBTM" acronym="RES_ADD_OFST_CBTM" offset="0x00AC" width="32" description="Address offset value of each line for bottom field chrominance data on raster store format">
<bitfield id="ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Address offset value of each line for bottom field chrominance data on raster store format." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_Y_STRT_PS" acronym="SRC_Y_STRT_PS" offset="0x00C0" width="32" description="Horizontal start position of source luminance image data">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPS" width="8" begin="7" end="0" resetval="0" description="This bit defines horizontal start position of source luminance image data" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_Y_SZ" acronym="SRC_Y_SZ" offset="0x00C4" width="32" description="Size of source luminance image data">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VSZ" width="11" begin="26" end="16" resetval="0" description="This bit defines vertical size of source luminance image data." range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HSZ" width="12" begin="11" end="0" resetval="0" description="This bit defines horizontal size of source luminance image data." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_C_STRT_PS" acronym="SRC_C_STRT_PS" offset="0x00C8" width="32" description="Horizontal start position of source Chrominance image data">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPS" width="8" begin="7" end="0" resetval="0" description="This bit defines horizontal start position of source Chrominance image data" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_C_SZ" acronym="SRC_C_SZ" offset="0x00CC" width="32" description="Size of source Chrominance image data">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VSZ" width="11" begin="26" end="16" resetval="0" description="This bit defines vertical size of source Chrominance image data." range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HSZ" width="12" begin="11" end="0" resetval="0" description="This bit defines horizontal size of source Chrominance image data." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_BMP_STRT_PS" acronym="SRC_BMP_STRT_PS" offset="0x00D0" width="32" description="Horizontal start position of BLD source image data">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPS" width="5" begin="4" end="0" resetval="0" description="This bit defines horizontal start position of BLD source image data" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="SRC_BMP_SZ" acronym="SRC_BMP_SZ" offset="0x00D4" width="32" description="Size of BLD source image data">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VSZ" width="11" begin="26" end="16" resetval="0" description="This bit defines vertical size of BLD source image data." range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HSZ" width="12" begin="11" end="0" resetval="0" description="This bit defines horizontal size of BLD source image data." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_Y_STRT_PS" acronym="RES_Y_STRT_PS" offset="0x00E0" width="32" description="Horizontal start position of result luminance image data">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPS" width="8" begin="7" end="0" resetval="0" description="This bit defines horizontal start position of result luminance image data" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_Y_SZ" acronym="RES_Y_SZ" offset="0x00E4" width="32" description="Size of result luminance image data">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VSZ" width="11" begin="26" end="16" resetval="0" description="This bit defines vertical size of result luminance image data." range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HSZ" width="12" begin="11" end="0" resetval="0" description="This bit defines horizontal size of result luminance image data." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_C_STRT_PS" acronym="RES_C_STRT_PS" offset="0x00E8" width="32" description="Horizontal start position of result Chrominance image data">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPS" width="8" begin="7" end="0" resetval="0" description="This bit defines horizontal start position of result Chrominance image data" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_C_SZ" acronym="RES_C_SZ" offset="0x00EC" width="32" description="Size of result Chrominance image data">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VSZ" width="11" begin="26" end="16" resetval="0" description="This bit defines vertical size of result Chrominance image data." range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HSZ" width="12" begin="11" end="0" resetval="0" description="This bit defines horizontal size of result Chrominance image data." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RES_BMP_STRT_PS" acronym="RES_BMP_STRT_PS" offset="0x00F0" width="32" description="Start position of bitmap window to be blended to image data">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VPS" width="11" begin="26" end="16" resetval="0" description="This bit defines vertical start position of bitmap window to be blended to image data" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPS" width="12" begin="11" end="0" resetval="0" description="This bit defines horizontal start position of bitmap window to be blended to image data" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RSZ_MODE" acronym="RSZ_MODE" offset="0x0100" width="32" description="Resize mode register">
<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="V_ALF_EN" width="1" begin="12" end="12" resetval="0" description="Vertical anti-alias filter control bit                                                                                                                        0: vertical anti-alias filter is inactive. 1: vertical anti-alias filter is active." range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="vertical anti-alias filter is inactive." />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="vertical anti-alias filter is active" />
</bitfield>
<bitfield id="_RESV_3" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="H_ALF_MODE" width="1" begin="9" end="9" resetval="0" description="Anti-alias filter mode control bit                                                                                                                        0: automatic calculated value for weight coefficient. 1: manual input for weight coefficient." range="" rwaccess="R/W">
<bitenum id="AUTOMATIC" value="0" token="AUTOMATIC" description="automatic calculated value for weight coefficient" />
<bitenum id="MANUAL" value="1" token="MANUAL" description="manual input for weight coefficient." />
</bitfield>
<bitfield id="H_ALF_EN" width="1" begin="8" end="8" resetval="0" description="Horizontal and vertical anti-alias filter control bit                                                   0: anti-alias filter inactive.                          1: anti-alias filter active" range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="anti-alias filter inactive" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="anti-alias filter active" />
</bitfield>
<bitfield id="_RESV_6" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="V_TYPE" width="1" begin="5" end="5" resetval="0" description="Vertical resize functional type selection bit  0: 4-tap cubic convolution.  1: 4-tap linear interpolation." range="" rwaccess="R/W">
<bitenum id="4T_CUB_CON" value="0" token="4T_CUB_CON" description=" 4-tap cubic convolution." />
<bitenum id="4T_LIN_INT" value="1" token="4T_LIN_INT" description=" 4-tap linear interpolation." />
</bitfield>
<bitfield id="V_EN" width="1" begin="4" end="4" resetval="0" description="Vertical resize functional control bit  0: vertical resize disable  1: vertical resize enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=" vertical resize disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description=" vertical resize enable" />
</bitfield>
<bitfield id="_RESV_9" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="H_TYPE" width="1" begin="1" end="1" resetval="0" description="Horizontal resize functional type selection bit  0: 4-tap cubic convolution.  1: 4-tap linear interpolation." range="" rwaccess="R/W">
<bitenum id="4T_CUB_CON" value="0" token="4T_CUB_CON" description=" 4-tap cubic convolution." />
<bitenum id="4T_LIN_INT" value="1" token="4T_LIN_INT" description=" 4-tap linear interpolation." />
</bitfield>
<bitfield id="H_EN" width="1" begin="0" end="0" resetval="0" description="Horizontal resize functional control bit  0: Horizontal resize disable  1: Horizontal resize enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=" Horizontal resize disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description=" Horizontal resize enable" />
</bitfield>
</register>
     <register id="RSZ_H_MAG" acronym="RSZ_H_MAG" offset="0x0104" width="32" description="Resize magnification ratio for horizontal direction register">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="H" width="12" begin="11" end="0" resetval="0" description="Resize magnification ratio for horizontal direction" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RSZ_V_MAG" acronym="RSZ_V_MAG" offset="0x0108" width="32" description="Resize magnification ratio for vertical direction register">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="V" width="12" begin="11" end="0" resetval="0" description="Resize magnification ratio for vertical direction register" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RSZ_H_PHASE" acronym="RSZ_H_PHASE" offset="0x010C" width="32" description="Horizontal Phase displacement of first resized output pixel position from first pixel in source image">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="H" width="9" begin="8" end="0" resetval="0" description="Horizontal Phase displacement of first resized output pixel position from first pixel in source image" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RSZ_V_PHASE" acronym="RSZ_V_PHASE" offset="0x0110" width="32" description="Vertical Phase displacement of first resized output pixel position from first pixel in source image">
<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="V" width="10" begin="9" end="0" resetval="0" description="Vertical Phase displacement of first resized output pixel position from first pixel in source image" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RSZ_INTNST" acronym="RSZ_INTNST" offset="0x0114" width="32" description="Intensity of horizontal anti-aliasing filter ">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ALF" width="8" begin="7" end="0" resetval="0" description="Intensity of horizontal anti-aliasing filter " range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CCV_MD" acronym="CCV_MD" offset="0x0120" width="32" description="CCV mode register">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="H_TYPE" width="1" begin="3" end="3" resetval="0" description="Horizontal chrominance conversion functional type selection bit                      0 :4-tap cubic convolution.            1:4-tap linear interpolation" range="" rwaccess="R/W">
<bitenum id="4T_CUB_CON" value="0" token="4T_CUB_CON" description=" 4-tap cubic convolution." />
<bitenum id="4T_LIN_INT" value="1" token="4T_LIN_INT" description=" 4-tap linear interpolation." />
</bitfield>
<bitfield id="V_TYPE" width="1" begin="2" end="2" resetval="0" description="Vertical chrominance conversion functional type selection bit                      0 :4-tap cubic convolution.            1:4-tap linear interpolation" range="" rwaccess="R/W">
<bitenum id="4T_CUB_CON" value="0" token="4T_CUB_CON" description=" 4-tap cubic convolution." />
<bitenum id="4T_LIN_INT" value="1" token="4T_LIN_INT" description=" 4-tap linear interpolation." />
</bitfield>
<bitfield id="SRC_CODEC_MD" width="1" begin="1" end="1" resetval="0" description="Mode control for chrominance conversion of source data                0:chrominance conversion on MPEG-2/MPEG-4/H.264/VC-1                   1:chrominance conversion on MPEG-1" range="" rwaccess="R/W">
<bitenum id="MPEG_2_4_H264_VC1" value="0" token="MPEG_2_4_H264_VC1" description="chrominance conversion on MPEG-2/MPEG-4/H.264/VC-1" />
<bitenum id="MPEG_1" value="1" token="MPEG_1" description="chrominance conversion on MPEG-1" />
</bitfield>
<bitfield id="RES_CODEC_MD" width="1" begin="0" end="0" resetval="0" description="Mode control for chrominance conversion of result data               0:chrominance conversion on MPEG-2/MPEG-4/H.264/VC-1                   1:chrominance conversion on MPEG-1" range="" rwaccess="R/W">
<bitenum id="MPEG_2_4_H264_VC1" value="0" token="MPEG_2_4_H264_VC1" description="chrominance conversion on MPEG-2/MPEG-4/H.264/VC-1" />
<bitenum id="MPEG_1" value="1" token="MPEG_1" description="chrominance conversion on MPEG-1" />
</bitfield>
</register>
     <register id="BLD_LUT_00" acronym="BLD_LUT_00" offset="0x0140" width="32" description="256-Step Blender Control LUT register 0">
<bitfield id="FCT" width="8" begin="31" end="24" resetval="0" description="Blend factor for color defined in index value &quot;00(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="Y" width="8" begin="23" end="16" resetval="0" description="Luminance data for color defined in index value &quot;00(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CB" width="8" begin="15" end="8" resetval="0" description="Chrominance (Cb) data for color defined in index value &quot;00(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CR" width="8" begin="7" end="0" resetval="0" description="Chrominance (Cr) data for color defined in index value &quot;00(b)&quot;." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="BLD_LUT_01" acronym="BLD_LUT_01" offset="0x0144" width="32" description="256-Step Blender Control LUT register 1">
<bitfield id="FCT" width="8" begin="31" end="24" resetval="0" description="Blend factor for color defined in index value &quot;01(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="Y" width="8" begin="23" end="16" resetval="0" description="Luminance data for color defined in index value &quot;01(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CB" width="8" begin="15" end="8" resetval="0" description="Chrominance (Cb) data for color defined in index value &quot;01(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CR" width="8" begin="7" end="0" resetval="0" description="Chrominance (Cr) data for color defined in index value &quot;01(b)&quot;." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="BLD_LUT_02" acronym="BLD_LUT_02" offset="0x0148" width="32" description="256-Step Blender Control LUT register 2">
<bitfield id="FCT" width="8" begin="31" end="24" resetval="0" description="Blend factor for color defined in index value &quot;10(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="Y" width="8" begin="23" end="16" resetval="0" description="Luminance data for color defined in index value &quot;10(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CB" width="8" begin="15" end="8" resetval="0" description="Chrominance (Cb) data for color defined in index value &quot;10(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CR" width="8" begin="7" end="0" resetval="0" description="Chrominance (Cr) data for color defined in index value &quot;10(b)&quot;." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="BLD_LUT_03" acronym="BLD_LUT_03" offset="0x014C" width="32" description="256-Step Blender Control LUT register 3">
<bitfield id="FCT" width="8" begin="31" end="24" resetval="0" description="Blend factor for color defined in index value &quot;11(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="Y" width="8" begin="23" end="16" resetval="0" description="Luminance data for color defined in index value &quot;11(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CB" width="8" begin="15" end="8" resetval="0" description="Chrominance (Cb) data for color defined in index value &quot;11(b)&quot;." range="" rwaccess="R/W"></bitfield>
<bitfield id="CR" width="8" begin="7" end="0" resetval="0" description="Chrominance (Cr) data for color defined in index value &quot;11(b)&quot;." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RGMP_CTRL" acronym="RGMP_CTRL" offset="0x0160" width="32" description="Range mapping control register">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="C_EN" width="1" begin="11" end="11" resetval="0" description="Control bit for range mapping on chrominance                                               0: chrominance range mapping disable.                                                    1: chrominance range mapping enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=" chrominance range mapping disable.     " />
<bitenum id="ENABLE" value="1" token="ENABLE" description=" chrominance range mapping enable" />
</bitfield>
<bitfield id="C" width="3" begin="10" end="8" resetval="0" description="Coefficient for multiplier of equation to calculate chrominance pixel value for range mapping" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="Y_EN" width="1" begin="3" end="3" resetval="0" description="Control bit for range mapping on luminance                                              0: luminance range mapping disable.                                                            1: luminance range mapping enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=" luminance range mapping disable.     " />
<bitenum id="ENABLE" value="1" token="ENABLE" description=" luminance range mapping enable" />
</bitfield>
<bitfield id="Y " width="3" begin="2" end="0" resetval="0" description="Coefficient for multiplier of equation to calculate luminance pixel value for range mapping" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="EPD_LUMA_WIDTH" acronym="EPD_LUMA_WIDTH" offset="0x0184" width="32" description="Extension width of edge padding function for luminance field data in SDRAM">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VEXT" width="6" begin="13" end="8" resetval="0" description="Vertical extension width of edge padding function for luminance field data in SDRAM" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HEXT" width="6" begin="5" end="0" resetval="0" description="Horizontal extension width of edge padding function for luminance field data in SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="EPD_CROMA_WIDTH" acronym="EPD_CROMA_WIDTH" offset="0x0188" width="32" description="Extension width of edge padding function for chrominance field data in SDRAM">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VEXT" width="6" begin="13" end="8" resetval="0" description="Vertical extension width of edge padding function for chrominance field data in SDRAM" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HEXT" width="6" begin="5" end="0" resetval="0" description="Horizontal extension width of edge padding function for chrominance field data in SDRAM" range="" rwaccess="R/W"></bitfield>
</register>
</module>
