
SouthBridge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000caec  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0800cc78  0800cc78  0001cc78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d050  0800d050  0001d050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d058  0800d058  0001d058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d05c  0800d05c  0001d05c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000934  20000000  0800d060  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020934  2**0
                  CONTENTS
  8 .bss          00001078  20000938  20000938  00020938  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  200019b0  200019b0  00020938  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020934  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001faea  00000000  00000000  00020964  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003ab4  00000000  00000000  0004044e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001208  00000000  00000000  00043f08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001138  00000000  00000000  00045110  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000946e  00000000  00000000  00046248  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005e62  00000000  00000000  0004f6b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00055518  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005050  00000000  00000000  00055594  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000938 	.word	0x20000938
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800cc5c 	.word	0x0800cc5c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000093c 	.word	0x2000093c
 80001c4:	0800cc5c 	.word	0x0800cc5c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b97a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	468c      	mov	ip, r1
 8000bce:	460d      	mov	r5, r1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	9e08      	ldr	r6, [sp, #32]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d151      	bne.n	8000c7c <__udivmoddi4+0xb4>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	d96d      	bls.n	8000cba <__udivmoddi4+0xf2>
 8000bde:	fab2 fe82 	clz	lr, r2
 8000be2:	f1be 0f00 	cmp.w	lr, #0
 8000be6:	d00b      	beq.n	8000c00 <__udivmoddi4+0x38>
 8000be8:	f1ce 0c20 	rsb	ip, lr, #32
 8000bec:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf0:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bf4:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bf8:	ea4c 0c05 	orr.w	ip, ip, r5
 8000bfc:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c00:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c04:	0c25      	lsrs	r5, r4, #16
 8000c06:	fbbc f8fa 	udiv	r8, ip, sl
 8000c0a:	fa1f f987 	uxth.w	r9, r7
 8000c0e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c12:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c16:	fb08 f309 	mul.w	r3, r8, r9
 8000c1a:	42ab      	cmp	r3, r5
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x6c>
 8000c1e:	19ed      	adds	r5, r5, r7
 8000c20:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c24:	f080 8123 	bcs.w	8000e6e <__udivmoddi4+0x2a6>
 8000c28:	42ab      	cmp	r3, r5
 8000c2a:	f240 8120 	bls.w	8000e6e <__udivmoddi4+0x2a6>
 8000c2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c32:	443d      	add	r5, r7
 8000c34:	1aed      	subs	r5, r5, r3
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c3c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c40:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c44:	fb00 f909 	mul.w	r9, r0, r9
 8000c48:	45a1      	cmp	r9, r4
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x98>
 8000c4c:	19e4      	adds	r4, r4, r7
 8000c4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c52:	f080 810a 	bcs.w	8000e6a <__udivmoddi4+0x2a2>
 8000c56:	45a1      	cmp	r9, r4
 8000c58:	f240 8107 	bls.w	8000e6a <__udivmoddi4+0x2a2>
 8000c5c:	3802      	subs	r0, #2
 8000c5e:	443c      	add	r4, r7
 8000c60:	eba4 0409 	sub.w	r4, r4, r9
 8000c64:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c68:	2100      	movs	r1, #0
 8000c6a:	2e00      	cmp	r6, #0
 8000c6c:	d061      	beq.n	8000d32 <__udivmoddi4+0x16a>
 8000c6e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c72:	2300      	movs	r3, #0
 8000c74:	6034      	str	r4, [r6, #0]
 8000c76:	6073      	str	r3, [r6, #4]
 8000c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0xc8>
 8000c80:	2e00      	cmp	r6, #0
 8000c82:	d054      	beq.n	8000d2e <__udivmoddi4+0x166>
 8000c84:	2100      	movs	r1, #0
 8000c86:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c90:	fab3 f183 	clz	r1, r3
 8000c94:	2900      	cmp	r1, #0
 8000c96:	f040 808e 	bne.w	8000db6 <__udivmoddi4+0x1ee>
 8000c9a:	42ab      	cmp	r3, r5
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xdc>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80fa 	bhi.w	8000e98 <__udivmoddi4+0x2d0>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb65 0503 	sbc.w	r5, r5, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	46ac      	mov	ip, r5
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d03f      	beq.n	8000d32 <__udivmoddi4+0x16a>
 8000cb2:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	b912      	cbnz	r2, 8000cc2 <__udivmoddi4+0xfa>
 8000cbc:	2701      	movs	r7, #1
 8000cbe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cc2:	fab7 fe87 	clz	lr, r7
 8000cc6:	f1be 0f00 	cmp.w	lr, #0
 8000cca:	d134      	bne.n	8000d36 <__udivmoddi4+0x16e>
 8000ccc:	1beb      	subs	r3, r5, r7
 8000cce:	0c3a      	lsrs	r2, r7, #16
 8000cd0:	fa1f fc87 	uxth.w	ip, r7
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cda:	0c25      	lsrs	r5, r4, #16
 8000cdc:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ce4:	fb0c f308 	mul.w	r3, ip, r8
 8000ce8:	42ab      	cmp	r3, r5
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x134>
 8000cec:	19ed      	adds	r5, r5, r7
 8000cee:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x132>
 8000cf4:	42ab      	cmp	r3, r5
 8000cf6:	f200 80d1 	bhi.w	8000e9c <__udivmoddi4+0x2d4>
 8000cfa:	4680      	mov	r8, r0
 8000cfc:	1aed      	subs	r5, r5, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d04:	fb02 5510 	mls	r5, r2, r0, r5
 8000d08:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d0c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d10:	45a4      	cmp	ip, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x15c>
 8000d14:	19e4      	adds	r4, r4, r7
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x15a>
 8000d1c:	45a4      	cmp	ip, r4
 8000d1e:	f200 80b8 	bhi.w	8000e92 <__udivmoddi4+0x2ca>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 040c 	sub.w	r4, r4, ip
 8000d28:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d2c:	e79d      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000d2e:	4631      	mov	r1, r6
 8000d30:	4630      	mov	r0, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	f1ce 0420 	rsb	r4, lr, #32
 8000d3a:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d3e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d42:	fa20 f804 	lsr.w	r8, r0, r4
 8000d46:	0c3a      	lsrs	r2, r7, #16
 8000d48:	fa25 f404 	lsr.w	r4, r5, r4
 8000d4c:	ea48 0803 	orr.w	r8, r8, r3
 8000d50:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d54:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d58:	fb02 4411 	mls	r4, r2, r1, r4
 8000d5c:	fa1f fc87 	uxth.w	ip, r7
 8000d60:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d64:	fb01 f30c 	mul.w	r3, r1, ip
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x1bc>
 8000d70:	19ed      	adds	r5, r5, r7
 8000d72:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d76:	f080 808a 	bcs.w	8000e8e <__udivmoddi4+0x2c6>
 8000d7a:	42ab      	cmp	r3, r5
 8000d7c:	f240 8087 	bls.w	8000e8e <__udivmoddi4+0x2c6>
 8000d80:	3902      	subs	r1, #2
 8000d82:	443d      	add	r5, r7
 8000d84:	1aeb      	subs	r3, r5, r3
 8000d86:	fa1f f588 	uxth.w	r5, r8
 8000d8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d8e:	fb02 3310 	mls	r3, r2, r0, r3
 8000d92:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d96:	fb00 f30c 	mul.w	r3, r0, ip
 8000d9a:	42ab      	cmp	r3, r5
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x1e6>
 8000d9e:	19ed      	adds	r5, r5, r7
 8000da0:	f100 38ff 	add.w	r8, r0, #4294967295
 8000da4:	d26f      	bcs.n	8000e86 <__udivmoddi4+0x2be>
 8000da6:	42ab      	cmp	r3, r5
 8000da8:	d96d      	bls.n	8000e86 <__udivmoddi4+0x2be>
 8000daa:	3802      	subs	r0, #2
 8000dac:	443d      	add	r5, r7
 8000dae:	1aeb      	subs	r3, r5, r3
 8000db0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db4:	e78f      	b.n	8000cd6 <__udivmoddi4+0x10e>
 8000db6:	f1c1 0720 	rsb	r7, r1, #32
 8000dba:	fa22 f807 	lsr.w	r8, r2, r7
 8000dbe:	408b      	lsls	r3, r1
 8000dc0:	fa05 f401 	lsl.w	r4, r5, r1
 8000dc4:	ea48 0303 	orr.w	r3, r8, r3
 8000dc8:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dcc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd0:	40fd      	lsrs	r5, r7
 8000dd2:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dd6:	fbb5 f9fc 	udiv	r9, r5, ip
 8000dda:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000dde:	fb0c 5519 	mls	r5, ip, r9, r5
 8000de2:	fa1f f883 	uxth.w	r8, r3
 8000de6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000dea:	fb09 f408 	mul.w	r4, r9, r8
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	fa02 f201 	lsl.w	r2, r2, r1
 8000df4:	fa00 fa01 	lsl.w	sl, r0, r1
 8000df8:	d908      	bls.n	8000e0c <__udivmoddi4+0x244>
 8000dfa:	18ed      	adds	r5, r5, r3
 8000dfc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e00:	d243      	bcs.n	8000e8a <__udivmoddi4+0x2c2>
 8000e02:	42ac      	cmp	r4, r5
 8000e04:	d941      	bls.n	8000e8a <__udivmoddi4+0x2c2>
 8000e06:	f1a9 0902 	sub.w	r9, r9, #2
 8000e0a:	441d      	add	r5, r3
 8000e0c:	1b2d      	subs	r5, r5, r4
 8000e0e:	fa1f fe8e 	uxth.w	lr, lr
 8000e12:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e16:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e1a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e1e:	fb00 f808 	mul.w	r8, r0, r8
 8000e22:	45a0      	cmp	r8, r4
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x26e>
 8000e26:	18e4      	adds	r4, r4, r3
 8000e28:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e2c:	d229      	bcs.n	8000e82 <__udivmoddi4+0x2ba>
 8000e2e:	45a0      	cmp	r8, r4
 8000e30:	d927      	bls.n	8000e82 <__udivmoddi4+0x2ba>
 8000e32:	3802      	subs	r0, #2
 8000e34:	441c      	add	r4, r3
 8000e36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e3a:	eba4 0408 	sub.w	r4, r4, r8
 8000e3e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e42:	454c      	cmp	r4, r9
 8000e44:	46c6      	mov	lr, r8
 8000e46:	464d      	mov	r5, r9
 8000e48:	d315      	bcc.n	8000e76 <__udivmoddi4+0x2ae>
 8000e4a:	d012      	beq.n	8000e72 <__udivmoddi4+0x2aa>
 8000e4c:	b156      	cbz	r6, 8000e64 <__udivmoddi4+0x29c>
 8000e4e:	ebba 030e 	subs.w	r3, sl, lr
 8000e52:	eb64 0405 	sbc.w	r4, r4, r5
 8000e56:	fa04 f707 	lsl.w	r7, r4, r7
 8000e5a:	40cb      	lsrs	r3, r1
 8000e5c:	431f      	orrs	r7, r3
 8000e5e:	40cc      	lsrs	r4, r1
 8000e60:	6037      	str	r7, [r6, #0]
 8000e62:	6074      	str	r4, [r6, #4]
 8000e64:	2100      	movs	r1, #0
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	e6f8      	b.n	8000c60 <__udivmoddi4+0x98>
 8000e6e:	4690      	mov	r8, r2
 8000e70:	e6e0      	b.n	8000c34 <__udivmoddi4+0x6c>
 8000e72:	45c2      	cmp	sl, r8
 8000e74:	d2ea      	bcs.n	8000e4c <__udivmoddi4+0x284>
 8000e76:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e7a:	eb69 0503 	sbc.w	r5, r9, r3
 8000e7e:	3801      	subs	r0, #1
 8000e80:	e7e4      	b.n	8000e4c <__udivmoddi4+0x284>
 8000e82:	4628      	mov	r0, r5
 8000e84:	e7d7      	b.n	8000e36 <__udivmoddi4+0x26e>
 8000e86:	4640      	mov	r0, r8
 8000e88:	e791      	b.n	8000dae <__udivmoddi4+0x1e6>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e7be      	b.n	8000e0c <__udivmoddi4+0x244>
 8000e8e:	4601      	mov	r1, r0
 8000e90:	e778      	b.n	8000d84 <__udivmoddi4+0x1bc>
 8000e92:	3802      	subs	r0, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	e745      	b.n	8000d24 <__udivmoddi4+0x15c>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e708      	b.n	8000cae <__udivmoddi4+0xe6>
 8000e9c:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea0:	443d      	add	r5, r7
 8000ea2:	e72b      	b.n	8000cfc <__udivmoddi4+0x134>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eac:	4a0e      	ldr	r2, [pc, #56]	; (8000ee8 <HAL_Init+0x40>)
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <HAL_Init+0x40>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eb8:	4a0b      	ldr	r2, [pc, #44]	; (8000ee8 <HAL_Init+0x40>)
 8000eba:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <HAL_Init+0x40>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ec2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ec4:	4a08      	ldr	r2, [pc, #32]	; (8000ee8 <HAL_Init+0x40>)
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <HAL_Init+0x40>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed0:	2003      	movs	r0, #3
 8000ed2:	f000 fd11 	bl	80018f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f000 f808 	bl	8000eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000edc:	f009 fcd6 	bl	800a88c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023c00 	.word	0x40023c00

08000eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef4:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_InitTick+0x54>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <HAL_InitTick+0x58>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	4619      	mov	r1, r3
 8000efe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 fd29 	bl	8001962 <HAL_SYSTICK_Config>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e00e      	b.n	8000f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2b0f      	cmp	r3, #15
 8000f1e:	d80a      	bhi.n	8000f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f20:	2200      	movs	r2, #0
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	f04f 30ff 	mov.w	r0, #4294967295
 8000f28:	f000 fcf1 	bl	800190e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f2c:	4a06      	ldr	r2, [pc, #24]	; (8000f48 <HAL_InitTick+0x5c>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f32:	2300      	movs	r3, #0
 8000f34:	e000      	b.n	8000f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	200008c8 	.word	0x200008c8
 8000f44:	20000004 	.word	0x20000004
 8000f48:	20000000 	.word	0x20000000

08000f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f50:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <HAL_IncTick+0x20>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	461a      	mov	r2, r3
 8000f56:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <HAL_IncTick+0x24>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	4a04      	ldr	r2, [pc, #16]	; (8000f70 <HAL_IncTick+0x24>)
 8000f5e:	6013      	str	r3, [r2, #0]
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	20000004 	.word	0x20000004
 8000f70:	20000a1c 	.word	0x20000a1c

08000f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  return uwTick;
 8000f78:	4b03      	ldr	r3, [pc, #12]	; (8000f88 <HAL_GetTick+0x14>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000a1c 	.word	0x20000a1c

08000f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f94:	f7ff ffee 	bl	8000f74 <HAL_GetTick>
 8000f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fa4:	d005      	beq.n	8000fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <HAL_Delay+0x40>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	461a      	mov	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	4413      	add	r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fb2:	bf00      	nop
 8000fb4:	f7ff ffde 	bl	8000f74 <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	1ad2      	subs	r2, r2, r3
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d3f7      	bcc.n	8000fb4 <HAL_Delay+0x28>
  {
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20000004 	.word	0x20000004

08000fd0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d101      	bne.n	8000fe6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e033      	b.n	800104e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d109      	bne.n	8001002 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f009 fc77 	bl	800a8f0 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001006:	f003 0310 	and.w	r3, r3, #16
 800100a:	2b00      	cmp	r3, #0
 800100c:	d118      	bne.n	8001040 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001012:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001016:	f023 0302 	bic.w	r3, r3, #2
 800101a:	f043 0202 	orr.w	r2, r3, #2
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f000 fa2c 	bl	8001480 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	f023 0303 	bic.w	r3, r3, #3
 8001036:	f043 0201 	orr.w	r2, r3, #1
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	641a      	str	r2, [r3, #64]	; 0x40
 800103e:	e001      	b.n	8001044 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800104c:	7bfb      	ldrb	r3, [r7, #15]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001064:	2300      	movs	r3, #0
 8001066:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800106e:	2b01      	cmp	r3, #1
 8001070:	d101      	bne.n	8001076 <HAL_ADC_Start_DMA+0x1e>
 8001072:	2302      	movs	r3, #2
 8001074:	e0b0      	b.n	80011d8 <HAL_ADC_Start_DMA+0x180>
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	2201      	movs	r2, #1
 800107a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	2b01      	cmp	r3, #1
 800108a:	d018      	beq.n	80010be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	68fa      	ldr	r2, [r7, #12]
 8001092:	6812      	ldr	r2, [r2, #0]
 8001094:	6892      	ldr	r2, [r2, #8]
 8001096:	f042 0201 	orr.w	r2, r2, #1
 800109a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800109c:	4b50      	ldr	r3, [pc, #320]	; (80011e0 <HAL_ADC_Start_DMA+0x188>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a50      	ldr	r2, [pc, #320]	; (80011e4 <HAL_ADC_Start_DMA+0x18c>)
 80010a2:	fba2 2303 	umull	r2, r3, r2, r3
 80010a6:	0c9a      	lsrs	r2, r3, #18
 80010a8:	4613      	mov	r3, r2
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	4413      	add	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80010b0:	e002      	b.n	80010b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1f9      	bne.n	80010b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	f000 8084 	beq.w	80011d6 <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010d6:	f023 0301 	bic.w	r3, r3, #1
 80010da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d007      	beq.n	8001100 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001108:	2b00      	cmp	r3, #0
 800110a:	d006      	beq.n	800111a <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001110:	f023 0206 	bic.w	r2, r3, #6
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	645a      	str	r2, [r3, #68]	; 0x44
 8001118:	e002      	b.n	8001120 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2200      	movs	r2, #0
 800111e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2200      	movs	r2, #0
 8001124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001128:	4b2f      	ldr	r3, [pc, #188]	; (80011e8 <HAL_ADC_Start_DMA+0x190>)
 800112a:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001130:	4a2e      	ldr	r2, [pc, #184]	; (80011ec <HAL_ADC_Start_DMA+0x194>)
 8001132:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001138:	4a2d      	ldr	r2, [pc, #180]	; (80011f0 <HAL_ADC_Start_DMA+0x198>)
 800113a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001140:	4a2c      	ldr	r2, [pc, #176]	; (80011f4 <HAL_ADC_Start_DMA+0x19c>)
 8001142:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800114c:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	6812      	ldr	r2, [r2, #0]
 8001156:	6852      	ldr	r2, [r2, #4]
 8001158:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800115c:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	6812      	ldr	r2, [r2, #0]
 8001166:	6892      	ldr	r2, [r2, #8]
 8001168:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800116c:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	334c      	adds	r3, #76	; 0x4c
 8001178:	4619      	mov	r1, r3
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f000 fccd 	bl	8001b1c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 031f 	and.w	r3, r3, #31
 800118a:	2b00      	cmp	r3, #0
 800118c:	d10f      	bne.n	80011ae <HAL_ADC_Start_DMA+0x156>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d11c      	bne.n	80011d6 <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	6812      	ldr	r2, [r2, #0]
 80011a4:	6892      	ldr	r2, [r2, #8]
 80011a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	e013      	b.n	80011d6 <HAL_ADC_Start_DMA+0x17e>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a11      	ldr	r2, [pc, #68]	; (80011f8 <HAL_ADC_Start_DMA+0x1a0>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d10e      	bne.n	80011d6 <HAL_ADC_Start_DMA+0x17e>
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d107      	bne.n	80011d6 <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	6812      	ldr	r2, [r2, #0]
 80011ce:	6892      	ldr	r2, [r2, #8]
 80011d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011d4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200008c8 	.word	0x200008c8
 80011e4:	431bde83 	.word	0x431bde83
 80011e8:	40012300 	.word	0x40012300
 80011ec:	08001675 	.word	0x08001675
 80011f0:	0800171b 	.word	0x0800171b
 80011f4:	08001737 	.word	0x08001737
 80011f8:	40012000 	.word	0x40012000

080011fc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001238:	b490      	push	{r4, r7}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001242:	2300      	movs	r3, #0
 8001244:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800124c:	2b01      	cmp	r3, #1
 800124e:	d101      	bne.n	8001254 <HAL_ADC_ConfigChannel+0x1c>
 8001250:	2302      	movs	r3, #2
 8001252:	e107      	b.n	8001464 <HAL_ADC_ConfigChannel+0x22c>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2201      	movs	r2, #1
 8001258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b09      	cmp	r3, #9
 8001262:	d926      	bls.n	80012b2 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	68d9      	ldr	r1, [r3, #12]
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	b29b      	uxth	r3, r3
 8001274:	4618      	mov	r0, r3
 8001276:	4603      	mov	r3, r0
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4403      	add	r3, r0
 800127c:	3b1e      	subs	r3, #30
 800127e:	2007      	movs	r0, #7
 8001280:	fa00 f303 	lsl.w	r3, r0, r3
 8001284:	43db      	mvns	r3, r3
 8001286:	400b      	ands	r3, r1
 8001288:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	68d9      	ldr	r1, [r3, #12]
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	6898      	ldr	r0, [r3, #8]
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	b29b      	uxth	r3, r3
 800129e:	461c      	mov	r4, r3
 80012a0:	4623      	mov	r3, r4
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	4423      	add	r3, r4
 80012a6:	3b1e      	subs	r3, #30
 80012a8:	fa00 f303 	lsl.w	r3, r0, r3
 80012ac:	430b      	orrs	r3, r1
 80012ae:	60d3      	str	r3, [r2, #12]
 80012b0:	e023      	b.n	80012fa <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	6919      	ldr	r1, [r3, #16]
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	4603      	mov	r3, r0
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4403      	add	r3, r0
 80012ca:	2007      	movs	r0, #7
 80012cc:	fa00 f303 	lsl.w	r3, r0, r3
 80012d0:	43db      	mvns	r3, r3
 80012d2:	400b      	ands	r3, r1
 80012d4:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	6919      	ldr	r1, [r3, #16]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	6898      	ldr	r0, [r3, #8]
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	461c      	mov	r4, r3
 80012ec:	4623      	mov	r3, r4
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	4423      	add	r3, r4
 80012f2:	fa00 f303 	lsl.w	r3, r0, r3
 80012f6:	430b      	orrs	r3, r1
 80012f8:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d824      	bhi.n	800134c <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6819      	ldr	r1, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685a      	ldr	r2, [r3, #4]
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	3b05      	subs	r3, #5
 8001318:	221f      	movs	r2, #31
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	4003      	ands	r3, r0
 8001322:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6819      	ldr	r1, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	b29b      	uxth	r3, r3
 8001334:	461c      	mov	r4, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685a      	ldr	r2, [r3, #4]
 800133a:	4613      	mov	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	3b05      	subs	r3, #5
 8001342:	fa04 f303 	lsl.w	r3, r4, r3
 8001346:	4303      	orrs	r3, r0
 8001348:	634b      	str	r3, [r1, #52]	; 0x34
 800134a:	e04c      	b.n	80013e6 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b0c      	cmp	r3, #12
 8001352:	d824      	bhi.n	800139e <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6819      	ldr	r1, [r3, #0]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	4613      	mov	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	3b23      	subs	r3, #35	; 0x23
 800136a:	221f      	movs	r2, #31
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	43db      	mvns	r3, r3
 8001372:	4003      	ands	r3, r0
 8001374:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6819      	ldr	r1, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	b29b      	uxth	r3, r3
 8001386:	461c      	mov	r4, r3
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	3b23      	subs	r3, #35	; 0x23
 8001394:	fa04 f303 	lsl.w	r3, r4, r3
 8001398:	4303      	orrs	r3, r0
 800139a:	630b      	str	r3, [r1, #48]	; 0x30
 800139c:	e023      	b.n	80013e6 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6819      	ldr	r1, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	4613      	mov	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	3b41      	subs	r3, #65	; 0x41
 80013b4:	221f      	movs	r2, #31
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	43db      	mvns	r3, r3
 80013bc:	4003      	ands	r3, r0
 80013be:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6819      	ldr	r1, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	461c      	mov	r4, r3
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685a      	ldr	r2, [r3, #4]
 80013d6:	4613      	mov	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4413      	add	r3, r2
 80013dc:	3b41      	subs	r3, #65	; 0x41
 80013de:	fa04 f303 	lsl.w	r3, r4, r3
 80013e2:	4303      	orrs	r3, r0
 80013e4:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013e6:	4b22      	ldr	r3, [pc, #136]	; (8001470 <HAL_ADC_ConfigChannel+0x238>)
 80013e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a21      	ldr	r2, [pc, #132]	; (8001474 <HAL_ADC_ConfigChannel+0x23c>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d109      	bne.n	8001408 <HAL_ADC_ConfigChannel+0x1d0>
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b12      	cmp	r3, #18
 80013fa:	d105      	bne.n	8001408 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a19      	ldr	r2, [pc, #100]	; (8001474 <HAL_ADC_ConfigChannel+0x23c>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d123      	bne.n	800145a <HAL_ADC_ConfigChannel+0x222>
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b10      	cmp	r3, #16
 8001418:	d003      	beq.n	8001422 <HAL_ADC_ConfigChannel+0x1ea>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2b11      	cmp	r3, #17
 8001420:	d11b      	bne.n	800145a <HAL_ADC_ConfigChannel+0x222>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b10      	cmp	r3, #16
 8001434:	d111      	bne.n	800145a <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001436:	4b10      	ldr	r3, [pc, #64]	; (8001478 <HAL_ADC_ConfigChannel+0x240>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a10      	ldr	r2, [pc, #64]	; (800147c <HAL_ADC_ConfigChannel+0x244>)
 800143c:	fba2 2303 	umull	r2, r3, r2, r3
 8001440:	0c9a      	lsrs	r2, r3, #18
 8001442:	4613      	mov	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800144c:	e002      	b.n	8001454 <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	3b01      	subs	r3, #1
 8001452:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1f9      	bne.n	800144e <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bc90      	pop	{r4, r7}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	40012300 	.word	0x40012300
 8001474:	40012000 	.word	0x40012000
 8001478:	200008c8 	.word	0x200008c8
 800147c:	431bde83 	.word	0x431bde83

08001480 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001488:	4b78      	ldr	r3, [pc, #480]	; (800166c <ADC_Init+0x1ec>)
 800148a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	431a      	orrs	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	6812      	ldr	r2, [r2, #0]
 80014ae:	6852      	ldr	r2, [r2, #4]
 80014b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	6812      	ldr	r2, [r2, #0]
 80014be:	6851      	ldr	r1, [r2, #4]
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6912      	ldr	r2, [r2, #16]
 80014c4:	0212      	lsls	r2, r2, #8
 80014c6:	430a      	orrs	r2, r1
 80014c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	6852      	ldr	r2, [r2, #4]
 80014d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	6851      	ldr	r1, [r2, #4]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	6892      	ldr	r2, [r2, #8]
 80014e8:	430a      	orrs	r2, r1
 80014ea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	6812      	ldr	r2, [r2, #0]
 80014f4:	6892      	ldr	r2, [r2, #8]
 80014f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	6812      	ldr	r2, [r2, #0]
 8001504:	6891      	ldr	r1, [r2, #8]
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	68d2      	ldr	r2, [r2, #12]
 800150a:	430a      	orrs	r2, r1
 800150c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	4a57      	ldr	r2, [pc, #348]	; (8001670 <ADC_Init+0x1f0>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d022      	beq.n	800155e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	6812      	ldr	r2, [r2, #0]
 8001520:	6892      	ldr	r2, [r2, #8]
 8001522:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001526:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6812      	ldr	r2, [r2, #0]
 8001530:	6891      	ldr	r1, [r2, #8]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001536:	430a      	orrs	r2, r1
 8001538:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	6812      	ldr	r2, [r2, #0]
 8001542:	6892      	ldr	r2, [r2, #8]
 8001544:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001548:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	6812      	ldr	r2, [r2, #0]
 8001552:	6891      	ldr	r1, [r2, #8]
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001558:	430a      	orrs	r2, r1
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	e00f      	b.n	800157e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6812      	ldr	r2, [r2, #0]
 8001566:	6892      	ldr	r2, [r2, #8]
 8001568:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800156c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	6892      	ldr	r2, [r2, #8]
 8001578:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800157c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	6892      	ldr	r2, [r2, #8]
 8001588:	f022 0202 	bic.w	r2, r2, #2
 800158c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	6812      	ldr	r2, [r2, #0]
 8001596:	6891      	ldr	r1, [r2, #8]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6992      	ldr	r2, [r2, #24]
 800159c:	0052      	lsls	r2, r2, #1
 800159e:	430a      	orrs	r2, r1
 80015a0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d01b      	beq.n	80015e2 <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	6812      	ldr	r2, [r2, #0]
 80015b2:	6852      	ldr	r2, [r2, #4]
 80015b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015b8:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	6812      	ldr	r2, [r2, #0]
 80015c2:	6852      	ldr	r2, [r2, #4]
 80015c4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015c8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	6812      	ldr	r2, [r2, #0]
 80015d2:	6851      	ldr	r1, [r2, #4]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015d8:	3a01      	subs	r2, #1
 80015da:	0352      	lsls	r2, r2, #13
 80015dc:	430a      	orrs	r2, r1
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	e007      	b.n	80015f2 <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	6852      	ldr	r2, [r2, #4]
 80015ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015f0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	6812      	ldr	r2, [r2, #0]
 80015fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80015fc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001600:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	6812      	ldr	r2, [r2, #0]
 800160a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	69d2      	ldr	r2, [r2, #28]
 8001610:	3a01      	subs	r2, #1
 8001612:	0512      	lsls	r2, r2, #20
 8001614:	430a      	orrs	r2, r1
 8001616:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	6892      	ldr	r2, [r2, #8]
 8001622:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001626:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	6891      	ldr	r1, [r2, #8]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001636:	0252      	lsls	r2, r2, #9
 8001638:	430a      	orrs	r2, r1
 800163a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	6812      	ldr	r2, [r2, #0]
 8001644:	6892      	ldr	r2, [r2, #8]
 8001646:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800164a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	6812      	ldr	r2, [r2, #0]
 8001654:	6891      	ldr	r1, [r2, #8]
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6952      	ldr	r2, [r2, #20]
 800165a:	0292      	lsls	r2, r2, #10
 800165c:	430a      	orrs	r2, r1
 800165e:	609a      	str	r2, [r3, #8]
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	40012300 	.word	0x40012300
 8001670:	0f000001 	.word	0x0f000001

08001674 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001680:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800168a:	2b00      	cmp	r3, #0
 800168c:	d13c      	bne.n	8001708 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d12b      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d127      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d006      	beq.n	80016cc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d119      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	6852      	ldr	r2, [r2, #4]
 80016d6:	f022 0220 	bic.w	r2, r2, #32
 80016da:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d105      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f8:	f043 0201 	orr.w	r2, r3, #1
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f7ff fd7b 	bl	80011fc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001706:	e004      	b.n	8001712 <ADC_DMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800170c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	4798      	blx	r3
}
 8001712:	bf00      	nop
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b084      	sub	sp, #16
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001726:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f7ff fd71 	bl	8001210 <HAL_ADC_ConvHalfCpltCallback>
}
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b084      	sub	sp, #16
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001742:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2240      	movs	r2, #64	; 0x40
 8001748:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174e:	f043 0204 	orr.w	r2, r3, #4
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f7ff fd64 	bl	8001224 <HAL_ADC_ErrorCallback>
}
 800175c:	bf00      	nop
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001774:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <NVIC_SetPriorityGrouping+0x44>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001780:	4013      	ands	r3, r2
 8001782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800178c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001796:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <NVIC_SetPriorityGrouping+0x44>)
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	60d3      	str	r3, [r2, #12]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b0:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <NVIC_GetPriorityGrouping+0x18>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	f003 0307 	and.w	r3, r3, #7
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017d2:	4909      	ldr	r1, [pc, #36]	; (80017f8 <NVIC_EnableIRQ+0x30>)
 80017d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d8:	095b      	lsrs	r3, r3, #5
 80017da:	79fa      	ldrb	r2, [r7, #7]
 80017dc:	f002 021f 	and.w	r2, r2, #31
 80017e0:	2001      	movs	r0, #1
 80017e2:	fa00 f202 	lsl.w	r2, r0, r2
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000e100 	.word	0xe000e100

080017fc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	da0b      	bge.n	8001828 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	490d      	ldr	r1, [pc, #52]	; (8001848 <NVIC_SetPriority+0x4c>)
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	f003 030f 	and.w	r3, r3, #15
 8001818:	3b04      	subs	r3, #4
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	0112      	lsls	r2, r2, #4
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	440b      	add	r3, r1
 8001824:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001826:	e009      	b.n	800183c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001828:	4908      	ldr	r1, [pc, #32]	; (800184c <NVIC_SetPriority+0x50>)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	683a      	ldr	r2, [r7, #0]
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	0112      	lsls	r2, r2, #4
 8001834:	b2d2      	uxtb	r2, r2
 8001836:	440b      	add	r3, r1
 8001838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000ed00 	.word	0xe000ed00
 800184c:	e000e100 	.word	0xe000e100

08001850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf28      	it	cs
 800186e:	2304      	movcs	r3, #4
 8001870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3304      	adds	r3, #4
 8001876:	2b06      	cmp	r3, #6
 8001878:	d902      	bls.n	8001880 <NVIC_EncodePriority+0x30>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b03      	subs	r3, #3
 800187e:	e000      	b.n	8001882 <NVIC_EncodePriority+0x32>
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	2201      	movs	r2, #1
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	1e5a      	subs	r2, r3, #1
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	401a      	ands	r2, r3
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001896:	2101      	movs	r1, #1
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	fa01 f303 	lsl.w	r3, r1, r3
 800189e:	1e59      	subs	r1, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a4:	4313      	orrs	r3, r2
         );
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3724      	adds	r7, #36	; 0x24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3b01      	subs	r3, #1
 80018c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018c4:	d301      	bcc.n	80018ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00f      	b.n	80018ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ca:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <SysTick_Config+0x40>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d2:	210f      	movs	r1, #15
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f7ff ff90 	bl	80017fc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <SysTick_Config+0x40>)
 80018de:	2200      	movs	r2, #0
 80018e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e2:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <SysTick_Config+0x40>)
 80018e4:	2207      	movs	r2, #7
 80018e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	e000e010 	.word	0xe000e010

080018f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ff2f 	bl	8001764 <NVIC_SetPriorityGrouping>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	4603      	mov	r3, r0
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
 800191a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001920:	f7ff ff44 	bl	80017ac <NVIC_GetPriorityGrouping>
 8001924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	6978      	ldr	r0, [r7, #20]
 800192c:	f7ff ff90 	bl	8001850 <NVIC_EncodePriority>
 8001930:	4602      	mov	r2, r0
 8001932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff5f 	bl	80017fc <NVIC_SetPriority>
}
 800193e:	bf00      	nop
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff37 	bl	80017c8 <NVIC_EnableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff ffa2 	bl	80018b4 <SysTick_Config>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b04      	cmp	r3, #4
 8001988:	d106      	bne.n	8001998 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800198c:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f043 0304 	orr.w	r3, r3, #4
 8001994:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001996:	e005      	b.n	80019a4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001998:	4a05      	ldr	r2, [pc, #20]	; (80019b0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800199a:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f023 0304 	bic.w	r3, r3, #4
 80019a2:	6013      	str	r3, [r2, #0]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	e000e010 	.word	0xe000e010

080019b4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80019b8:	f005 f8c3 	bl	8006b42 <HAL_SYSTICK_Callback>
}
 80019bc:	bf00      	nop
 80019be:	bd80      	pop	{r7, pc}

080019c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019cc:	f7ff fad2 	bl	8000f74 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d101      	bne.n	80019dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e099      	b.n	8001b10 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2202      	movs	r2, #2
 80019e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6812      	ldr	r2, [r2, #0]
 80019f4:	6812      	ldr	r2, [r2, #0]
 80019f6:	f022 0201 	bic.w	r2, r2, #1
 80019fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019fc:	e00f      	b.n	8001a1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019fe:	f7ff fab9 	bl	8000f74 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b05      	cmp	r3, #5
 8001a0a:	d908      	bls.n	8001a1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2220      	movs	r2, #32
 8001a10:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2203      	movs	r2, #3
 8001a16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e078      	b.n	8001b10 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1e8      	bne.n	80019fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	4b38      	ldr	r3, [pc, #224]	; (8001b18 <HAL_DMA_Init+0x158>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685a      	ldr	r2, [r3, #4]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	691b      	ldr	r3, [r3, #16]
 8001a50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d107      	bne.n	8001a88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a80:	4313      	orrs	r3, r2
 8001a82:	697a      	ldr	r2, [r7, #20]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	f023 0307 	bic.w	r3, r3, #7
 8001a9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	d117      	bne.n	8001ae2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d00e      	beq.n	8001ae2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 fa99 	bl	8001ffc <DMA_CheckFifoParam>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d008      	beq.n	8001ae2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2240      	movs	r2, #64	; 0x40
 8001ad4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e016      	b.n	8001b10 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 fa50 	bl	8001f90 <DMA_CalcBaseAndBitshift>
 8001af0:	4603      	mov	r3, r0
 8001af2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af8:	223f      	movs	r2, #63	; 0x3f
 8001afa:	409a      	lsls	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	f010803f 	.word	0xf010803f

08001b1c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
 8001b28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b32:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d101      	bne.n	8001b42 <HAL_DMA_Start_IT+0x26>
 8001b3e:	2302      	movs	r3, #2
 8001b40:	e048      	b.n	8001bd4 <HAL_DMA_Start_IT+0xb8>
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2201      	movs	r2, #1
 8001b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d137      	bne.n	8001bc6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2202      	movs	r2, #2
 8001b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2200      	movs	r2, #0
 8001b62:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	68b9      	ldr	r1, [r7, #8]
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 f9e2 	bl	8001f34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b74:	223f      	movs	r2, #63	; 0x3f
 8001b76:	409a      	lsls	r2, r3
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	6812      	ldr	r2, [r2, #0]
 8001b84:	6812      	ldr	r2, [r2, #0]
 8001b86:	f042 0216 	orr.w	r2, r2, #22
 8001b8a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	6812      	ldr	r2, [r2, #0]
 8001b94:	6952      	ldr	r2, [r2, #20]
 8001b96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b9a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d007      	beq.n	8001bb4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	6812      	ldr	r2, [r2, #0]
 8001bac:	6812      	ldr	r2, [r2, #0]
 8001bae:	f042 0208 	orr.w	r2, r2, #8
 8001bb2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	6812      	ldr	r2, [r2, #0]
 8001bbe:	f042 0201 	orr.w	r2, r2, #1
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	e005      	b.n	8001bd2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d004      	beq.n	8001bfa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2280      	movs	r2, #128	; 0x80
 8001bf4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e00c      	b.n	8001c14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2205      	movs	r2, #5
 8001bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6812      	ldr	r2, [r2, #0]
 8001c0a:	6812      	ldr	r2, [r2, #0]
 8001c0c:	f022 0201 	bic.w	r2, r2, #1
 8001c10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c2c:	4b92      	ldr	r3, [pc, #584]	; (8001e78 <HAL_DMA_IRQHandler+0x258>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a92      	ldr	r2, [pc, #584]	; (8001e7c <HAL_DMA_IRQHandler+0x25c>)
 8001c32:	fba2 2303 	umull	r2, r3, r2, r3
 8001c36:	0a9b      	lsrs	r3, r3, #10
 8001c38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c4a:	2208      	movs	r2, #8
 8001c4c:	409a      	lsls	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d01a      	beq.n	8001c8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d013      	beq.n	8001c8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	6812      	ldr	r2, [r2, #0]
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	f022 0204 	bic.w	r2, r2, #4
 8001c72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c78:	2208      	movs	r2, #8
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c84:	f043 0201 	orr.w	r2, r3, #1
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c90:	2201      	movs	r2, #1
 8001c92:	409a      	lsls	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4013      	ands	r3, r2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d012      	beq.n	8001cc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d00b      	beq.n	8001cc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cae:	2201      	movs	r2, #1
 8001cb0:	409a      	lsls	r2, r3
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cba:	f043 0202 	orr.w	r2, r3, #2
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc6:	2204      	movs	r2, #4
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d012      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d00b      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	409a      	lsls	r2, r3
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cf0:	f043 0204 	orr.w	r2, r3, #4
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cfc:	2210      	movs	r2, #16
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d043      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d03c      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1a:	2210      	movs	r2, #16
 8001d1c:	409a      	lsls	r2, r3
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d018      	beq.n	8001d62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d108      	bne.n	8001d50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d024      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	4798      	blx	r3
 8001d4e:	e01f      	b.n	8001d90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d01b      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	4798      	blx	r3
 8001d60:	e016      	b.n	8001d90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d107      	bne.n	8001d80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	6812      	ldr	r2, [r2, #0]
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	f022 0208 	bic.w	r2, r2, #8
 8001d7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d003      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d94:	2220      	movs	r2, #32
 8001d96:	409a      	lsls	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 808e 	beq.w	8001ebe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0310 	and.w	r3, r3, #16
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 8086 	beq.w	8001ebe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db6:	2220      	movs	r2, #32
 8001db8:	409a      	lsls	r2, r3
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b05      	cmp	r3, #5
 8001dc8:	d136      	bne.n	8001e38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6812      	ldr	r2, [r2, #0]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	f022 0216 	bic.w	r2, r2, #22
 8001dd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	6952      	ldr	r2, [r2, #20]
 8001de4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001de8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d103      	bne.n	8001dfa <HAL_DMA_IRQHandler+0x1da>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d007      	beq.n	8001e0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	6812      	ldr	r2, [r2, #0]
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	f022 0208 	bic.w	r2, r2, #8
 8001e08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0e:	223f      	movs	r2, #63	; 0x3f
 8001e10:	409a      	lsls	r2, r3
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d07d      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	4798      	blx	r3
        }
        return;
 8001e36:	e078      	b.n	8001f2a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d01c      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d108      	bne.n	8001e66 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d030      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	4798      	blx	r3
 8001e64:	e02b      	b.n	8001ebe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d027      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	4798      	blx	r3
 8001e76:	e022      	b.n	8001ebe <HAL_DMA_IRQHandler+0x29e>
 8001e78:	200008c8 	.word	0x200008c8
 8001e7c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10f      	bne.n	8001eae <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	6812      	ldr	r2, [r2, #0]
 8001e98:	f022 0210 	bic.w	r2, r2, #16
 8001e9c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d032      	beq.n	8001f2c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d022      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2205      	movs	r2, #5
 8001ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6812      	ldr	r2, [r2, #0]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	f022 0201 	bic.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	3301      	adds	r3, #1
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d807      	bhi.n	8001f06 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f2      	bne.n	8001eea <HAL_DMA_IRQHandler+0x2ca>
 8001f04:	e000      	b.n	8001f08 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001f06:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	4798      	blx	r3
 8001f28:	e000      	b.n	8001f2c <HAL_DMA_IRQHandler+0x30c>
        return;
 8001f2a:	bf00      	nop
    }
  }
}
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop

08001f34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	6812      	ldr	r2, [r2, #0]
 8001f4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b40      	cmp	r3, #64	; 0x40
 8001f60:	d108      	bne.n	8001f74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68ba      	ldr	r2, [r7, #8]
 8001f70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f72:	e007      	b.n	8001f84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68ba      	ldr	r2, [r7, #8]
 8001f7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	60da      	str	r2, [r3, #12]
}
 8001f84:	bf00      	nop
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	3b10      	subs	r3, #16
 8001fa0:	4a14      	ldr	r2, [pc, #80]	; (8001ff4 <DMA_CalcBaseAndBitshift+0x64>)
 8001fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001faa:	4a13      	ldr	r2, [pc, #76]	; (8001ff8 <DMA_CalcBaseAndBitshift+0x68>)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4413      	add	r3, r2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d909      	bls.n	8001fd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001fc6:	f023 0303 	bic.w	r3, r3, #3
 8001fca:	1d1a      	adds	r2, r3, #4
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	659a      	str	r2, [r3, #88]	; 0x58
 8001fd0:	e007      	b.n	8001fe2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	aaaaaaab 	.word	0xaaaaaaab
 8001ff8:	0800cd1c 	.word	0x0800cd1c

08001ffc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d11f      	bne.n	8002056 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	2b03      	cmp	r3, #3
 800201a:	d855      	bhi.n	80020c8 <DMA_CheckFifoParam+0xcc>
 800201c:	a201      	add	r2, pc, #4	; (adr r2, 8002024 <DMA_CheckFifoParam+0x28>)
 800201e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002022:	bf00      	nop
 8002024:	08002035 	.word	0x08002035
 8002028:	08002047 	.word	0x08002047
 800202c:	08002035 	.word	0x08002035
 8002030:	080020c9 	.word	0x080020c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002038:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d045      	beq.n	80020cc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002044:	e042      	b.n	80020cc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800204e:	d13f      	bne.n	80020d0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002054:	e03c      	b.n	80020d0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800205e:	d121      	bne.n	80020a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b03      	cmp	r3, #3
 8002064:	d836      	bhi.n	80020d4 <DMA_CheckFifoParam+0xd8>
 8002066:	a201      	add	r2, pc, #4	; (adr r2, 800206c <DMA_CheckFifoParam+0x70>)
 8002068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800206c:	0800207d 	.word	0x0800207d
 8002070:	08002083 	.word	0x08002083
 8002074:	0800207d 	.word	0x0800207d
 8002078:	08002095 	.word	0x08002095
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	73fb      	strb	r3, [r7, #15]
      break;
 8002080:	e02f      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002086:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d024      	beq.n	80020d8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002092:	e021      	b.n	80020d8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002098:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800209c:	d11e      	bne.n	80020dc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020a2:	e01b      	b.n	80020dc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d902      	bls.n	80020b0 <DMA_CheckFifoParam+0xb4>
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d003      	beq.n	80020b6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020ae:	e018      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
      break;
 80020b4:	e015      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00e      	beq.n	80020e0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	73fb      	strb	r3, [r7, #15]
      break;
 80020c6:	e00b      	b.n	80020e0 <DMA_CheckFifoParam+0xe4>
      break;
 80020c8:	bf00      	nop
 80020ca:	e00a      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020cc:	bf00      	nop
 80020ce:	e008      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020d0:	bf00      	nop
 80020d2:	e006      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020d4:	bf00      	nop
 80020d6:	e004      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020d8:	bf00      	nop
 80020da:	e002      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;   
 80020dc:	bf00      	nop
 80020de:	e000      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020e0:	bf00      	nop
    }
  } 
  
  return status; 
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b089      	sub	sp, #36	; 0x24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
 800210a:	e16b      	b.n	80023e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800210c:	2201      	movs	r2, #1
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	4013      	ands	r3, r2
 800211e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	429a      	cmp	r2, r3
 8002126:	f040 815a 	bne.w	80023de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b02      	cmp	r3, #2
 8002130:	d003      	beq.n	800213a <HAL_GPIO_Init+0x4a>
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b12      	cmp	r3, #18
 8002138:	d123      	bne.n	8002182 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	08da      	lsrs	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3208      	adds	r2, #8
 8002142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002146:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	220f      	movs	r2, #15
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43db      	mvns	r3, r3
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	4013      	ands	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	08da      	lsrs	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3208      	adds	r2, #8
 800217c:	69b9      	ldr	r1, [r7, #24]
 800217e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	2203      	movs	r2, #3
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4013      	ands	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 0203 	and.w	r2, r3, #3
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d00b      	beq.n	80021d6 <HAL_GPIO_Init+0xe6>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d007      	beq.n	80021d6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021ca:	2b11      	cmp	r3, #17
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b12      	cmp	r3, #18
 80021d4:	d130      	bne.n	8002238 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	2203      	movs	r2, #3
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800220c:	2201      	movs	r2, #1
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	43db      	mvns	r3, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4013      	ands	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	091b      	lsrs	r3, r3, #4
 8002222:	f003 0201 	and.w	r2, r3, #1
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4313      	orrs	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	2203      	movs	r2, #3
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80b4 	beq.w	80023de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4a5f      	ldr	r2, [pc, #380]	; (80023f8 <HAL_GPIO_Init+0x308>)
 800227c:	4b5e      	ldr	r3, [pc, #376]	; (80023f8 <HAL_GPIO_Init+0x308>)
 800227e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002280:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002284:	6453      	str	r3, [r2, #68]	; 0x44
 8002286:	4b5c      	ldr	r3, [pc, #368]	; (80023f8 <HAL_GPIO_Init+0x308>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002292:	4a5a      	ldr	r2, [pc, #360]	; (80023fc <HAL_GPIO_Init+0x30c>)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	3302      	adds	r3, #2
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a51      	ldr	r2, [pc, #324]	; (8002400 <HAL_GPIO_Init+0x310>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d02b      	beq.n	8002316 <HAL_GPIO_Init+0x226>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a50      	ldr	r2, [pc, #320]	; (8002404 <HAL_GPIO_Init+0x314>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d025      	beq.n	8002312 <HAL_GPIO_Init+0x222>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a4f      	ldr	r2, [pc, #316]	; (8002408 <HAL_GPIO_Init+0x318>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d01f      	beq.n	800230e <HAL_GPIO_Init+0x21e>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a4e      	ldr	r2, [pc, #312]	; (800240c <HAL_GPIO_Init+0x31c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d019      	beq.n	800230a <HAL_GPIO_Init+0x21a>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a4d      	ldr	r2, [pc, #308]	; (8002410 <HAL_GPIO_Init+0x320>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d013      	beq.n	8002306 <HAL_GPIO_Init+0x216>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a4c      	ldr	r2, [pc, #304]	; (8002414 <HAL_GPIO_Init+0x324>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d00d      	beq.n	8002302 <HAL_GPIO_Init+0x212>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a4b      	ldr	r2, [pc, #300]	; (8002418 <HAL_GPIO_Init+0x328>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d007      	beq.n	80022fe <HAL_GPIO_Init+0x20e>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a4a      	ldr	r2, [pc, #296]	; (800241c <HAL_GPIO_Init+0x32c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d101      	bne.n	80022fa <HAL_GPIO_Init+0x20a>
 80022f6:	2307      	movs	r3, #7
 80022f8:	e00e      	b.n	8002318 <HAL_GPIO_Init+0x228>
 80022fa:	2308      	movs	r3, #8
 80022fc:	e00c      	b.n	8002318 <HAL_GPIO_Init+0x228>
 80022fe:	2306      	movs	r3, #6
 8002300:	e00a      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002302:	2305      	movs	r3, #5
 8002304:	e008      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002306:	2304      	movs	r3, #4
 8002308:	e006      	b.n	8002318 <HAL_GPIO_Init+0x228>
 800230a:	2303      	movs	r3, #3
 800230c:	e004      	b.n	8002318 <HAL_GPIO_Init+0x228>
 800230e:	2302      	movs	r3, #2
 8002310:	e002      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002316:	2300      	movs	r3, #0
 8002318:	69fa      	ldr	r2, [r7, #28]
 800231a:	f002 0203 	and.w	r2, r2, #3
 800231e:	0092      	lsls	r2, r2, #2
 8002320:	4093      	lsls	r3, r2
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	4313      	orrs	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002328:	4934      	ldr	r1, [pc, #208]	; (80023fc <HAL_GPIO_Init+0x30c>)
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	089b      	lsrs	r3, r3, #2
 800232e:	3302      	adds	r3, #2
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002336:	4b3a      	ldr	r3, [pc, #232]	; (8002420 <HAL_GPIO_Init+0x330>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	43db      	mvns	r3, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4013      	ands	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	4313      	orrs	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800235a:	4a31      	ldr	r2, [pc, #196]	; (8002420 <HAL_GPIO_Init+0x330>)
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002360:	4b2f      	ldr	r3, [pc, #188]	; (8002420 <HAL_GPIO_Init+0x330>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d003      	beq.n	8002384 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002384:	4a26      	ldr	r2, [pc, #152]	; (8002420 <HAL_GPIO_Init+0x330>)
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800238a:	4b25      	ldr	r3, [pc, #148]	; (8002420 <HAL_GPIO_Init+0x330>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023ae:	4a1c      	ldr	r2, [pc, #112]	; (8002420 <HAL_GPIO_Init+0x330>)
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023b4:	4b1a      	ldr	r3, [pc, #104]	; (8002420 <HAL_GPIO_Init+0x330>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023d8:	4a11      	ldr	r2, [pc, #68]	; (8002420 <HAL_GPIO_Init+0x330>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	3301      	adds	r3, #1
 80023e2:	61fb      	str	r3, [r7, #28]
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	2b0f      	cmp	r3, #15
 80023e8:	f67f ae90 	bls.w	800210c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023ec:	bf00      	nop
 80023ee:	3724      	adds	r7, #36	; 0x24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40013800 	.word	0x40013800
 8002400:	40020000 	.word	0x40020000
 8002404:	40020400 	.word	0x40020400
 8002408:	40020800 	.word	0x40020800
 800240c:	40020c00 	.word	0x40020c00
 8002410:	40021000 	.word	0x40021000
 8002414:	40021400 	.word	0x40021400
 8002418:	40021800 	.word	0x40021800
 800241c:	40021c00 	.word	0x40021c00
 8002420:	40013c00 	.word	0x40013c00

08002424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	807b      	strh	r3, [r7, #2]
 8002430:	4613      	mov	r3, r2
 8002432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002434:	787b      	ldrb	r3, [r7, #1]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800243a:	887a      	ldrh	r2, [r7, #2]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002440:	e003      	b.n	800244a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002442:	887b      	ldrh	r3, [r7, #2]
 8002444:	041a      	lsls	r2, r3, #16
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	619a      	str	r2, [r3, #24]
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
	...

08002458 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002462:	4b08      	ldr	r3, [pc, #32]	; (8002484 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002464:	695a      	ldr	r2, [r3, #20]
 8002466:	88fb      	ldrh	r3, [r7, #6]
 8002468:	4013      	ands	r3, r2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d006      	beq.n	800247c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800246e:	4a05      	ldr	r2, [pc, #20]	; (8002484 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002470:	88fb      	ldrh	r3, [r7, #6]
 8002472:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002474:	88fb      	ldrh	r3, [r7, #6]
 8002476:	4618      	mov	r0, r3
 8002478:	f000 f806 	bl	8002488 <HAL_GPIO_EXTI_Callback>
  }
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40013c00 	.word	0x40013c00

08002488 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
	...

080024a0 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e0c8      	b.n	800264c <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f008 fa74 	bl	800a9bc <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2224      	movs	r2, #36	; 0x24
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	6812      	ldr	r2, [r2, #0]
 80024e6:	f022 0201 	bic.w	r2, r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024ec:	f001 fafa 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 80024f0:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	4a57      	ldr	r2, [pc, #348]	; (8002654 <HAL_I2C_Init+0x1b4>)
 80024f6:	fba2 2303 	umull	r2, r3, r2, r3
 80024fa:	0c9b      	lsrs	r3, r3, #18
 80024fc:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	4952      	ldr	r1, [pc, #328]	; (8002658 <HAL_I2C_Init+0x1b8>)
 8002510:	428b      	cmp	r3, r1
 8002512:	d802      	bhi.n	800251a <HAL_I2C_Init+0x7a>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	3301      	adds	r3, #1
 8002518:	e009      	b.n	800252e <HAL_I2C_Init+0x8e>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002520:	fb01 f303 	mul.w	r3, r1, r3
 8002524:	494d      	ldr	r1, [pc, #308]	; (800265c <HAL_I2C_Init+0x1bc>)
 8002526:	fba1 1303 	umull	r1, r3, r1, r3
 800252a:	099b      	lsrs	r3, r3, #6
 800252c:	3301      	adds	r3, #1
 800252e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6819      	ldr	r1, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	4a47      	ldr	r2, [pc, #284]	; (8002658 <HAL_I2C_Init+0x1b8>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d812      	bhi.n	8002564 <HAL_I2C_Init+0xc4>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	fbb2 f3f3 	udiv	r3, r2, r3
 800254a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800254e:	2b03      	cmp	r3, #3
 8002550:	d906      	bls.n	8002560 <HAL_I2C_Init+0xc0>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	fbb2 f3f3 	udiv	r3, r2, r3
 800255e:	e045      	b.n	80025ec <HAL_I2C_Init+0x14c>
 8002560:	2304      	movs	r3, #4
 8002562:	e043      	b.n	80025ec <HAL_I2C_Init+0x14c>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10f      	bne.n	800258c <HAL_I2C_Init+0xec>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	4613      	mov	r3, r2
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	4413      	add	r3, r2
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	fbb2 f3f3 	udiv	r3, r2, r3
 800257c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002580:	2b00      	cmp	r3, #0
 8002582:	bf0c      	ite	eq
 8002584:	2301      	moveq	r3, #1
 8002586:	2300      	movne	r3, #0
 8002588:	b2db      	uxtb	r3, r3
 800258a:	e010      	b.n	80025ae <HAL_I2C_Init+0x10e>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	009a      	lsls	r2, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	bf0c      	ite	eq
 80025a8:	2301      	moveq	r3, #1
 80025aa:	2300      	movne	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Init+0x116>
 80025b2:	2301      	movs	r3, #1
 80025b4:	e01a      	b.n	80025ec <HAL_I2C_Init+0x14c>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10a      	bne.n	80025d4 <HAL_I2C_Init+0x134>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	4413      	add	r3, r2
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025d2:	e00b      	b.n	80025ec <HAL_I2C_Init+0x14c>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	009a      	lsls	r2, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025ec:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	69d1      	ldr	r1, [r2, #28]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6a12      	ldr	r2, [r2, #32]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6911      	ldr	r1, [r2, #16]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68d2      	ldr	r2, [r2, #12]
 800260a:	430a      	orrs	r2, r1
 800260c:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6951      	ldr	r1, [r2, #20]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6992      	ldr	r2, [r2, #24]
 800261a:	430a      	orrs	r2, r1
 800261c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	f042 0201 	orr.w	r2, r2, #1
 800262c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2220      	movs	r2, #32
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	431bde83 	.word	0x431bde83
 8002658:	000186a0 	.word	0x000186a0
 800265c:	10624dd3 	.word	0x10624dd3

08002660 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	4608      	mov	r0, r1
 800266a:	4611      	mov	r1, r2
 800266c:	461a      	mov	r2, r3
 800266e:	4603      	mov	r3, r0
 8002670:	817b      	strh	r3, [r7, #10]
 8002672:	460b      	mov	r3, r1
 8002674:	813b      	strh	r3, [r7, #8]
 8002676:	4613      	mov	r3, r2
 8002678:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0x00U;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800267e:	f7fe fc79 	bl	8000f74 <HAL_GetTick>
 8002682:	6178      	str	r0, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b20      	cmp	r3, #32
 800268e:	f040 80e7 	bne.w	8002860 <HAL_I2C_Mem_Write+0x200>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	2319      	movs	r3, #25
 8002698:	2201      	movs	r2, #1
 800269a:	4974      	ldr	r1, [pc, #464]	; (800286c <HAL_I2C_Mem_Write+0x20c>)
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 fc8f 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <HAL_I2C_Mem_Write+0x4c>
    {
      return HAL_BUSY;
 80026a8:	2302      	movs	r3, #2
 80026aa:	e0da      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_I2C_Mem_Write+0x5a>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e0d3      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0301 	and.w	r3, r3, #1
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d007      	beq.n	80026e0 <HAL_I2C_Mem_Write+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	6812      	ldr	r2, [r2, #0]
 80026da:	f042 0201 	orr.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	6812      	ldr	r2, [r2, #0]
 80026ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2221      	movs	r2, #33	; 0x21
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2240      	movs	r2, #64	; 0x40
 80026fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6a3a      	ldr	r2, [r7, #32]
 800270a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002710:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4a56      	ldr	r2, [pc, #344]	; (8002870 <HAL_I2C_Mem_Write+0x210>)
 8002716:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800271c:	b29a      	uxth	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	851a      	strh	r2, [r3, #40]	; 0x28
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002722:	88f8      	ldrh	r0, [r7, #6]
 8002724:	893a      	ldrh	r2, [r7, #8]
 8002726:	8979      	ldrh	r1, [r7, #10]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	9301      	str	r3, [sp, #4]
 800272c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	4603      	mov	r3, r0
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 fad0 	bl	8002cd8 <I2C_RequestMemoryWrite>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d05e      	beq.n	80027fc <HAL_I2C_Mem_Write+0x19c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	2b04      	cmp	r3, #4
 8002744:	d105      	bne.n	8002752 <HAL_I2C_Mem_Write+0xf2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e087      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e081      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
    }

    while(hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 fceb 	bl	800313e <I2C_WaitOnTXEFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00f      	beq.n	800278e <HAL_I2C_Mem_Write+0x12e>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002772:	2b04      	cmp	r3, #4
 8002774:	d109      	bne.n	800278a <HAL_I2C_Mem_Write+0x12a>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	6812      	ldr	r2, [r2, #0]
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002784:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e06b      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
        }
        else
        {
          return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e069      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002796:	1c58      	adds	r0, r3, #1
 8002798:	68f9      	ldr	r1, [r7, #12]
 800279a:	6248      	str	r0, [r1, #36]	; 0x24
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	6113      	str	r3, [r2, #16]
      hi2c->XferSize--;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a4:	3b01      	subs	r3, #1
 80027a6:	b29a      	uxth	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	3b01      	subs	r3, #1
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d119      	bne.n	80027fc <HAL_I2C_Mem_Write+0x19c>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d015      	beq.n	80027fc <HAL_I2C_Mem_Write+0x19c>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d8:	1c58      	adds	r0, r3, #1
 80027da:	68f9      	ldr	r1, [r7, #12]
 80027dc:	6248      	str	r0, [r1, #36]	; 0x24
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	6113      	str	r3, [r2, #16]
        hi2c->XferSize--;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e6:	3b01      	subs	r3, #1
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	3b01      	subs	r3, #1
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1ac      	bne.n	800275e <HAL_I2C_Mem_Write+0xfe>
      }
    }
    
    /* Wait until BTF flag is set */
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fcd5 	bl	80031b8 <I2C_WaitOnBTFFlagUntilTimeout>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00f      	beq.n	8002834 <HAL_I2C_Mem_Write+0x1d4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002818:	2b04      	cmp	r3, #4
 800281a:	d109      	bne.n	8002830 <HAL_I2C_Mem_Write+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	6812      	ldr	r2, [r2, #0]
 8002826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800282a:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e018      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e016      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	6812      	ldr	r2, [r2, #0]
 800283c:	6812      	ldr	r2, [r2, #0]
 800283e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002842:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2220      	movs	r2, #32
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800285c:	2300      	movs	r3, #0
 800285e:	e000      	b.n	8002862 <HAL_I2C_Mem_Write+0x202>
  }
  else
  {
    return HAL_BUSY;
 8002860:	2302      	movs	r3, #2
  }
}
 8002862:	4618      	mov	r0, r3
 8002864:	3718      	adds	r7, #24
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	00100002 	.word	0x00100002
 8002870:	ffff0000 	.word	0xffff0000

08002874 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08c      	sub	sp, #48	; 0x30
 8002878:	af02      	add	r7, sp, #8
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	4608      	mov	r0, r1
 800287e:	4611      	mov	r1, r2
 8002880:	461a      	mov	r2, r3
 8002882:	4603      	mov	r3, r0
 8002884:	817b      	strh	r3, [r7, #10]
 8002886:	460b      	mov	r3, r1
 8002888:	813b      	strh	r3, [r7, #8]
 800288a:	4613      	mov	r3, r2
 800288c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0x00U;
 800288e:	2300      	movs	r3, #0
 8002890:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002892:	f7fe fb6f 	bl	8000f74 <HAL_GetTick>
 8002896:	6278      	str	r0, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	f040 8212 	bne.w	8002cca <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	2319      	movs	r3, #25
 80028ac:	2201      	movs	r2, #1
 80028ae:	4984      	ldr	r1, [pc, #528]	; (8002ac0 <HAL_I2C_Mem_Read+0x24c>)
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 fb85 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80028bc:	2302      	movs	r3, #2
 80028be:	e205      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d101      	bne.n	80028ce <HAL_I2C_Mem_Read+0x5a>
 80028ca:	2302      	movs	r3, #2
 80028cc:	e1fe      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d007      	beq.n	80028f4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	6812      	ldr	r2, [r2, #0]
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	6812      	ldr	r2, [r2, #0]
 80028fc:	6812      	ldr	r2, [r2, #0]
 80028fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002902:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2222      	movs	r2, #34	; 0x22
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2240      	movs	r2, #64	; 0x40
 8002910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800291e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002924:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4a66      	ldr	r2, [pc, #408]	; (8002ac4 <HAL_I2C_Mem_Read+0x250>)
 800292a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002930:	b29a      	uxth	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002936:	88f8      	ldrh	r0, [r7, #6]
 8002938:	893a      	ldrh	r2, [r7, #8]
 800293a:	8979      	ldrh	r1, [r7, #10]
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	9301      	str	r3, [sp, #4]
 8002940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	4603      	mov	r3, r0
 8002946:	68f8      	ldr	r0, [r7, #12]
 8002948:	f000 fa58 	bl	8002dfc <I2C_RequestMemoryRead>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00f      	beq.n	8002972 <HAL_I2C_Mem_Read+0xfe>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002956:	2b04      	cmp	r3, #4
 8002958:	d105      	bne.n	8002966 <HAL_I2C_Mem_Read+0xf2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e1b2      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e1ac      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002976:	2b00      	cmp	r3, #0
 8002978:	d113      	bne.n	80029a2 <HAL_I2C_Mem_Read+0x12e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800297a:	2300      	movs	r3, #0
 800297c:	623b      	str	r3, [r7, #32]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	623b      	str	r3, [r7, #32]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	623b      	str	r3, [r7, #32]
 800298e:	6a3b      	ldr	r3, [r7, #32]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	6812      	ldr	r2, [r2, #0]
 800299a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	e180      	b.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
    }
    else if(hi2c->XferSize == 1U)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d11b      	bne.n	80029e2 <HAL_I2C_Mem_Read+0x16e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ba:	2300      	movs	r3, #0
 80029bc:	61fb      	str	r3, [r7, #28]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	695b      	ldr	r3, [r3, #20]
 80029c4:	61fb      	str	r3, [r7, #28]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	61fb      	str	r3, [r7, #28]
 80029ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	e160      	b.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
    }
    else if(hi2c->XferSize == 2U)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d11b      	bne.n	8002a22 <HAL_I2C_Mem_Read+0x1ae>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	6812      	ldr	r2, [r2, #0]
 80029f2:	6812      	ldr	r2, [r2, #0]
 80029f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	6812      	ldr	r2, [r2, #0]
 8002a02:	6812      	ldr	r2, [r2, #0]
 8002a04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61bb      	str	r3, [r7, #24]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	61bb      	str	r3, [r7, #24]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	61bb      	str	r3, [r7, #24]
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	e140      	b.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	617b      	str	r3, [r7, #20]
 8002a36:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8002a38:	e134      	b.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
    {
      if(hi2c->XferSize <= 3U)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3e:	2b03      	cmp	r3, #3
 8002a40:	f200 80eb 	bhi.w	8002c1a <HAL_I2C_Mem_Read+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize== 1U)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d127      	bne.n	8002a9c <HAL_I2C_Mem_Read+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a4e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 fbee 	bl	8003232 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d007      	beq.n	8002a6c <HAL_I2C_Mem_Read+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	2b20      	cmp	r3, #32
 8002a62:	d101      	bne.n	8002a68 <HAL_I2C_Mem_Read+0x1f4>
            {
              return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e131      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
            }
            else
            {
              return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e12f      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a70:	1c59      	adds	r1, r3, #1
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	6251      	str	r1, [r2, #36]	; 0x24
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	6912      	ldr	r2, [r2, #16]
 8002a7c:	b2d2      	uxtb	r2, r2
 8002a7e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	3b01      	subs	r3, #1
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a9a:	e103      	b.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d14a      	bne.n	8002b3a <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aaa:	2200      	movs	r2, #0
 8002aac:	4906      	ldr	r1, [pc, #24]	; (8002ac8 <HAL_I2C_Mem_Read+0x254>)
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 fa86 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d008      	beq.n	8002acc <HAL_I2C_Mem_Read+0x258>
          {
            return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e106      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
 8002abe:	bf00      	nop
 8002ac0:	00100002 	.word	0x00100002
 8002ac4:	ffff0000 	.word	0xffff0000
 8002ac8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	6812      	ldr	r2, [r2, #0]
 8002ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ada:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae0:	1c59      	adds	r1, r3, #1
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	6251      	str	r1, [r2, #36]	; 0x24
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	6912      	ldr	r2, [r2, #16]
 8002aec:	b2d2      	uxtb	r2, r2
 8002aee:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	3b01      	subs	r3, #1
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	1c59      	adds	r1, r3, #1
 8002b10:	68fa      	ldr	r2, [r7, #12]
 8002b12:	6251      	str	r1, [r2, #36]	; 0x24
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	6912      	ldr	r2, [r2, #16]
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b22:	3b01      	subs	r3, #1
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	3b01      	subs	r3, #1
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b38:	e0b4      	b.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3c:	9300      	str	r3, [sp, #0]
 8002b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b40:	2200      	movs	r2, #0
 8002b42:	4964      	ldr	r1, [pc, #400]	; (8002cd4 <HAL_I2C_Mem_Read+0x460>)
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f000 fa3b 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e0bb      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	6812      	ldr	r2, [r2, #0]
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b68:	1c59      	adds	r1, r3, #1
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	6251      	str	r1, [r2, #36]	; 0x24
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	6812      	ldr	r2, [r2, #0]
 8002b72:	6912      	ldr	r2, [r2, #16]
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	b29a      	uxth	r2, r3
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b98:	2200      	movs	r2, #0
 8002b9a:	494e      	ldr	r1, [pc, #312]	; (8002cd4 <HAL_I2C_Mem_Read+0x460>)
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 fa0f 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_I2C_Mem_Read+0x338>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e08f      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	1c59      	adds	r1, r3, #1
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	6251      	str	r1, [r2, #36]	; 0x24
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	6812      	ldr	r2, [r2, #0]
 8002bca:	6912      	ldr	r2, [r2, #16]
 8002bcc:	b2d2      	uxtb	r2, r2
 8002bce:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	3b01      	subs	r3, #1
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	1c59      	adds	r1, r3, #1
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	6251      	str	r1, [r2, #36]	; 0x24
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	6912      	ldr	r2, [r2, #16]
 8002bfa:	b2d2      	uxtb	r2, r2
 8002bfc:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c02:	3b01      	subs	r3, #1
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	3b01      	subs	r3, #1
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c18:	e044      	b.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c1c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 fb07 	bl	8003232 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d007      	beq.n	8002c3a <HAL_I2C_Mem_Read+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	2b20      	cmp	r3, #32
 8002c30:	d101      	bne.n	8002c36 <HAL_I2C_Mem_Read+0x3c2>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e04a      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
          }
          else
          {
            return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e048      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	1c59      	adds	r1, r3, #1
 8002c40:	68fa      	ldr	r2, [r7, #12]
 8002c42:	6251      	str	r1, [r2, #36]	; 0x24
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	6812      	ldr	r2, [r2, #0]
 8002c48:	6912      	ldr	r2, [r2, #16]
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c52:	3b01      	subs	r3, #1
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d116      	bne.n	8002ca4 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7a:	1c59      	adds	r1, r3, #1
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	6251      	str	r1, [r2, #36]	; 0x24
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	6912      	ldr	r2, [r2, #16]
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f47f aec6 	bne.w	8002a3a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	e000      	b.n	8002ccc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002cca:	2302      	movs	r3, #2
  }
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3728      	adds	r7, #40	; 0x28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	00010004 	.word	0x00010004

08002cd8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b088      	sub	sp, #32
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	817b      	strh	r3, [r7, #10]
 8002cea:	460b      	mov	r3, r1
 8002cec:	813b      	strh	r3, [r7, #8]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	6812      	ldr	r2, [r2, #0]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d00:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 f956 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e068      	b.n	8002df0 <I2C_RequestMemoryWrite+0x118>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	897a      	ldrh	r2, [r7, #10]
 8002d24:	b2d2      	uxtb	r2, r2
 8002d26:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002d2a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	6a3a      	ldr	r2, [r7, #32]
 8002d30:	4931      	ldr	r1, [pc, #196]	; (8002df8 <I2C_RequestMemoryWrite+0x120>)
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 f995 	bl	8003062 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d007      	beq.n	8002d4e <I2C_RequestMemoryWrite+0x76>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d101      	bne.n	8002d4a <I2C_RequestMemoryWrite+0x72>
    {
      return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e052      	b.n	8002df0 <I2C_RequestMemoryWrite+0x118>
    }
    else
    {
      return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e050      	b.n	8002df0 <I2C_RequestMemoryWrite+0x118>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d66:	6a39      	ldr	r1, [r7, #32]
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	f000 f9e8 	bl	800313e <I2C_WaitOnTXEFlagUntilTimeout>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00f      	beq.n	8002d94 <I2C_RequestMemoryWrite+0xbc>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d78:	2b04      	cmp	r3, #4
 8002d7a:	d109      	bne.n	8002d90 <I2C_RequestMemoryWrite+0xb8>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	6812      	ldr	r2, [r2, #0]
 8002d84:	6812      	ldr	r2, [r2, #0]
 8002d86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d8a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e02f      	b.n	8002df0 <I2C_RequestMemoryWrite+0x118>
    }
    else
    {
      return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e02d      	b.n	8002df0 <I2C_RequestMemoryWrite+0x118>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d94:	88fb      	ldrh	r3, [r7, #6]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d105      	bne.n	8002da6 <I2C_RequestMemoryWrite+0xce>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	893a      	ldrh	r2, [r7, #8]
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	611a      	str	r2, [r3, #16]
 8002da4:	e023      	b.n	8002dee <I2C_RequestMemoryWrite+0x116>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	893a      	ldrh	r2, [r7, #8]
 8002dac:	0a12      	lsrs	r2, r2, #8
 8002dae:	b292      	uxth	r2, r2
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db6:	6a39      	ldr	r1, [r7, #32]
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 f9c0 	bl	800313e <I2C_WaitOnTXEFlagUntilTimeout>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00f      	beq.n	8002de4 <I2C_RequestMemoryWrite+0x10c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	2b04      	cmp	r3, #4
 8002dca:	d109      	bne.n	8002de0 <I2C_RequestMemoryWrite+0x108>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	6812      	ldr	r2, [r2, #0]
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dda:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e007      	b.n	8002df0 <I2C_RequestMemoryWrite+0x118>
      }
      else
      {
        return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e005      	b.n	8002df0 <I2C_RequestMemoryWrite+0x118>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	893a      	ldrh	r2, [r7, #8]
 8002dea:	b2d2      	uxtb	r2, r2
 8002dec:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	00010002 	.word	0x00010002

08002dfc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b088      	sub	sp, #32
 8002e00:	af02      	add	r7, sp, #8
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	4608      	mov	r0, r1
 8002e06:	4611      	mov	r1, r2
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	817b      	strh	r3, [r7, #10]
 8002e0e:	460b      	mov	r3, r1
 8002e10:	813b      	strh	r3, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	6812      	ldr	r2, [r2, #0]
 8002e1e:	6812      	ldr	r2, [r2, #0]
 8002e20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e24:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	6812      	ldr	r2, [r2, #0]
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 f8bc 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e0af      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	897a      	ldrh	r2, [r7, #10]
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	6a3a      	ldr	r2, [r7, #32]
 8002e64:	4955      	ldr	r1, [pc, #340]	; (8002fbc <I2C_RequestMemoryRead+0x1c0>)
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f8fb 	bl	8003062 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d007      	beq.n	8002e82 <I2C_RequestMemoryRead+0x86>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d101      	bne.n	8002e7e <I2C_RequestMemoryRead+0x82>
    {
      return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e099      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e097      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	617b      	str	r3, [r7, #20]
 8002e96:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e9a:	6a39      	ldr	r1, [r7, #32]
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 f94e 	bl	800313e <I2C_WaitOnTXEFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00f      	beq.n	8002ec8 <I2C_RequestMemoryRead+0xcc>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	2b04      	cmp	r3, #4
 8002eae:	d109      	bne.n	8002ec4 <I2C_RequestMemoryRead+0xc8>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	6812      	ldr	r2, [r2, #0]
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ebe:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e076      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e074      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ec8:	88fb      	ldrh	r3, [r7, #6]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d105      	bne.n	8002eda <I2C_RequestMemoryRead+0xde>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	893a      	ldrh	r2, [r7, #8]
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	611a      	str	r2, [r3, #16]
 8002ed8:	e023      	b.n	8002f22 <I2C_RequestMemoryRead+0x126>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	893a      	ldrh	r2, [r7, #8]
 8002ee0:	0a12      	lsrs	r2, r2, #8
 8002ee2:	b292      	uxth	r2, r2
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eea:	6a39      	ldr	r1, [r7, #32]
 8002eec:	68f8      	ldr	r0, [r7, #12]
 8002eee:	f000 f926 	bl	800313e <I2C_WaitOnTXEFlagUntilTimeout>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00f      	beq.n	8002f18 <I2C_RequestMemoryRead+0x11c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d109      	bne.n	8002f14 <I2C_RequestMemoryRead+0x118>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	6812      	ldr	r2, [r2, #0]
 8002f08:	6812      	ldr	r2, [r2, #0]
 8002f0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f0e:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e04e      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
      }
      else
      {
        return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e04c      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	893a      	ldrh	r2, [r7, #8]
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f24:	6a39      	ldr	r1, [r7, #32]
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f909 	bl	800313e <I2C_WaitOnTXEFlagUntilTimeout>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00f      	beq.n	8002f52 <I2C_RequestMemoryRead+0x156>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d109      	bne.n	8002f4e <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	6812      	ldr	r2, [r2, #0]
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f48:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e031      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e02f      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* Generate Restart */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f826 	bl	8002fc0 <I2C_WaitOnFlagUntilTimeout>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <I2C_RequestMemoryRead+0x182>
  {
    return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e019      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	897a      	ldrh	r2, [r7, #10]
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	f042 0201 	orr.w	r2, r2, #1
 8002f8a:	b2d2      	uxtb	r2, r2
 8002f8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	6a3a      	ldr	r2, [r7, #32]
 8002f92:	490a      	ldr	r1, [pc, #40]	; (8002fbc <I2C_RequestMemoryRead+0x1c0>)
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f864 	bl	8003062 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d007      	beq.n	8002fb0 <I2C_RequestMemoryRead+0x1b4>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d101      	bne.n	8002fac <I2C_RequestMemoryRead+0x1b0>
    {
      return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e002      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e000      	b.n	8002fb2 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3718      	adds	r7, #24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	00010002 	.word	0x00010002

08002fc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	603b      	str	r3, [r7, #0]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002fd0:	e01f      	b.n	8003012 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd8:	d01b      	beq.n	8003012 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d007      	beq.n	8002ff0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002fe0:	f7fd ffc8 	bl	8000f74 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	1ad2      	subs	r2, r2, r3
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d910      	bls.n	8003012 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2220      	movs	r2, #32
 8002ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e023      	b.n	800305a <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	0c1b      	lsrs	r3, r3, #16
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b01      	cmp	r3, #1
 800301a:	d10d      	bne.n	8003038 <I2C_WaitOnFlagUntilTimeout+0x78>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	43da      	mvns	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	4013      	ands	r3, r2
 8003028:	b29b      	uxth	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	bf0c      	ite	eq
 800302e:	2301      	moveq	r3, #1
 8003030:	2300      	movne	r3, #0
 8003032:	b2db      	uxtb	r3, r3
 8003034:	461a      	mov	r2, r3
 8003036:	e00c      	b.n	8003052 <I2C_WaitOnFlagUntilTimeout+0x92>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	43da      	mvns	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	4013      	ands	r3, r2
 8003044:	b29b      	uxth	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	bf0c      	ite	eq
 800304a:	2301      	moveq	r3, #1
 800304c:	2300      	movne	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	461a      	mov	r2, r3
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	429a      	cmp	r2, r3
 8003056:	d0bc      	beq.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b084      	sub	sp, #16
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003070:	e040      	b.n	80030f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800307c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003080:	d11c      	bne.n	80030bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	6812      	ldr	r2, [r2, #0]
 800308c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003090:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800309a:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2204      	movs	r2, #4
 80030a0:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e03c      	b.n	8003136 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c2:	d017      	beq.n	80030f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d007      	beq.n	80030da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 80030ca:	f7fd ff53 	bl	8000f74 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	1ad2      	subs	r2, r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d90c      	bls.n	80030f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2220      	movs	r2, #32
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e020      	b.n	8003136 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	0c1b      	lsrs	r3, r3, #16
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d10c      	bne.n	8003118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	43da      	mvns	r2, r3
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	4013      	ands	r3, r2
 800310a:	b29b      	uxth	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	bf14      	ite	ne
 8003110:	2301      	movne	r3, #1
 8003112:	2300      	moveq	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	e00b      	b.n	8003130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	43da      	mvns	r2, r3
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	4013      	ands	r3, r2
 8003124:	b29b      	uxth	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	bf14      	ite	ne
 800312a:	2301      	movne	r3, #1
 800312c:	2300      	moveq	r3, #0
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	d19e      	bne.n	8003072 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800313e:	b580      	push	{r7, lr}
 8003140:	b084      	sub	sp, #16
 8003142:	af00      	add	r7, sp, #0
 8003144:	60f8      	str	r0, [r7, #12]
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800314a:	e029      	b.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f000 f8ba 	bl	80032c6 <I2C_IsAcknowledgeFailed>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e029      	b.n	80031b0 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003162:	d01d      	beq.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d007      	beq.n	800317a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800316a:	f7fd ff03 	bl	8000f74 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	1ad2      	subs	r2, r2, r3
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	429a      	cmp	r2, r3
 8003178:	d912      	bls.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317e:	f043 0220 	orr.w	r2, r3, #32
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e007      	b.n	80031b0 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031aa:	2b80      	cmp	r3, #128	; 0x80
 80031ac:	d1ce      	bne.n	800314c <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031c4:	e029      	b.n	800321a <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 f87d 	bl	80032c6 <I2C_IsAcknowledgeFailed>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e029      	b.n	800322a <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031dc:	d01d      	beq.n	800321a <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d007      	beq.n	80031f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80031e4:	f7fd fec6 	bl	8000f74 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	1ad2      	subs	r2, r2, r3
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d912      	bls.n	800321a <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f8:	f043 0220 	orr.w	r2, r3, #32
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2220      	movs	r2, #32
 800320a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e007      	b.n	800322a <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b04      	cmp	r3, #4
 8003226:	d1ce      	bne.n	80031c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8003232:	b580      	push	{r7, lr}
 8003234:	b084      	sub	sp, #16
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800323e:	e036      	b.n	80032ae <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	f003 0310 	and.w	r3, r3, #16
 800324a:	2b10      	cmp	r3, #16
 800324c:	d114      	bne.n	8003278 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f06f 0210 	mvn.w	r2, #16
 8003256:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2220      	movs	r2, #32
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e022      	b.n	80032be <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d007      	beq.n	800328e <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 800327e:	f7fd fe79 	bl	8000f74 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	1ad2      	subs	r2, r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	429a      	cmp	r2, r3
 800328c:	d90f      	bls.n	80032ae <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	f043 0220 	orr.w	r2, r3, #32
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2220      	movs	r2, #32
 800329e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e007      	b.n	80032be <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b8:	2b40      	cmp	r3, #64	; 0x40
 80032ba:	d1c1      	bne.n	8003240 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032dc:	d114      	bne.n	8003308 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80032e6:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2204      	movs	r2, #4
 80032ec:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e000      	b.n	800330a <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
	...

08003318 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e22d      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d075      	beq.n	8003422 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003336:	4ba3      	ldr	r3, [pc, #652]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 030c 	and.w	r3, r3, #12
 800333e:	2b04      	cmp	r3, #4
 8003340:	d00c      	beq.n	800335c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003342:	4ba0      	ldr	r3, [pc, #640]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800334a:	2b08      	cmp	r3, #8
 800334c:	d112      	bne.n	8003374 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800334e:	4b9d      	ldr	r3, [pc, #628]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003356:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800335a:	d10b      	bne.n	8003374 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335c:	4b99      	ldr	r3, [pc, #612]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d05b      	beq.n	8003420 <HAL_RCC_OscConfig+0x108>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d157      	bne.n	8003420 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e208      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800337c:	d106      	bne.n	800338c <HAL_RCC_OscConfig+0x74>
 800337e:	4a91      	ldr	r2, [pc, #580]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003380:	4b90      	ldr	r3, [pc, #576]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	e01d      	b.n	80033c8 <HAL_RCC_OscConfig+0xb0>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003394:	d10c      	bne.n	80033b0 <HAL_RCC_OscConfig+0x98>
 8003396:	4a8b      	ldr	r2, [pc, #556]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003398:	4b8a      	ldr	r3, [pc, #552]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033a0:	6013      	str	r3, [r2, #0]
 80033a2:	4a88      	ldr	r2, [pc, #544]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80033a4:	4b87      	ldr	r3, [pc, #540]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	e00b      	b.n	80033c8 <HAL_RCC_OscConfig+0xb0>
 80033b0:	4a84      	ldr	r2, [pc, #528]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80033b2:	4b84      	ldr	r3, [pc, #528]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ba:	6013      	str	r3, [r2, #0]
 80033bc:	4a81      	ldr	r2, [pc, #516]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80033be:	4b81      	ldr	r3, [pc, #516]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d013      	beq.n	80033f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d0:	f7fd fdd0 	bl	8000f74 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033d8:	f7fd fdcc 	bl	8000f74 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b64      	cmp	r3, #100	; 0x64
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e1cd      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ea:	4b76      	ldr	r3, [pc, #472]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0f0      	beq.n	80033d8 <HAL_RCC_OscConfig+0xc0>
 80033f6:	e014      	b.n	8003422 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f8:	f7fd fdbc 	bl	8000f74 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003400:	f7fd fdb8 	bl	8000f74 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b64      	cmp	r3, #100	; 0x64
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e1b9      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003412:	4b6c      	ldr	r3, [pc, #432]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f0      	bne.n	8003400 <HAL_RCC_OscConfig+0xe8>
 800341e:	e000      	b.n	8003422 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003420:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d063      	beq.n	80034f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800342e:	4b65      	ldr	r3, [pc, #404]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 030c 	and.w	r3, r3, #12
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00b      	beq.n	8003452 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800343a:	4b62      	ldr	r3, [pc, #392]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003442:	2b08      	cmp	r3, #8
 8003444:	d11c      	bne.n	8003480 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003446:	4b5f      	ldr	r3, [pc, #380]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d116      	bne.n	8003480 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003452:	4b5c      	ldr	r3, [pc, #368]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d005      	beq.n	800346a <HAL_RCC_OscConfig+0x152>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d001      	beq.n	800346a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e18d      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800346a:	4956      	ldr	r1, [pc, #344]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800346c:	4b55      	ldr	r3, [pc, #340]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	4313      	orrs	r3, r2
 800347c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800347e:	e03a      	b.n	80034f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d020      	beq.n	80034ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003488:	4b4f      	ldr	r3, [pc, #316]	; (80035c8 <HAL_RCC_OscConfig+0x2b0>)
 800348a:	2201      	movs	r2, #1
 800348c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348e:	f7fd fd71 	bl	8000f74 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003496:	f7fd fd6d 	bl	8000f74 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e16e      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a8:	4b46      	ldr	r3, [pc, #280]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d0f0      	beq.n	8003496 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b4:	4943      	ldr	r1, [pc, #268]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80034b6:	4b43      	ldr	r3, [pc, #268]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4313      	orrs	r3, r2
 80034c6:	600b      	str	r3, [r1, #0]
 80034c8:	e015      	b.n	80034f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034ca:	4b3f      	ldr	r3, [pc, #252]	; (80035c8 <HAL_RCC_OscConfig+0x2b0>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d0:	f7fd fd50 	bl	8000f74 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034d6:	e008      	b.n	80034ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034d8:	f7fd fd4c 	bl	8000f74 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e14d      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ea:	4b36      	ldr	r3, [pc, #216]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1f0      	bne.n	80034d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0308 	and.w	r3, r3, #8
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d030      	beq.n	8003564 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d016      	beq.n	8003538 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800350a:	4b30      	ldr	r3, [pc, #192]	; (80035cc <HAL_RCC_OscConfig+0x2b4>)
 800350c:	2201      	movs	r2, #1
 800350e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003510:	f7fd fd30 	bl	8000f74 <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003516:	e008      	b.n	800352a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003518:	f7fd fd2c 	bl	8000f74 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d901      	bls.n	800352a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e12d      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800352a:	4b26      	ldr	r3, [pc, #152]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800352c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d0f0      	beq.n	8003518 <HAL_RCC_OscConfig+0x200>
 8003536:	e015      	b.n	8003564 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003538:	4b24      	ldr	r3, [pc, #144]	; (80035cc <HAL_RCC_OscConfig+0x2b4>)
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800353e:	f7fd fd19 	bl	8000f74 <HAL_GetTick>
 8003542:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003544:	e008      	b.n	8003558 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003546:	f7fd fd15 	bl	8000f74 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e116      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003558:	4b1a      	ldr	r3, [pc, #104]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800355a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1f0      	bne.n	8003546 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 80a0 	beq.w	80036b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003572:	2300      	movs	r3, #0
 8003574:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003576:	4b13      	ldr	r3, [pc, #76]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10f      	bne.n	80035a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003582:	2300      	movs	r3, #0
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	4a0f      	ldr	r2, [pc, #60]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003588:	4b0e      	ldr	r3, [pc, #56]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 800358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003590:	6413      	str	r3, [r2, #64]	; 0x40
 8003592:	4b0c      	ldr	r3, [pc, #48]	; (80035c4 <HAL_RCC_OscConfig+0x2ac>)
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800359e:	2301      	movs	r3, #1
 80035a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a2:	4b0b      	ldr	r3, [pc, #44]	; (80035d0 <HAL_RCC_OscConfig+0x2b8>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d121      	bne.n	80035f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035ae:	4a08      	ldr	r2, [pc, #32]	; (80035d0 <HAL_RCC_OscConfig+0x2b8>)
 80035b0:	4b07      	ldr	r3, [pc, #28]	; (80035d0 <HAL_RCC_OscConfig+0x2b8>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ba:	f7fd fcdb 	bl	8000f74 <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c0:	e011      	b.n	80035e6 <HAL_RCC_OscConfig+0x2ce>
 80035c2:	bf00      	nop
 80035c4:	40023800 	.word	0x40023800
 80035c8:	42470000 	.word	0x42470000
 80035cc:	42470e80 	.word	0x42470e80
 80035d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035d4:	f7fd fcce 	bl	8000f74 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e0cf      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e6:	4b6a      	ldr	r3, [pc, #424]	; (8003790 <HAL_RCC_OscConfig+0x478>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0f0      	beq.n	80035d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d106      	bne.n	8003608 <HAL_RCC_OscConfig+0x2f0>
 80035fa:	4a66      	ldr	r2, [pc, #408]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 80035fc:	4b65      	ldr	r3, [pc, #404]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 80035fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	6713      	str	r3, [r2, #112]	; 0x70
 8003606:	e01c      	b.n	8003642 <HAL_RCC_OscConfig+0x32a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2b05      	cmp	r3, #5
 800360e:	d10c      	bne.n	800362a <HAL_RCC_OscConfig+0x312>
 8003610:	4a60      	ldr	r2, [pc, #384]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 8003612:	4b60      	ldr	r3, [pc, #384]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 8003614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003616:	f043 0304 	orr.w	r3, r3, #4
 800361a:	6713      	str	r3, [r2, #112]	; 0x70
 800361c:	4a5d      	ldr	r2, [pc, #372]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 800361e:	4b5d      	ldr	r3, [pc, #372]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 8003620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003622:	f043 0301 	orr.w	r3, r3, #1
 8003626:	6713      	str	r3, [r2, #112]	; 0x70
 8003628:	e00b      	b.n	8003642 <HAL_RCC_OscConfig+0x32a>
 800362a:	4a5a      	ldr	r2, [pc, #360]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 800362c:	4b59      	ldr	r3, [pc, #356]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 800362e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003630:	f023 0301 	bic.w	r3, r3, #1
 8003634:	6713      	str	r3, [r2, #112]	; 0x70
 8003636:	4a57      	ldr	r2, [pc, #348]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 8003638:	4b56      	ldr	r3, [pc, #344]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 800363a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800363c:	f023 0304 	bic.w	r3, r3, #4
 8003640:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d015      	beq.n	8003676 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800364a:	f7fd fc93 	bl	8000f74 <HAL_GetTick>
 800364e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003650:	e00a      	b.n	8003668 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003652:	f7fd fc8f 	bl	8000f74 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003660:	4293      	cmp	r3, r2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e08e      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003668:	4b4a      	ldr	r3, [pc, #296]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 800366a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0ee      	beq.n	8003652 <HAL_RCC_OscConfig+0x33a>
 8003674:	e014      	b.n	80036a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003676:	f7fd fc7d 	bl	8000f74 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800367c:	e00a      	b.n	8003694 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800367e:	f7fd fc79 	bl	8000f74 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	f241 3288 	movw	r2, #5000	; 0x1388
 800368c:	4293      	cmp	r3, r2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e078      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003694:	4b3f      	ldr	r3, [pc, #252]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 8003696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1ee      	bne.n	800367e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036a0:	7dfb      	ldrb	r3, [r7, #23]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d105      	bne.n	80036b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036a6:	4a3b      	ldr	r2, [pc, #236]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 80036a8:	4b3a      	ldr	r3, [pc, #232]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 80036aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d064      	beq.n	8003784 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036ba:	4b36      	ldr	r3, [pc, #216]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 030c 	and.w	r3, r3, #12
 80036c2:	2b08      	cmp	r3, #8
 80036c4:	d05c      	beq.n	8003780 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d141      	bne.n	8003752 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ce:	4b32      	ldr	r3, [pc, #200]	; (8003798 <HAL_RCC_OscConfig+0x480>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d4:	f7fd fc4e 	bl	8000f74 <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036da:	e008      	b.n	80036ee <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036dc:	f7fd fc4a 	bl	8000f74 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e04b      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ee:	4b29      	ldr	r3, [pc, #164]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1f0      	bne.n	80036dc <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036fa:	4926      	ldr	r1, [pc, #152]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	69da      	ldr	r2, [r3, #28]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	431a      	orrs	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370a:	019b      	lsls	r3, r3, #6
 800370c:	431a      	orrs	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003712:	085b      	lsrs	r3, r3, #1
 8003714:	3b01      	subs	r3, #1
 8003716:	041b      	lsls	r3, r3, #16
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371e:	061b      	lsls	r3, r3, #24
 8003720:	4313      	orrs	r3, r2
 8003722:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003724:	4b1c      	ldr	r3, [pc, #112]	; (8003798 <HAL_RCC_OscConfig+0x480>)
 8003726:	2201      	movs	r2, #1
 8003728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372a:	f7fd fc23 	bl	8000f74 <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003730:	e008      	b.n	8003744 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003732:	f7fd fc1f 	bl	8000f74 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e020      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003744:	4b13      	ldr	r3, [pc, #76]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0f0      	beq.n	8003732 <HAL_RCC_OscConfig+0x41a>
 8003750:	e018      	b.n	8003784 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003752:	4b11      	ldr	r3, [pc, #68]	; (8003798 <HAL_RCC_OscConfig+0x480>)
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003758:	f7fd fc0c 	bl	8000f74 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003760:	f7fd fc08 	bl	8000f74 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e009      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003772:	4b08      	ldr	r3, [pc, #32]	; (8003794 <HAL_RCC_OscConfig+0x47c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f0      	bne.n	8003760 <HAL_RCC_OscConfig+0x448>
 800377e:	e001      	b.n	8003784 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e000      	b.n	8003786 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40007000 	.word	0x40007000
 8003794:	40023800 	.word	0x40023800
 8003798:	42470060 	.word	0x42470060

0800379c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e0ca      	b.n	8003946 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037b0:	4b67      	ldr	r3, [pc, #412]	; (8003950 <HAL_RCC_ClockConfig+0x1b4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 020f 	and.w	r2, r3, #15
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d20c      	bcs.n	80037d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037be:	4b64      	ldr	r3, [pc, #400]	; (8003950 <HAL_RCC_ClockConfig+0x1b4>)
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	b2d2      	uxtb	r2, r2
 80037c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c6:	4b62      	ldr	r3, [pc, #392]	; (8003950 <HAL_RCC_ClockConfig+0x1b4>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 020f 	and.w	r2, r3, #15
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d001      	beq.n	80037d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0b6      	b.n	8003946 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d020      	beq.n	8003826 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0304 	and.w	r3, r3, #4
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d005      	beq.n	80037fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037f0:	4a58      	ldr	r2, [pc, #352]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 80037f2:	4b58      	ldr	r3, [pc, #352]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80037fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0308 	and.w	r3, r3, #8
 8003804:	2b00      	cmp	r3, #0
 8003806:	d005      	beq.n	8003814 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003808:	4a52      	ldr	r2, [pc, #328]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800380a:	4b52      	ldr	r3, [pc, #328]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003812:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003814:	494f      	ldr	r1, [pc, #316]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 8003816:	4b4f      	ldr	r3, [pc, #316]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	4313      	orrs	r3, r2
 8003824:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d044      	beq.n	80038bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d107      	bne.n	800384a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383a:	4b46      	ldr	r3, [pc, #280]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d119      	bne.n	800387a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e07d      	b.n	8003946 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2b02      	cmp	r3, #2
 8003850:	d003      	beq.n	800385a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003856:	2b03      	cmp	r3, #3
 8003858:	d107      	bne.n	800386a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800385a:	4b3e      	ldr	r3, [pc, #248]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d109      	bne.n	800387a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e06d      	b.n	8003946 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800386a:	4b3a      	ldr	r3, [pc, #232]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e065      	b.n	8003946 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800387a:	4936      	ldr	r1, [pc, #216]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800387c:	4b35      	ldr	r3, [pc, #212]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f023 0203 	bic.w	r2, r3, #3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	4313      	orrs	r3, r2
 800388a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800388c:	f7fd fb72 	bl	8000f74 <HAL_GetTick>
 8003890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003892:	e00a      	b.n	80038aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003894:	f7fd fb6e 	bl	8000f74 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e04d      	b.n	8003946 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038aa:	4b2a      	ldr	r3, [pc, #168]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 020c 	and.w	r2, r3, #12
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d1eb      	bne.n	8003894 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038bc:	4b24      	ldr	r3, [pc, #144]	; (8003950 <HAL_RCC_ClockConfig+0x1b4>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 020f 	and.w	r2, r3, #15
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d90c      	bls.n	80038e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ca:	4b21      	ldr	r3, [pc, #132]	; (8003950 <HAL_RCC_ClockConfig+0x1b4>)
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038d2:	4b1f      	ldr	r3, [pc, #124]	; (8003950 <HAL_RCC_ClockConfig+0x1b4>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 020f 	and.w	r2, r3, #15
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d001      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e030      	b.n	8003946 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d008      	beq.n	8003902 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038f0:	4918      	ldr	r1, [pc, #96]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 80038f2:	4b18      	ldr	r3, [pc, #96]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	4313      	orrs	r3, r2
 8003900:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0308 	and.w	r3, r3, #8
 800390a:	2b00      	cmp	r3, #0
 800390c:	d009      	beq.n	8003922 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800390e:	4911      	ldr	r1, [pc, #68]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 8003910:	4b10      	ldr	r3, [pc, #64]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	4313      	orrs	r3, r2
 8003920:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003922:	f000 f81d 	bl	8003960 <HAL_RCC_GetSysClockFreq>
 8003926:	4601      	mov	r1, r0
 8003928:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <HAL_RCC_ClockConfig+0x1b8>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	091b      	lsrs	r3, r3, #4
 800392e:	f003 030f 	and.w	r3, r3, #15
 8003932:	4a09      	ldr	r2, [pc, #36]	; (8003958 <HAL_RCC_ClockConfig+0x1bc>)
 8003934:	5cd3      	ldrb	r3, [r2, r3]
 8003936:	fa21 f303 	lsr.w	r3, r1, r3
 800393a:	4a08      	ldr	r2, [pc, #32]	; (800395c <HAL_RCC_ClockConfig+0x1c0>)
 800393c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800393e:	2000      	movs	r0, #0
 8003940:	f7fd fad4 	bl	8000eec <HAL_InitTick>

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	40023c00 	.word	0x40023c00
 8003954:	40023800 	.word	0x40023800
 8003958:	0800ce50 	.word	0x0800ce50
 800395c:	200008c8 	.word	0x200008c8

08003960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003964:	b087      	sub	sp, #28
 8003966:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003968:	2200      	movs	r2, #0
 800396a:	60fa      	str	r2, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	617a      	str	r2, [r7, #20]
 8003970:	2200      	movs	r2, #0
 8003972:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8003974:	2200      	movs	r2, #0
 8003976:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003978:	4a51      	ldr	r2, [pc, #324]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 800397a:	6892      	ldr	r2, [r2, #8]
 800397c:	f002 020c 	and.w	r2, r2, #12
 8003980:	2a04      	cmp	r2, #4
 8003982:	d007      	beq.n	8003994 <HAL_RCC_GetSysClockFreq+0x34>
 8003984:	2a08      	cmp	r2, #8
 8003986:	d008      	beq.n	800399a <HAL_RCC_GetSysClockFreq+0x3a>
 8003988:	2a00      	cmp	r2, #0
 800398a:	f040 8090 	bne.w	8003aae <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800398e:	4b4d      	ldr	r3, [pc, #308]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003990:	613b      	str	r3, [r7, #16]
       break;
 8003992:	e08f      	b.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003994:	4b4c      	ldr	r3, [pc, #304]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x168>)
 8003996:	613b      	str	r3, [r7, #16]
      break;
 8003998:	e08c      	b.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800399a:	4a49      	ldr	r2, [pc, #292]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 800399c:	6852      	ldr	r2, [r2, #4]
 800399e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80039a2:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039a4:	4a46      	ldr	r2, [pc, #280]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 80039a6:	6852      	ldr	r2, [r2, #4]
 80039a8:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80039ac:	2a00      	cmp	r2, #0
 80039ae:	d023      	beq.n	80039f8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039b0:	4b43      	ldr	r3, [pc, #268]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	099b      	lsrs	r3, r3, #6
 80039b6:	f04f 0400 	mov.w	r4, #0
 80039ba:	f240 11ff 	movw	r1, #511	; 0x1ff
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	ea03 0301 	and.w	r3, r3, r1
 80039c6:	ea04 0402 	and.w	r4, r4, r2
 80039ca:	4a3f      	ldr	r2, [pc, #252]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x168>)
 80039cc:	fb02 f104 	mul.w	r1, r2, r4
 80039d0:	2200      	movs	r2, #0
 80039d2:	fb02 f203 	mul.w	r2, r2, r3
 80039d6:	440a      	add	r2, r1
 80039d8:	493b      	ldr	r1, [pc, #236]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x168>)
 80039da:	fba3 0101 	umull	r0, r1, r3, r1
 80039de:	1853      	adds	r3, r2, r1
 80039e0:	4619      	mov	r1, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f04f 0400 	mov.w	r4, #0
 80039e8:	461a      	mov	r2, r3
 80039ea:	4623      	mov	r3, r4
 80039ec:	f7fd f8d4 	bl	8000b98 <__aeabi_uldivmod>
 80039f0:	4603      	mov	r3, r0
 80039f2:	460c      	mov	r4, r1
 80039f4:	617b      	str	r3, [r7, #20]
 80039f6:	e04c      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039f8:	4a31      	ldr	r2, [pc, #196]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 80039fa:	6852      	ldr	r2, [r2, #4]
 80039fc:	0992      	lsrs	r2, r2, #6
 80039fe:	4611      	mov	r1, r2
 8003a00:	f04f 0200 	mov.w	r2, #0
 8003a04:	f240 15ff 	movw	r5, #511	; 0x1ff
 8003a08:	f04f 0600 	mov.w	r6, #0
 8003a0c:	ea05 0501 	and.w	r5, r5, r1
 8003a10:	ea06 0602 	and.w	r6, r6, r2
 8003a14:	4629      	mov	r1, r5
 8003a16:	4632      	mov	r2, r6
 8003a18:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8003a1c:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8003a20:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8003a24:	4651      	mov	r1, sl
 8003a26:	465a      	mov	r2, fp
 8003a28:	46aa      	mov	sl, r5
 8003a2a:	46b3      	mov	fp, r6
 8003a2c:	4655      	mov	r5, sl
 8003a2e:	465e      	mov	r6, fp
 8003a30:	1b4d      	subs	r5, r1, r5
 8003a32:	eb62 0606 	sbc.w	r6, r2, r6
 8003a36:	4629      	mov	r1, r5
 8003a38:	4632      	mov	r2, r6
 8003a3a:	0194      	lsls	r4, r2, #6
 8003a3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003a40:	018b      	lsls	r3, r1, #6
 8003a42:	1a5b      	subs	r3, r3, r1
 8003a44:	eb64 0402 	sbc.w	r4, r4, r2
 8003a48:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8003a4c:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8003a50:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8003a54:	4643      	mov	r3, r8
 8003a56:	464c      	mov	r4, r9
 8003a58:	4655      	mov	r5, sl
 8003a5a:	465e      	mov	r6, fp
 8003a5c:	18ed      	adds	r5, r5, r3
 8003a5e:	eb46 0604 	adc.w	r6, r6, r4
 8003a62:	462b      	mov	r3, r5
 8003a64:	4634      	mov	r4, r6
 8003a66:	02a2      	lsls	r2, r4, #10
 8003a68:	607a      	str	r2, [r7, #4]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	029b      	lsls	r3, r3, #10
 8003a74:	603b      	str	r3, [r7, #0]
 8003a76:	e897 0018 	ldmia.w	r7, {r3, r4}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f04f 0400 	mov.w	r4, #0
 8003a84:	461a      	mov	r2, r3
 8003a86:	4623      	mov	r3, r4
 8003a88:	f7fd f886 	bl	8000b98 <__aeabi_uldivmod>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	460c      	mov	r4, r1
 8003a90:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a92:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	0c1b      	lsrs	r3, r3, #16
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aaa:	613b      	str	r3, [r7, #16]
      break;
 8003aac:	e002      	b.n	8003ab4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003aae:	4b05      	ldr	r3, [pc, #20]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003ab0:	613b      	str	r3, [r7, #16]
      break;
 8003ab2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ab4:	693b      	ldr	r3, [r7, #16]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	00f42400 	.word	0x00f42400
 8003ac8:	017d7840 	.word	0x017d7840

08003acc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad0:	4b03      	ldr	r3, [pc, #12]	; (8003ae0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	200008c8 	.word	0x200008c8

08003ae4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ae8:	f7ff fff0 	bl	8003acc <HAL_RCC_GetHCLKFreq>
 8003aec:	4601      	mov	r1, r0
 8003aee:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	0a9b      	lsrs	r3, r3, #10
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	4a03      	ldr	r2, [pc, #12]	; (8003b08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003afa:	5cd3      	ldrb	r3, [r2, r3]
 8003afc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40023800 	.word	0x40023800
 8003b08:	0800ce60 	.word	0x0800ce60

08003b0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b10:	f7ff ffdc 	bl	8003acc <HAL_RCC_GetHCLKFreq>
 8003b14:	4601      	mov	r1, r0
 8003b16:	4b05      	ldr	r3, [pc, #20]	; (8003b2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	0b5b      	lsrs	r3, r3, #13
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	4a03      	ldr	r2, [pc, #12]	; (8003b30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b22:	5cd3      	ldrb	r3, [r2, r3]
 8003b24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	0800ce60 	.word	0x0800ce60

08003b34 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e01d      	b.n	8003b82 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d106      	bne.n	8003b60 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f006 ff60 	bl	800aa20 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2202      	movs	r2, #2
 8003b64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	3304      	adds	r3, #4
 8003b70:	4619      	mov	r1, r3
 8003b72:	4610      	mov	r0, r2
 8003b74:	f000 fd94 	bl	80046a0 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_TIM_Base_Start>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b083      	sub	sp, #12
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2202      	movs	r2, #2
 8003b96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6812      	ldr	r2, [r2, #0]
 8003ba2:	6812      	ldr	r2, [r2, #0]
 8003ba4:	f042 0201 	orr.w	r2, r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e01d      	b.n	8003c0e <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d106      	bne.n	8003bec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f815 	bl	8003c16 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4610      	mov	r0, r2
 8003c00:	f000 fd4e 	bl	80046a0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}  
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_TIM_PWM_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b083      	sub	sp, #12
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
	...

08003c2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	6839      	ldr	r1, [r7, #0]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 fecc 	bl	80049dc <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a10      	ldr	r2, [pc, #64]	; (8003c8c <HAL_TIM_PWM_Start+0x60>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d004      	beq.n	8003c58 <HAL_TIM_PWM_Start+0x2c>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a0f      	ldr	r2, [pc, #60]	; (8003c90 <HAL_TIM_PWM_Start+0x64>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d101      	bne.n	8003c5c <HAL_TIM_PWM_Start+0x30>
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e000      	b.n	8003c5e <HAL_TIM_PWM_Start+0x32>
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d007      	beq.n	8003c72 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	6812      	ldr	r2, [r2, #0]
 8003c6a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003c6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c70:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6812      	ldr	r2, [r2, #0]
 8003c7a:	6812      	ldr	r2, [r2, #0]
 8003c7c:	f042 0201 	orr.w	r2, r2, #1
 8003c80:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
} 
 8003c84:	4618      	mov	r0, r3
 8003c86:	3708      	adds	r7, #8
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	40010000 	.word	0x40010000
 8003c90:	40010400 	.word	0x40010400

08003c94 <HAL_TIM_IC_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e01d      	b.n	8003ce2 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d106      	bne.n	8003cc0 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f815 	bl	8003cea <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	3304      	adds	r3, #4
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	f000 fce4 	bl	80046a0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <HAL_TIM_IC_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
	...

08003d00 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b0c      	cmp	r3, #12
 8003d0e:	d841      	bhi.n	8003d94 <HAL_TIM_IC_Start_IT+0x94>
 8003d10:	a201      	add	r2, pc, #4	; (adr r2, 8003d18 <HAL_TIM_IC_Start_IT+0x18>)
 8003d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d16:	bf00      	nop
 8003d18:	08003d4d 	.word	0x08003d4d
 8003d1c:	08003d95 	.word	0x08003d95
 8003d20:	08003d95 	.word	0x08003d95
 8003d24:	08003d95 	.word	0x08003d95
 8003d28:	08003d5f 	.word	0x08003d5f
 8003d2c:	08003d95 	.word	0x08003d95
 8003d30:	08003d95 	.word	0x08003d95
 8003d34:	08003d95 	.word	0x08003d95
 8003d38:	08003d71 	.word	0x08003d71
 8003d3c:	08003d95 	.word	0x08003d95
 8003d40:	08003d95 	.word	0x08003d95
 8003d44:	08003d95 	.word	0x08003d95
 8003d48:	08003d83 	.word	0x08003d83
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6812      	ldr	r2, [r2, #0]
 8003d54:	68d2      	ldr	r2, [r2, #12]
 8003d56:	f042 0202 	orr.w	r2, r2, #2
 8003d5a:	60da      	str	r2, [r3, #12]
    }
    break;
 8003d5c:	e01b      	b.n	8003d96 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6812      	ldr	r2, [r2, #0]
 8003d66:	68d2      	ldr	r2, [r2, #12]
 8003d68:	f042 0204 	orr.w	r2, r2, #4
 8003d6c:	60da      	str	r2, [r3, #12]
    }
    break;
 8003d6e:	e012      	b.n	8003d96 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	68d2      	ldr	r2, [r2, #12]
 8003d7a:	f042 0208 	orr.w	r2, r2, #8
 8003d7e:	60da      	str	r2, [r3, #12]
    }
    break;
 8003d80:	e009      	b.n	8003d96 <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6812      	ldr	r2, [r2, #0]
 8003d8a:	68d2      	ldr	r2, [r2, #12]
 8003d8c:	f042 0210 	orr.w	r2, r2, #16
 8003d90:	60da      	str	r2, [r3, #12]
    }
    break;
 8003d92:	e000      	b.n	8003d96 <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 8003d94:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	6839      	ldr	r1, [r7, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fe1c 	bl	80049dc <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6812      	ldr	r2, [r2, #0]
 8003dac:	6812      	ldr	r2, [r2, #0]
 8003dae:	f042 0201 	orr.w	r2, r2, #1
 8003db2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 8003db4:	2300      	movs	r3, #0
} 
 8003db6:	4618      	mov	r0, r3
 8003db8:	3708      	adds	r7, #8
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop

08003dc0 <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60fb      	str	r3, [r7, #12]
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e081      	b.n	8003ee4 <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d106      	bne.n	8003dfa <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f006 fea1 	bl	800ab3c <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	6892      	ldr	r2, [r2, #8]
 8003e0c:	f022 0207 	bic.w	r2, r2, #7
 8003e10:	609a      	str	r2, [r3, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	3304      	adds	r3, #4
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	f000 fc3f 	bl	80046a0 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6a1b      	ldr	r3, [r3, #32]
 8003e38:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e4a:	f023 0303 	bic.w	r3, r3, #3
 8003e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	021b      	lsls	r3, r3, #8
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	613b      	str	r3, [r7, #16]
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003e68:	f023 030c 	bic.w	r3, r3, #12
 8003e6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	021b      	lsls	r3, r3, #8
 8003e84:	4313      	orrs	r3, r2
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	011a      	lsls	r2, r3, #4
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	031b      	lsls	r3, r3, #12
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003ea6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003eae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	011b      	lsls	r3, r3, #4
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <HAL_TIM_Encoder_Start+0x16>
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d008      	beq.n	8003f12 <HAL_TIM_Encoder_Start+0x26>
 8003f00:	e00f      	b.n	8003f22 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2201      	movs	r2, #1
 8003f08:	2100      	movs	r1, #0
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 fd66 	bl	80049dc <TIM_CCxChannelCmd>
      break; 
 8003f10:	e016      	b.n	8003f40 <HAL_TIM_Encoder_Start+0x54>
    }
    case TIM_CHANNEL_2:
    { 
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2201      	movs	r2, #1
 8003f18:	2104      	movs	r1, #4
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 fd5e 	bl	80049dc <TIM_CCxChannelCmd>
      break;
 8003f20:	e00e      	b.n	8003f40 <HAL_TIM_Encoder_Start+0x54>
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2201      	movs	r2, #1
 8003f28:	2100      	movs	r1, #0
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 fd56 	bl	80049dc <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2201      	movs	r2, #1
 8003f36:	2104      	movs	r1, #4
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 fd4f 	bl	80049dc <TIM_CCxChannelCmd>
     break; 
 8003f3e:	bf00      	nop
    }
  }  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	6812      	ldr	r2, [r2, #0]
 8003f4a:	f042 0201 	orr.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b082      	sub	sp, #8
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d122      	bne.n	8003fb6 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d11b      	bne.n	8003fb6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f06f 0202 	mvn.w	r2, #2
 8003f86:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	f003 0303 	and.w	r3, r3, #3
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d003      	beq.n	8003fa4 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f002 fdc5 	bl	8006b2c <HAL_TIM_IC_CaptureCallback>
 8003fa2:	e005      	b.n	8003fb0 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fb5d 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 fb64 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b04      	cmp	r3, #4
 8003fc2:	d122      	bne.n	800400a <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d11b      	bne.n	800400a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f06f 0204 	mvn.w	r2, #4
 8003fda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2202      	movs	r2, #2
 8003fe0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d003      	beq.n	8003ff8 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f002 fd9b 	bl	8006b2c <HAL_TIM_IC_CaptureCallback>
 8003ff6:	e005      	b.n	8004004 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 fb33 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 fb3a 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f003 0308 	and.w	r3, r3, #8
 8004014:	2b08      	cmp	r3, #8
 8004016:	d122      	bne.n	800405e <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b08      	cmp	r3, #8
 8004024:	d11b      	bne.n	800405e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f06f 0208 	mvn.w	r2, #8
 800402e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2204      	movs	r2, #4
 8004034:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f002 fd71 	bl	8006b2c <HAL_TIM_IC_CaptureCallback>
 800404a:	e005      	b.n	8004058 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fb09 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 fb10 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	f003 0310 	and.w	r3, r3, #16
 8004068:	2b10      	cmp	r3, #16
 800406a:	d122      	bne.n	80040b2 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f003 0310 	and.w	r3, r3, #16
 8004076:	2b10      	cmp	r3, #16
 8004078:	d11b      	bne.n	80040b2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f06f 0210 	mvn.w	r2, #16
 8004082:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2208      	movs	r2, #8
 8004088:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004094:	2b00      	cmp	r3, #0
 8004096:	d003      	beq.n	80040a0 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f002 fd47 	bl	8006b2c <HAL_TIM_IC_CaptureCallback>
 800409e:	e005      	b.n	80040ac <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 fadf 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 fae6 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d10e      	bne.n	80040de <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d107      	bne.n	80040de <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f06f 0201 	mvn.w	r2, #1
 80040d6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 fab9 	bl	8004650 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e8:	2b80      	cmp	r3, #128	; 0x80
 80040ea:	d10e      	bne.n	800410a <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040f6:	2b80      	cmp	r3, #128	; 0x80
 80040f8:	d107      	bne.n	800410a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004102:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f001 f877 	bl	80051f8 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004114:	2b40      	cmp	r3, #64	; 0x40
 8004116:	d10e      	bne.n	8004136 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004122:	2b40      	cmp	r3, #64	; 0x40
 8004124:	d107      	bne.n	8004136 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800412e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 faab 	bl	800468c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	691b      	ldr	r3, [r3, #16]
 800413c:	f003 0320 	and.w	r3, r3, #32
 8004140:	2b20      	cmp	r3, #32
 8004142:	d10e      	bne.n	8004162 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f003 0320 	and.w	r3, r3, #32
 800414e:	2b20      	cmp	r3, #32
 8004150:	d107      	bne.n	8004162 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f06f 0220 	mvn.w	r2, #32
 800415a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f001 f841 	bl	80051e4 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8004162:	bf00      	nop
 8004164:	3708      	adds	r7, #8
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b084      	sub	sp, #16
 800416e:	af00      	add	r7, sp, #0
 8004170:	60f8      	str	r0, [r7, #12]
 8004172:	60b9      	str	r1, [r7, #8]
 8004174:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004180:	2302      	movs	r3, #2
 8004182:	e08a      	b.n	800429a <HAL_TIM_IC_ConfigChannel+0x130>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2202      	movs	r2, #2
 8004190:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d11b      	bne.n	80041d2 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6818      	ldr	r0, [r3, #0]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	6819      	ldr	r1, [r3, #0]
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	f000 fb23 	bl	80047f4 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	6812      	ldr	r2, [r2, #0]
 80041b6:	6992      	ldr	r2, [r2, #24]
 80041b8:	f022 020c 	bic.w	r2, r2, #12
 80041bc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	6812      	ldr	r2, [r2, #0]
 80041c6:	6991      	ldr	r1, [r2, #24]
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	6892      	ldr	r2, [r2, #8]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	619a      	str	r2, [r3, #24]
 80041d0:	e05a      	b.n	8004288 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d11c      	bne.n	8004212 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	6819      	ldr	r1, [r3, #0]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f000 fe26 	bl	8004e38 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	6812      	ldr	r2, [r2, #0]
 80041f4:	6992      	ldr	r2, [r2, #24]
 80041f6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80041fa:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	6812      	ldr	r2, [r2, #0]
 8004204:	6991      	ldr	r1, [r2, #24]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	6892      	ldr	r2, [r2, #8]
 800420a:	0212      	lsls	r2, r2, #8
 800420c:	430a      	orrs	r2, r1
 800420e:	619a      	str	r2, [r3, #24]
 8004210:	e03a      	b.n	8004288 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b08      	cmp	r3, #8
 8004216:	d11b      	bne.n	8004250 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6818      	ldr	r0, [r3, #0]
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	6819      	ldr	r1, [r3, #0]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f000 fe7b 	bl	8004f22 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	69d2      	ldr	r2, [r2, #28]
 8004236:	f022 020c 	bic.w	r2, r2, #12
 800423a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	6812      	ldr	r2, [r2, #0]
 8004244:	69d1      	ldr	r1, [r2, #28]
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	6892      	ldr	r2, [r2, #8]
 800424a:	430a      	orrs	r2, r1
 800424c:	61da      	str	r2, [r3, #28]
 800424e:	e01b      	b.n	8004288 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6818      	ldr	r0, [r3, #0]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	6819      	ldr	r1, [r3, #0]
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	f000 fe9f 	bl	8004fa2 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	6812      	ldr	r2, [r2, #0]
 800426c:	69d2      	ldr	r2, [r2, #28]
 800426e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004272:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	6812      	ldr	r2, [r2, #0]
 800427c:	69d1      	ldr	r1, [r2, #28]
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	6892      	ldr	r2, [r2, #8]
 8004282:	0212      	lsls	r2, r2, #8
 8004284:	430a      	orrs	r2, r1
 8004286:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
	...

080042a4 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d101      	bne.n	80042be <HAL_TIM_PWM_ConfigChannel+0x1a>
 80042ba:	2302      	movs	r3, #2
 80042bc:	e0b4      	b.n	8004428 <HAL_TIM_PWM_ConfigChannel+0x184>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2202      	movs	r2, #2
 80042ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b0c      	cmp	r3, #12
 80042d2:	f200 809f 	bhi.w	8004414 <HAL_TIM_PWM_ConfigChannel+0x170>
 80042d6:	a201      	add	r2, pc, #4	; (adr r2, 80042dc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80042d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042dc:	08004311 	.word	0x08004311
 80042e0:	08004415 	.word	0x08004415
 80042e4:	08004415 	.word	0x08004415
 80042e8:	08004415 	.word	0x08004415
 80042ec:	08004351 	.word	0x08004351
 80042f0:	08004415 	.word	0x08004415
 80042f4:	08004415 	.word	0x08004415
 80042f8:	08004415 	.word	0x08004415
 80042fc:	08004393 	.word	0x08004393
 8004300:	08004415 	.word	0x08004415
 8004304:	08004415 	.word	0x08004415
 8004308:	08004415 	.word	0x08004415
 800430c:	080043d3 	.word	0x080043d3
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68b9      	ldr	r1, [r7, #8]
 8004316:	4618      	mov	r0, r3
 8004318:	f000 fb84 	bl	8004a24 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	6812      	ldr	r2, [r2, #0]
 8004324:	6992      	ldr	r2, [r2, #24]
 8004326:	f042 0208 	orr.w	r2, r2, #8
 800432a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	6812      	ldr	r2, [r2, #0]
 8004334:	6992      	ldr	r2, [r2, #24]
 8004336:	f022 0204 	bic.w	r2, r2, #4
 800433a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	6812      	ldr	r2, [r2, #0]
 8004344:	6991      	ldr	r1, [r2, #24]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	6912      	ldr	r2, [r2, #16]
 800434a:	430a      	orrs	r2, r1
 800434c:	619a      	str	r2, [r3, #24]
    }
    break;
 800434e:	e062      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68b9      	ldr	r1, [r7, #8]
 8004356:	4618      	mov	r0, r3
 8004358:	f000 fac8 	bl	80048ec <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	6812      	ldr	r2, [r2, #0]
 8004364:	6992      	ldr	r2, [r2, #24]
 8004366:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800436a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68fa      	ldr	r2, [r7, #12]
 8004372:	6812      	ldr	r2, [r2, #0]
 8004374:	6992      	ldr	r2, [r2, #24]
 8004376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	6812      	ldr	r2, [r2, #0]
 8004384:	6991      	ldr	r1, [r2, #24]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	6912      	ldr	r2, [r2, #16]
 800438a:	0212      	lsls	r2, r2, #8
 800438c:	430a      	orrs	r2, r1
 800438e:	619a      	str	r2, [r3, #24]
    }
    break;
 8004390:	e041      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	4618      	mov	r0, r3
 800439a:	f000 fbb7 	bl	8004b0c <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	6812      	ldr	r2, [r2, #0]
 80043a6:	69d2      	ldr	r2, [r2, #28]
 80043a8:	f042 0208 	orr.w	r2, r2, #8
 80043ac:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	6812      	ldr	r2, [r2, #0]
 80043b6:	69d2      	ldr	r2, [r2, #28]
 80043b8:	f022 0204 	bic.w	r2, r2, #4
 80043bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	6812      	ldr	r2, [r2, #0]
 80043c6:	69d1      	ldr	r1, [r2, #28]
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	6912      	ldr	r2, [r2, #16]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	61da      	str	r2, [r3, #28]
    }
    break;
 80043d0:	e021      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68b9      	ldr	r1, [r7, #8]
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 fc0f 	bl	8004bfc <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	6812      	ldr	r2, [r2, #0]
 80043e6:	69d2      	ldr	r2, [r2, #28]
 80043e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043ec:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	6812      	ldr	r2, [r2, #0]
 80043f6:	69d2      	ldr	r2, [r2, #28]
 80043f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	69d1      	ldr	r1, [r2, #28]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	6912      	ldr	r2, [r2, #16]
 800440c:	0212      	lsls	r2, r2, #8
 800440e:	430a      	orrs	r2, r1
 8004410:	61da      	str	r2, [r3, #28]
    }
    break;
 8004412:	e000      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8004414:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <HAL_TIM_ConfigClockSource+0x1c>
 8004448:	2302      	movs	r3, #2
 800444a:	e0c8      	b.n	80045de <HAL_TIM_ConfigClockSource+0x1ae>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2202      	movs	r2, #2
 8004458:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800446a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004472:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b40      	cmp	r3, #64	; 0x40
 8004482:	d077      	beq.n	8004574 <HAL_TIM_ConfigClockSource+0x144>
 8004484:	2b40      	cmp	r3, #64	; 0x40
 8004486:	d80e      	bhi.n	80044a6 <HAL_TIM_ConfigClockSource+0x76>
 8004488:	2b10      	cmp	r3, #16
 800448a:	f000 808a 	beq.w	80045a2 <HAL_TIM_ConfigClockSource+0x172>
 800448e:	2b10      	cmp	r3, #16
 8004490:	d802      	bhi.n	8004498 <HAL_TIM_ConfigClockSource+0x68>
 8004492:	2b00      	cmp	r3, #0
 8004494:	d07e      	beq.n	8004594 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8004496:	e099      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8004498:	2b20      	cmp	r3, #32
 800449a:	f000 8089 	beq.w	80045b0 <HAL_TIM_ConfigClockSource+0x180>
 800449e:	2b30      	cmp	r3, #48	; 0x30
 80044a0:	f000 808d 	beq.w	80045be <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 80044a4:	e092      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80044a6:	2b70      	cmp	r3, #112	; 0x70
 80044a8:	d016      	beq.n	80044d8 <HAL_TIM_ConfigClockSource+0xa8>
 80044aa:	2b70      	cmp	r3, #112	; 0x70
 80044ac:	d804      	bhi.n	80044b8 <HAL_TIM_ConfigClockSource+0x88>
 80044ae:	2b50      	cmp	r3, #80	; 0x50
 80044b0:	d040      	beq.n	8004534 <HAL_TIM_ConfigClockSource+0x104>
 80044b2:	2b60      	cmp	r3, #96	; 0x60
 80044b4:	d04e      	beq.n	8004554 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 80044b6:	e089      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80044b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044bc:	d003      	beq.n	80044c6 <HAL_TIM_ConfigClockSource+0x96>
 80044be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044c2:	d024      	beq.n	800450e <HAL_TIM_ConfigClockSource+0xde>
    break;    
 80044c4:	e082      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	6812      	ldr	r2, [r2, #0]
 80044ce:	6892      	ldr	r2, [r2, #8]
 80044d0:	f022 0207 	bic.w	r2, r2, #7
 80044d4:	609a      	str	r2, [r3, #8]
    break;
 80044d6:	e079      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	6899      	ldr	r1, [r3, #8]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	f000 fdbc 	bl	8005064 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044fa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004502:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	609a      	str	r2, [r3, #8]
    break;
 800450c:	e05e      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6818      	ldr	r0, [r3, #0]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6899      	ldr	r1, [r3, #8]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f000 fda1 	bl	8005064 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6812      	ldr	r2, [r2, #0]
 800452a:	6892      	ldr	r2, [r2, #8]
 800452c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004530:	609a      	str	r2, [r3, #8]
    break;
 8004532:	e04b      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6818      	ldr	r0, [r3, #0]
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	6859      	ldr	r1, [r3, #4]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	461a      	mov	r2, r3
 8004542:	f000 fc46 	bl	8004dd2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2150      	movs	r1, #80	; 0x50
 800454c:	4618      	mov	r0, r3
 800454e:	f000 fd69 	bl	8005024 <TIM_ITRx_SetConfig>
    break;
 8004552:	e03b      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6818      	ldr	r0, [r3, #0]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	6859      	ldr	r1, [r3, #4]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	461a      	mov	r2, r3
 8004562:	f000 fcaa 	bl	8004eba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2160      	movs	r1, #96	; 0x60
 800456c:	4618      	mov	r0, r3
 800456e:	f000 fd59 	bl	8005024 <TIM_ITRx_SetConfig>
    break;
 8004572:	e02b      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	6859      	ldr	r1, [r3, #4]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	461a      	mov	r2, r3
 8004582:	f000 fc26 	bl	8004dd2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2140      	movs	r1, #64	; 0x40
 800458c:	4618      	mov	r0, r3
 800458e:	f000 fd49 	bl	8005024 <TIM_ITRx_SetConfig>
    break;
 8004592:	e01b      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2100      	movs	r1, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f000 fd42 	bl	8005024 <TIM_ITRx_SetConfig>
    break;
 80045a0:	e014      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2110      	movs	r1, #16
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 fd3b 	bl	8005024 <TIM_ITRx_SetConfig>
    break;
 80045ae:	e00d      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2120      	movs	r1, #32
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fd34 	bl	8005024 <TIM_ITRx_SetConfig>
    break;
 80045bc:	e006      	b.n	80045cc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2130      	movs	r1, #48	; 0x30
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 fd2d 	bl	8005024 <TIM_ITRx_SetConfig>
    break;
 80045ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1). 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b082      	sub	sp, #8
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
   
  __HAL_LOCK(htim);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d101      	bne.n	80045fe <HAL_TIM_SlaveConfigSynchronization+0x18>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e024      	b.n	8004648 <HAL_TIM_SlaveConfigSynchronization+0x62>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2202      	movs	r2, #2
 800460a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 800460e:	6839      	ldr	r1, [r7, #0]
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 fb53 	bl	8004cbc <TIM_SlaveTimer_SetConfig>
  
  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	6812      	ldr	r2, [r2, #0]
 800461e:	68d2      	ldr	r2, [r2, #12]
 8004620:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004624:	60da      	str	r2, [r3, #12]
  
  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6812      	ldr	r2, [r2, #0]
 800462e:	68d2      	ldr	r2, [r2, #12]
 8004630:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004634:	60da      	str	r2, [r3, #12]
  
  htim->State = HAL_TIM_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
     
  __HAL_UNLOCK(htim);  
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8004646:	2300      	movs	r3, #0
} 
 8004648:	4618      	mov	r0, r3
 800464a:	3708      	adds	r7, #8
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80046aa:	2300      	movs	r3, #0
 80046ac:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a44      	ldr	r2, [pc, #272]	; (80047c8 <TIM_Base_SetConfig+0x128>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d013      	beq.n	80046e4 <TIM_Base_SetConfig+0x44>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c2:	d00f      	beq.n	80046e4 <TIM_Base_SetConfig+0x44>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a41      	ldr	r2, [pc, #260]	; (80047cc <TIM_Base_SetConfig+0x12c>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d00b      	beq.n	80046e4 <TIM_Base_SetConfig+0x44>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a40      	ldr	r2, [pc, #256]	; (80047d0 <TIM_Base_SetConfig+0x130>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d007      	beq.n	80046e4 <TIM_Base_SetConfig+0x44>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a3f      	ldr	r2, [pc, #252]	; (80047d4 <TIM_Base_SetConfig+0x134>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d003      	beq.n	80046e4 <TIM_Base_SetConfig+0x44>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a3e      	ldr	r2, [pc, #248]	; (80047d8 <TIM_Base_SetConfig+0x138>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d101      	bne.n	80046e8 <TIM_Base_SetConfig+0x48>
 80046e4:	2301      	movs	r3, #1
 80046e6:	e000      	b.n	80046ea <TIM_Base_SetConfig+0x4a>
 80046e8:	2300      	movs	r3, #0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d008      	beq.n	8004700 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a31      	ldr	r2, [pc, #196]	; (80047c8 <TIM_Base_SetConfig+0x128>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d02b      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470e:	d027      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a2e      	ldr	r2, [pc, #184]	; (80047cc <TIM_Base_SetConfig+0x12c>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d023      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a2d      	ldr	r2, [pc, #180]	; (80047d0 <TIM_Base_SetConfig+0x130>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d01f      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a2c      	ldr	r2, [pc, #176]	; (80047d4 <TIM_Base_SetConfig+0x134>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d01b      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a2b      	ldr	r2, [pc, #172]	; (80047d8 <TIM_Base_SetConfig+0x138>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d017      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a2a      	ldr	r2, [pc, #168]	; (80047dc <TIM_Base_SetConfig+0x13c>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d013      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a29      	ldr	r2, [pc, #164]	; (80047e0 <TIM_Base_SetConfig+0x140>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d00f      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a28      	ldr	r2, [pc, #160]	; (80047e4 <TIM_Base_SetConfig+0x144>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00b      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a27      	ldr	r2, [pc, #156]	; (80047e8 <TIM_Base_SetConfig+0x148>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d007      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a26      	ldr	r2, [pc, #152]	; (80047ec <TIM_Base_SetConfig+0x14c>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d003      	beq.n	8004760 <TIM_Base_SetConfig+0xc0>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a25      	ldr	r2, [pc, #148]	; (80047f0 <TIM_Base_SetConfig+0x150>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d101      	bne.n	8004764 <TIM_Base_SetConfig+0xc4>
 8004760:	2301      	movs	r3, #1
 8004762:	e000      	b.n	8004766 <TIM_Base_SetConfig+0xc6>
 8004764:	2300      	movs	r3, #0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d008      	beq.n	800477c <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	689a      	ldr	r2, [r3, #8]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a0c      	ldr	r2, [pc, #48]	; (80047c8 <TIM_Base_SetConfig+0x128>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d003      	beq.n	80047a2 <TIM_Base_SetConfig+0x102>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a0e      	ldr	r2, [pc, #56]	; (80047d8 <TIM_Base_SetConfig+0x138>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d101      	bne.n	80047a6 <TIM_Base_SetConfig+0x106>
 80047a2:	2301      	movs	r3, #1
 80047a4:	e000      	b.n	80047a8 <TIM_Base_SetConfig+0x108>
 80047a6:	2300      	movs	r3, #0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	691a      	ldr	r2, [r3, #16]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	615a      	str	r2, [r3, #20]
}
 80047ba:	bf00      	nop
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	40010000 	.word	0x40010000
 80047cc:	40000400 	.word	0x40000400
 80047d0:	40000800 	.word	0x40000800
 80047d4:	40000c00 	.word	0x40000c00
 80047d8:	40010400 	.word	0x40010400
 80047dc:	40014000 	.word	0x40014000
 80047e0:	40014400 	.word	0x40014400
 80047e4:	40014800 	.word	0x40014800
 80047e8:	40001800 	.word	0x40001800
 80047ec:	40001c00 	.word	0x40001c00
 80047f0:	40002000 	.word	0x40002000

080047f4 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b087      	sub	sp, #28
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
 8004800:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004806:	2300      	movs	r3, #0
 8004808:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	f023 0201 	bic.w	r2, r3, #1
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	4a2a      	ldr	r2, [pc, #168]	; (80048d0 <TIM_TI1_SetConfig+0xdc>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d01b      	beq.n	8004862 <TIM_TI1_SetConfig+0x6e>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004830:	d017      	beq.n	8004862 <TIM_TI1_SetConfig+0x6e>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	4a27      	ldr	r2, [pc, #156]	; (80048d4 <TIM_TI1_SetConfig+0xe0>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d013      	beq.n	8004862 <TIM_TI1_SetConfig+0x6e>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	4a26      	ldr	r2, [pc, #152]	; (80048d8 <TIM_TI1_SetConfig+0xe4>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00f      	beq.n	8004862 <TIM_TI1_SetConfig+0x6e>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4a25      	ldr	r2, [pc, #148]	; (80048dc <TIM_TI1_SetConfig+0xe8>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00b      	beq.n	8004862 <TIM_TI1_SetConfig+0x6e>
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	4a24      	ldr	r2, [pc, #144]	; (80048e0 <TIM_TI1_SetConfig+0xec>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d007      	beq.n	8004862 <TIM_TI1_SetConfig+0x6e>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4a23      	ldr	r2, [pc, #140]	; (80048e4 <TIM_TI1_SetConfig+0xf0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d003      	beq.n	8004862 <TIM_TI1_SetConfig+0x6e>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4a22      	ldr	r2, [pc, #136]	; (80048e8 <TIM_TI1_SetConfig+0xf4>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d101      	bne.n	8004866 <TIM_TI1_SetConfig+0x72>
 8004862:	2301      	movs	r3, #1
 8004864:	e000      	b.n	8004868 <TIM_TI1_SetConfig+0x74>
 8004866:	2300      	movs	r3, #0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d008      	beq.n	800487e <TIM_TI1_SetConfig+0x8a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f023 0303 	bic.w	r3, r3, #3
 8004872:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	e007      	b.n	800488e <TIM_TI1_SetConfig+0x9a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f023 0303 	bic.w	r3, r3, #3
 8004884:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004894:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	b2db      	uxtb	r3, r3
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	4313      	orrs	r3, r2
 80048a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f023 030a 	bic.w	r3, r3, #10
 80048a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	f003 030a 	and.w	r3, r3, #10
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	621a      	str	r2, [r3, #32]
}
 80048c2:	bf00      	nop
 80048c4:	371c      	adds	r7, #28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	40010000 	.word	0x40010000
 80048d4:	40000400 	.word	0x40000400
 80048d8:	40000800 	.word	0x40000800
 80048dc:	40000c00 	.word	0x40000c00
 80048e0:	40010400 	.word	0x40010400
 80048e4:	40014000 	.word	0x40014000
 80048e8:	40001800 	.word	0x40001800

080048ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b087      	sub	sp, #28
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80048fa:	2300      	movs	r3, #0
 80048fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	f023 0210 	bic.w	r2, r3, #16
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800492e:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	021b      	lsls	r3, r3, #8
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	4313      	orrs	r3, r2
 800493a:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f023 0320 	bic.w	r3, r3, #32
 8004942:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	4313      	orrs	r3, r2
 800494e:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a20      	ldr	r2, [pc, #128]	; (80049d4 <TIM_OC2_SetConfig+0xe8>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d003      	beq.n	8004960 <TIM_OC2_SetConfig+0x74>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a1f      	ldr	r2, [pc, #124]	; (80049d8 <TIM_OC2_SetConfig+0xec>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d101      	bne.n	8004964 <TIM_OC2_SetConfig+0x78>
 8004960:	2301      	movs	r3, #1
 8004962:	e000      	b.n	8004966 <TIM_OC2_SetConfig+0x7a>
 8004964:	2300      	movs	r3, #0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d021      	beq.n	80049ae <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004970:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	011b      	lsls	r3, r3, #4
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	4313      	orrs	r3, r2
 800497c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004984:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800498c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	621a      	str	r2, [r3, #32]
}
 80049c8:	bf00      	nop
 80049ca:	371c      	adds	r7, #28
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	40010000 	.word	0x40010000
 80049d8:	40010400 	.word	0x40010400

080049dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80049ec:	2201      	movs	r2, #1
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	fa02 f303 	lsl.w	r3, r2, r3
 80049f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6a1a      	ldr	r2, [r3, #32]
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	43db      	mvns	r3, r3
 80049fe:	401a      	ands	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6a1a      	ldr	r2, [r3, #32]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a10:	431a      	orrs	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	621a      	str	r2, [r3, #32]
}
 8004a16:	bf00      	nop
 8004a18:	371c      	adds	r7, #28
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
	...

08004a24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004a32:	2300      	movs	r3, #0
 8004a34:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8004a36:	2300      	movs	r3, #0
 8004a38:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f023 0201 	bic.w	r2, r3, #1
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0303 	bic.w	r3, r3, #3
 8004a66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f023 0302 	bic.w	r3, r3, #2
 8004a78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a1f      	ldr	r2, [pc, #124]	; (8004b04 <TIM_OC1_SetConfig+0xe0>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d003      	beq.n	8004a94 <TIM_OC1_SetConfig+0x70>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a1e      	ldr	r2, [pc, #120]	; (8004b08 <TIM_OC1_SetConfig+0xe4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d101      	bne.n	8004a98 <TIM_OC1_SetConfig+0x74>
 8004a94:	2301      	movs	r3, #1
 8004a96:	e000      	b.n	8004a9a <TIM_OC1_SetConfig+0x76>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d01e      	beq.n	8004adc <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f023 0308 	bic.w	r3, r3, #8
 8004aa4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	f023 0304 	bic.w	r3, r3, #4
 8004ab6:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004abe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685a      	ldr	r2, [r3, #4]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	621a      	str	r2, [r3, #32]
} 
 8004af6:	bf00      	nop
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	40010000 	.word	0x40010000
 8004b08:	40010400 	.word	0x40010400

08004b0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8004b1e:	2300      	movs	r3, #0
 8004b20:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0303 	bic.w	r3, r3, #3
 8004b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	021b      	lsls	r3, r3, #8
 8004b68:	697a      	ldr	r2, [r7, #20]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a20      	ldr	r2, [pc, #128]	; (8004bf4 <TIM_OC3_SetConfig+0xe8>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d003      	beq.n	8004b7e <TIM_OC3_SetConfig+0x72>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a1f      	ldr	r2, [pc, #124]	; (8004bf8 <TIM_OC3_SetConfig+0xec>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d101      	bne.n	8004b82 <TIM_OC3_SetConfig+0x76>
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e000      	b.n	8004b84 <TIM_OC3_SetConfig+0x78>
 8004b82:	2300      	movs	r3, #0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d021      	beq.n	8004bcc <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	021b      	lsls	r3, r3, #8
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ba2:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004baa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	011b      	lsls	r3, r3, #4
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	621a      	str	r2, [r3, #32]
}
 8004be6:	bf00      	nop
 8004be8:	371c      	adds	r7, #28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	40010000 	.word	0x40010000
 8004bf8:	40010400 	.word	0x40010400

08004bfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c36:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c3e:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	021b      	lsls	r3, r3, #8
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c52:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	031b      	lsls	r3, r3, #12
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a14      	ldr	r2, [pc, #80]	; (8004cb4 <TIM_OC4_SetConfig+0xb8>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d003      	beq.n	8004c70 <TIM_OC4_SetConfig+0x74>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a13      	ldr	r2, [pc, #76]	; (8004cb8 <TIM_OC4_SetConfig+0xbc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d101      	bne.n	8004c74 <TIM_OC4_SetConfig+0x78>
 8004c70:	2301      	movs	r3, #1
 8004c72:	e000      	b.n	8004c76 <TIM_OC4_SetConfig+0x7a>
 8004c74:	2300      	movs	r3, #0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d009      	beq.n	8004c8e <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	019b      	lsls	r3, r3, #6
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	621a      	str	r2, [r3, #32]
}
 8004ca8:	bf00      	nop
 8004caa:	371c      	adds	r7, #28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	40010000 	.word	0x40010000
 8004cb8:	40010400 	.word	0x40010400

08004cbc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	60fb      	str	r3, [r7, #12]

 /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ce0:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f023 0307 	bic.w	r3, r3, #7
 8004cf2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	609a      	str	r2, [r3, #8]
  
  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2b30      	cmp	r3, #48	; 0x30
 8004d0c:	d056      	beq.n	8004dbc <TIM_SlaveTimer_SetConfig+0x100>
 8004d0e:	2b30      	cmp	r3, #48	; 0x30
 8004d10:	d806      	bhi.n	8004d20 <TIM_SlaveTimer_SetConfig+0x64>
 8004d12:	2b10      	cmp	r3, #16
 8004d14:	d054      	beq.n	8004dc0 <TIM_SlaveTimer_SetConfig+0x104>
 8004d16:	2b20      	cmp	r3, #32
 8004d18:	d054      	beq.n	8004dc4 <TIM_SlaveTimer_SetConfig+0x108>
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d054      	beq.n	8004dc8 <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;
       
  default:
    break;
 8004d1e:	e054      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8004d20:	2b50      	cmp	r3, #80	; 0x50
 8004d22:	d037      	beq.n	8004d94 <TIM_SlaveTimer_SetConfig+0xd8>
 8004d24:	2b50      	cmp	r3, #80	; 0x50
 8004d26:	d802      	bhi.n	8004d2e <TIM_SlaveTimer_SetConfig+0x72>
 8004d28:	2b40      	cmp	r3, #64	; 0x40
 8004d2a:	d010      	beq.n	8004d4e <TIM_SlaveTimer_SetConfig+0x92>
    break;
 8004d2c:	e04d      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8004d2e:	2b60      	cmp	r3, #96	; 0x60
 8004d30:	d03a      	beq.n	8004da8 <TIM_SlaveTimer_SetConfig+0xec>
 8004d32:	2b70      	cmp	r3, #112	; 0x70
 8004d34:	d000      	beq.n	8004d38 <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 8004d36:	e048      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance, 
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6818      	ldr	r0, [r3, #0]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	68d9      	ldr	r1, [r3, #12]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	f000 f98c 	bl	8005064 <TIM_ETR_SetConfig>
    break;
 8004d4c:	e03d      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6812      	ldr	r2, [r2, #0]
 8004d5e:	6a12      	ldr	r2, [r2, #32]
 8004d60:	f022 0201 	bic.w	r2, r2, #1
 8004d64:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d74:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	011b      	lsls	r3, r3, #4
 8004d7c:	693a      	ldr	r2, [r7, #16]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	621a      	str	r2, [r3, #32]
    break;
 8004d92:	e01a      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6818      	ldr	r0, [r3, #0]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	6899      	ldr	r1, [r3, #8]
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	461a      	mov	r2, r3
 8004da2:	f000 f816 	bl	8004dd2 <TIM_TI1_ConfigInputStage>
    break;
 8004da6:	e010      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6818      	ldr	r0, [r3, #0]
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	6899      	ldr	r1, [r3, #8]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	461a      	mov	r2, r3
 8004db6:	f000 f880 	bl	8004eba <TIM_TI2_ConfigInputStage>
    break;
 8004dba:	e006      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8004dbc:	bf00      	nop
 8004dbe:	e004      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8004dc0:	bf00      	nop
 8004dc2:	e002      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8004dc4:	bf00      	nop
 8004dc6:	e000      	b.n	8004dca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8004dc8:	bf00      	nop
  }
}
 8004dca:	bf00      	nop
 8004dcc:	3718      	adds	r7, #24
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b087      	sub	sp, #28
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	60f8      	str	r0, [r7, #12]
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004dde:	2300      	movs	r3, #0
 8004de0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	f023 0201 	bic.w	r2, r3, #1
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	f023 030a 	bic.w	r3, r3, #10
 8004e16:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	621a      	str	r2, [r3, #32]
}
 8004e2c:	bf00      	nop
 8004e2e:	371c      	adds	r7, #28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b087      	sub	sp, #28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8004e46:	2300      	movs	r3, #0
 8004e48:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	f023 0210 	bic.w	r2, r3, #16
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	021b      	lsls	r3, r3, #8
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e7e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	031b      	lsls	r3, r3, #12
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e92:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	621a      	str	r2, [r3, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b087      	sub	sp, #28
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f023 0210 	bic.w	r2, r3, #16
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004eec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	031b      	lsls	r3, r3, #12
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004efe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	011b      	lsls	r3, r3, #4
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	621a      	str	r2, [r3, #32]
}
 8004f16:	bf00      	nop
 8004f18:	371c      	adds	r7, #28
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr

08004f22 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f22:	b480      	push	{r7}
 8004f24:	b087      	sub	sp, #28
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	60f8      	str	r0, [r7, #12]
 8004f2a:	60b9      	str	r1, [r7, #8]
 8004f2c:	607a      	str	r2, [r7, #4]
 8004f2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8004f30:	2300      	movs	r3, #0
 8004f32:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	69db      	ldr	r3, [r3, #28]
 8004f48:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	f023 0303 	bic.w	r3, r3, #3
 8004f56:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	011b      	lsls	r3, r3, #4
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004f7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	021b      	lsls	r3, r3, #8
 8004f80:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	621a      	str	r2, [r3, #32]
}
 8004f96:	bf00      	nop
 8004f98:	371c      	adds	r7, #28
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	b087      	sub	sp, #28
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	60f8      	str	r0, [r7, #12]
 8004faa:	60b9      	str	r1, [r7, #8]
 8004fac:	607a      	str	r2, [r7, #4]
 8004fae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	69db      	ldr	r3, [r3, #28]
 8004fc8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fd6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	021b      	lsls	r3, r3, #8
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fe8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	031b      	lsls	r3, r3, #12
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004ffc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	031b      	lsls	r3, r3, #12
 8005002:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	4313      	orrs	r3, r2
 800500a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	621a      	str	r2, [r3, #32]
}
 8005018:	bf00      	nop
 800501a:	371c      	adds	r7, #28
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005040:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8005042:	887b      	ldrh	r3, [r7, #2]
 8005044:	f043 0307 	orr.w	r3, r3, #7
 8005048:	b29b      	uxth	r3, r3
 800504a:	461a      	mov	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	4313      	orrs	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	609a      	str	r2, [r3, #8]
}
 8005058:	bf00      	nop
 800505a:	3714      	adds	r7, #20
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
 8005070:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005082:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	021a      	lsls	r2, r3, #8
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	431a      	orrs	r2, r3
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	4313      	orrs	r3, r2
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	4313      	orrs	r3, r2
 8005094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	609a      	str	r2, [r3, #8]
} 
 800509c:	bf00      	nop
 800509e:	371c      	adds	r7, #28
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d101      	bne.n	80050c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050bc:	2302      	movs	r3, #2
 80050be:	e032      	b.n	8005126 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2202      	movs	r2, #2
 80050cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	6812      	ldr	r2, [r2, #0]
 80050d8:	6852      	ldr	r2, [r2, #4]
 80050da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80050de:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	6812      	ldr	r2, [r2, #0]
 80050e8:	6851      	ldr	r1, [r2, #4]
 80050ea:	683a      	ldr	r2, [r7, #0]
 80050ec:	6812      	ldr	r2, [r2, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6812      	ldr	r2, [r2, #0]
 80050fa:	6892      	ldr	r2, [r2, #8]
 80050fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005100:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6812      	ldr	r2, [r2, #0]
 800510a:	6891      	ldr	r1, [r2, #8]
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	6852      	ldr	r2, [r2, #4]
 8005110:	430a      	orrs	r2, r1
 8005112:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8005124:	2300      	movs	r3, #0
} 
 8005126:	4618      	mov	r0, r3
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8005132:	b480      	push	{r7}
 8005134:	b085      	sub	sp, #20
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800513c:	2300      	movs	r3, #0
 800513e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005146:	2b01      	cmp	r3, #1
 8005148:	d101      	bne.n	800514e <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800514a:	2302      	movs	r3, #2
 800514c:	e044      	b.n	80051d8 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	4313      	orrs	r3, r2
 8005162:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	4313      	orrs	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e03f      	b.n	800529e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d106      	bne.n	8005238 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f005 fd0c 	bl	800ac50 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2224      	movs	r2, #36	; 0x24
 800523c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	6812      	ldr	r2, [r2, #0]
 8005248:	68d2      	ldr	r2, [r2, #12]
 800524a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800524e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 fc2b 	bl	8005aac <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	6812      	ldr	r2, [r2, #0]
 800525e:	6912      	ldr	r2, [r2, #16]
 8005260:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	6812      	ldr	r2, [r2, #0]
 800526e:	6952      	ldr	r2, [r2, #20]
 8005270:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005274:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	6812      	ldr	r2, [r2, #0]
 800527e:	68d2      	ldr	r2, [r2, #12]
 8005280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005284:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2220      	movs	r2, #32
 8005290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2220      	movs	r2, #32
 8005298:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	4613      	mov	r3, r2
 80052b4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b20      	cmp	r3, #32
 80052c0:	d153      	bne.n	800536a <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d002      	beq.n	80052ce <HAL_UART_Transmit_DMA+0x26>
 80052c8:	88fb      	ldrh	r3, [r7, #6]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e04c      	b.n	800536c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_UART_Transmit_DMA+0x38>
 80052dc:	2302      	movs	r3, #2
 80052de:	e045      	b.n	800536c <HAL_UART_Transmit_DMA+0xc4>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	88fa      	ldrh	r2, [r7, #6]
 80052f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	88fa      	ldrh	r2, [r7, #6]
 80052f8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2221      	movs	r2, #33	; 0x21
 8005304:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530c:	4a19      	ldr	r2, [pc, #100]	; (8005374 <HAL_UART_Transmit_DMA+0xcc>)
 800530e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005314:	4a18      	ldr	r2, [pc, #96]	; (8005378 <HAL_UART_Transmit_DMA+0xd0>)
 8005316:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531c:	4a17      	ldr	r2, [pc, #92]	; (800537c <HAL_UART_Transmit_DMA+0xd4>)
 800531e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005324:	2200      	movs	r2, #0
 8005326:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 8005328:	f107 0308 	add.w	r3, r7, #8
 800532c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	6819      	ldr	r1, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	3304      	adds	r3, #4
 800533c:	461a      	mov	r2, r3
 800533e:	88fb      	ldrh	r3, [r7, #6]
 8005340:	f7fc fbec 	bl	8001b1c <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800534c:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	6812      	ldr	r2, [r2, #0]
 800535e:	6952      	ldr	r2, [r2, #20]
 8005360:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005364:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	e000      	b.n	800536c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800536a:	2302      	movs	r3, #2
  }
}
 800536c:	4618      	mov	r0, r3
 800536e:	3718      	adds	r7, #24
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	080056c9 	.word	0x080056c9
 8005378:	0800571b 	.word	0x0800571b
 800537c:	080057bb 	.word	0x080057bb

08005380 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	4613      	mov	r3, r2
 800538c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b20      	cmp	r3, #32
 8005398:	d166      	bne.n	8005468 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d002      	beq.n	80053a6 <HAL_UART_Receive_DMA+0x26>
 80053a0:	88fb      	ldrh	r3, [r7, #6]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e05f      	b.n	800546a <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d101      	bne.n	80053b8 <HAL_UART_Receive_DMA+0x38>
 80053b4:	2302      	movs	r3, #2
 80053b6:	e058      	b.n	800546a <HAL_UART_Receive_DMA+0xea>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 80053c0:	68ba      	ldr	r2, [r7, #8]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	88fa      	ldrh	r2, [r7, #6]
 80053ca:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2222      	movs	r2, #34	; 0x22
 80053d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053de:	4a25      	ldr	r2, [pc, #148]	; (8005474 <HAL_UART_Receive_DMA+0xf4>)
 80053e0:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e6:	4a24      	ldr	r2, [pc, #144]	; (8005478 <HAL_UART_Receive_DMA+0xf8>)
 80053e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ee:	4a23      	ldr	r2, [pc, #140]	; (800547c <HAL_UART_Receive_DMA+0xfc>)
 80053f0:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f6:	2200      	movs	r2, #0
 80053f8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 80053fa:	f107 0308 	add.w	r3, r7, #8
 80053fe:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	3304      	adds	r3, #4
 800540a:	4619      	mov	r1, r3
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	88fb      	ldrh	r3, [r7, #6]
 8005412:	f7fc fb83 	bl	8001b1c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005416:	2300      	movs	r3, #0
 8005418:	613b      	str	r3, [r7, #16]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	613b      	str	r3, [r7, #16]
 800542a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	6812      	ldr	r2, [r2, #0]
 800543c:	68d2      	ldr	r2, [r2, #12]
 800543e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005442:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	6812      	ldr	r2, [r2, #0]
 800544c:	6952      	ldr	r2, [r2, #20]
 800544e:	f042 0201 	orr.w	r2, r2, #1
 8005452:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	6812      	ldr	r2, [r2, #0]
 800545c:	6952      	ldr	r2, [r2, #20]
 800545e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005462:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005464:	2300      	movs	r3, #0
 8005466:	e000      	b.n	800546a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 8005468:	2302      	movs	r3, #2
  }
}
 800546a:	4618      	mov	r0, r3
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	08005737 	.word	0x08005737
 8005478:	0800579f 	.word	0x0800579f
 800547c:	080057bb 	.word	0x080057bb

08005480 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b088      	sub	sp, #32
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80054a0:	2300      	movs	r3, #0
 80054a2:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10d      	bne.n	80054d2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	f003 0320 	and.w	r3, r3, #32
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d008      	beq.n	80054d2 <HAL_UART_IRQHandler+0x52>
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	f003 0320 	and.w	r3, r3, #32
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 fa74 	bl	80059b8 <UART_Receive_IT>
      return;
 80054d0:	e0cc      	b.n	800566c <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 80ab 	beq.w	8005630 <HAL_UART_IRQHandler+0x1b0>
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d105      	bne.n	80054f0 <HAL_UART_IRQHandler+0x70>
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 80a0 	beq.w	8005630 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00a      	beq.n	8005510 <HAL_UART_IRQHandler+0x90>
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005500:	2b00      	cmp	r3, #0
 8005502:	d005      	beq.n	8005510 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005508:	f043 0201 	orr.w	r2, r3, #1
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f003 0304 	and.w	r3, r3, #4
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00a      	beq.n	8005530 <HAL_UART_IRQHandler+0xb0>
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005528:	f043 0202 	orr.w	r2, r3, #2
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00a      	beq.n	8005550 <HAL_UART_IRQHandler+0xd0>
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f003 0301 	and.w	r3, r3, #1
 8005540:	2b00      	cmp	r3, #0
 8005542:	d005      	beq.n	8005550 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005548:	f043 0204 	orr.w	r2, r3, #4
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <HAL_UART_IRQHandler+0xf0>
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	2b00      	cmp	r3, #0
 8005562:	d005      	beq.n	8005570 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005568:	f043 0208 	orr.w	r2, r3, #8
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005574:	2b00      	cmp	r3, #0
 8005576:	d078      	beq.n	800566a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	f003 0320 	and.w	r3, r3, #32
 800557e:	2b00      	cmp	r3, #0
 8005580:	d007      	beq.n	8005592 <HAL_UART_IRQHandler+0x112>
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 fa13 	bl	80059b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800559c:	2b00      	cmp	r3, #0
 800559e:	bf14      	ite	ne
 80055a0:	2301      	movne	r3, #1
 80055a2:	2300      	moveq	r3, #0
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ac:	f003 0308 	and.w	r3, r3, #8
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d102      	bne.n	80055ba <HAL_UART_IRQHandler+0x13a>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d031      	beq.n	800561e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f95d 	bl	800587a <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d023      	beq.n	8005616 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	6812      	ldr	r2, [r2, #0]
 80055d6:	6952      	ldr	r2, [r2, #20]
 80055d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055dc:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d013      	beq.n	800560e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ea:	4a22      	ldr	r2, [pc, #136]	; (8005674 <HAL_UART_IRQHandler+0x1f4>)
 80055ec:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fc faf2 	bl	8001bdc <HAL_DMA_Abort_IT>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d016      	beq.n	800562c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005602:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005608:	4610      	mov	r0, r2
 800560a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800560c:	e00e      	b.n	800562c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 f850 	bl	80056b4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005614:	e00a      	b.n	800562c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f84c 	bl	80056b4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800561c:	e006      	b.n	800562c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f848 	bl	80056b4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800562a:	e01e      	b.n	800566a <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562c:	bf00      	nop
    return;
 800562e:	e01c      	b.n	800566a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005636:	2b00      	cmp	r3, #0
 8005638:	d008      	beq.n	800564c <HAL_UART_IRQHandler+0x1cc>
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f94a 	bl	80058de <UART_Transmit_IT>
    return;
 800564a:	e00f      	b.n	800566c <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00a      	beq.n	800566c <HAL_UART_IRQHandler+0x1ec>
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800565c:	2b00      	cmp	r3, #0
 800565e:	d005      	beq.n	800566c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 f991 	bl	8005988 <UART_EndTransmit_IT>
    return;
 8005666:	bf00      	nop
 8005668:	e000      	b.n	800566c <HAL_UART_IRQHandler+0x1ec>
    return;
 800566a:	bf00      	nop
  }
}
 800566c:	3720      	adds	r7, #32
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	080058b7 	.word	0x080058b7

08005678 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <HAL_UART_RxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d113      	bne.n	800570c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	6812      	ldr	r2, [r2, #0]
 80056f2:	6952      	ldr	r2, [r2, #20]
 80056f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056f8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	6812      	ldr	r2, [r2, #0]
 8005702:	68d2      	ldr	r2, [r2, #12]
 8005704:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005708:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 800570a:	e002      	b.n	8005712 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f004 fda5 	bl	800a25c <HAL_UART_TxCpltCallback>
}
 8005712:	bf00      	nop
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <UART_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b084      	sub	sp, #16
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005726:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8005728:	68f8      	ldr	r0, [r7, #12]
 800572a:	f7ff ffa5 	bl	8005678 <HAL_UART_TxHalfCpltCallback>
}
 800572e:	bf00      	nop
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b084      	sub	sp, #16
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005742:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800574e:	2b00      	cmp	r3, #0
 8005750:	d11e      	bne.n	8005790 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	6812      	ldr	r2, [r2, #0]
 8005760:	68d2      	ldr	r2, [r2, #12]
 8005762:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005766:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	6812      	ldr	r2, [r2, #0]
 8005770:	6952      	ldr	r2, [r2, #20]
 8005772:	f022 0201 	bic.w	r2, r2, #1
 8005776:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	6812      	ldr	r2, [r2, #0]
 8005780:	6952      	ldr	r2, [r2, #20]
 8005782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005786:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2220      	movs	r2, #32
 800578c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f7ff ff7b 	bl	800568c <HAL_UART_RxCpltCallback>
}
 8005796:	bf00      	nop
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <UART_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b084      	sub	sp, #16
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057aa:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f7ff ff77 	bl	80056a0 <HAL_UART_RxHalfCpltCallback>
}
 80057b2:	bf00      	nop
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b084      	sub	sp, #16
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ca:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	bf14      	ite	ne
 80057da:	2301      	movne	r3, #1
 80057dc:	2300      	moveq	r3, #0
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b21      	cmp	r3, #33	; 0x21
 80057ec:	d108      	bne.n	8005800 <UART_DMAError+0x46>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d005      	beq.n	8005800 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	2200      	movs	r2, #0
 80057f8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80057fa:	68b8      	ldr	r0, [r7, #8]
 80057fc:	f000 f827 	bl	800584e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580a:	2b00      	cmp	r3, #0
 800580c:	bf14      	ite	ne
 800580e:	2301      	movne	r3, #1
 8005810:	2300      	moveq	r3, #0
 8005812:	b2db      	uxtb	r3, r3
 8005814:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b22      	cmp	r3, #34	; 0x22
 8005820:	d108      	bne.n	8005834 <UART_DMAError+0x7a>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d005      	beq.n	8005834 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	2200      	movs	r2, #0
 800582c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800582e:	68b8      	ldr	r0, [r7, #8]
 8005830:	f000 f823 	bl	800587a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005838:	f043 0210 	orr.w	r2, r3, #16
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8005840:	68b8      	ldr	r0, [r7, #8]
 8005842:	f7ff ff37 	bl	80056b4 <HAL_UART_ErrorCallback>
}
 8005846:	bf00      	nop
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}

0800584e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800584e:	b480      	push	{r7}
 8005850:	b083      	sub	sp, #12
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6812      	ldr	r2, [r2, #0]
 800585e:	68d2      	ldr	r2, [r2, #12]
 8005860:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005864:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2220      	movs	r2, #32
 800586a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800586e:	bf00      	nop
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800587a:	b480      	push	{r7}
 800587c:	b083      	sub	sp, #12
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6812      	ldr	r2, [r2, #0]
 800588a:	68d2      	ldr	r2, [r2, #12]
 800588c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005890:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	6812      	ldr	r2, [r2, #0]
 800589a:	6952      	ldr	r2, [r2, #20]
 800589c:	f022 0201 	bic.w	r2, r2, #1
 80058a0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b084      	sub	sp, #16
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f7ff feef 	bl	80056b4 <HAL_UART_ErrorCallback>
}
 80058d6:	bf00      	nop
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058de:	b480      	push	{r7}
 80058e0:	b085      	sub	sp, #20
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b21      	cmp	r3, #33	; 0x21
 80058f0:	d143      	bne.n	800597a <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058fa:	d119      	bne.n	8005930 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	8812      	ldrh	r2, [r2, #0]
 800590a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800590e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d105      	bne.n	8005924 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a1b      	ldr	r3, [r3, #32]
 800591c:	1c9a      	adds	r2, r3, #2
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	621a      	str	r2, [r3, #32]
 8005922:	e00e      	b.n	8005942 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	1c5a      	adds	r2, r3, #1
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	621a      	str	r2, [r3, #32]
 800592e:	e008      	b.n	8005942 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	1c58      	adds	r0, r3, #1
 800593a:	6879      	ldr	r1, [r7, #4]
 800593c:	6208      	str	r0, [r1, #32]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005946:	b29b      	uxth	r3, r3
 8005948:	3b01      	subs	r3, #1
 800594a:	b29b      	uxth	r3, r3
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	4619      	mov	r1, r3
 8005950:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10f      	bne.n	8005976 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	6812      	ldr	r2, [r2, #0]
 800595e:	68d2      	ldr	r2, [r2, #12]
 8005960:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005964:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	6812      	ldr	r2, [r2, #0]
 800596e:	68d2      	ldr	r2, [r2, #12]
 8005970:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005974:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	e000      	b.n	800597c <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800597a:	2302      	movs	r3, #2
  }
}
 800597c:	4618      	mov	r0, r3
 800597e:	3714      	adds	r7, #20
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	6812      	ldr	r2, [r2, #0]
 8005998:	68d2      	ldr	r2, [r2, #12]
 800599a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800599e:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f004 fc57 	bl	800a25c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b22      	cmp	r3, #34	; 0x22
 80059ca:	d169      	bne.n	8005aa0 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d4:	d123      	bne.n	8005a1e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059da:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d10e      	bne.n	8005a02 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fa:	1c9a      	adds	r2, r3, #2
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	629a      	str	r2, [r3, #40]	; 0x28
 8005a00:	e029      	b.n	8005a56 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	629a      	str	r2, [r3, #40]	; 0x28
 8005a1c:	e01b      	b.n	8005a56 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10a      	bne.n	8005a3c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2a:	1c59      	adds	r1, r3, #1
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	6291      	str	r1, [r2, #40]	; 0x28
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	6812      	ldr	r2, [r2, #0]
 8005a34:	6852      	ldr	r2, [r2, #4]
 8005a36:	b2d2      	uxtb	r2, r2
 8005a38:	701a      	strb	r2, [r3, #0]
 8005a3a:	e00c      	b.n	8005a56 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a40:	1c59      	adds	r1, r3, #1
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6291      	str	r1, [r2, #40]	; 0x28
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	6812      	ldr	r2, [r2, #0]
 8005a4a:	6852      	ldr	r2, [r2, #4]
 8005a4c:	b2d2      	uxtb	r2, r2
 8005a4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a52:	b2d2      	uxtb	r2, r2
 8005a54:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	4619      	mov	r1, r3
 8005a64:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d118      	bne.n	8005a9c <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	6812      	ldr	r2, [r2, #0]
 8005a72:	68d2      	ldr	r2, [r2, #12]
 8005a74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6812      	ldr	r2, [r2, #0]
 8005a82:	6952      	ldr	r2, [r2, #20]
 8005a84:	f022 0201 	bic.w	r2, r2, #1
 8005a88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7ff fdfa 	bl	800568c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	e002      	b.n	8005aa2 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	e000      	b.n	8005aa2 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005aa0:	2302      	movs	r3, #2
  }
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3710      	adds	r7, #16
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
	...

08005aac <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005ac6:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005ae8:	f023 030c 	bic.w	r3, r3, #12
 8005aec:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689a      	ldr	r2, [r3, #8]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	431a      	orrs	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	431a      	orrs	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695b      	ldr	r3, [r3, #20]
 8005b18:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b20:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b3c:	f040 80e4 	bne.w	8005d08 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4aab      	ldr	r2, [pc, #684]	; (8005df4 <UART_SetConfig+0x348>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d004      	beq.n	8005b54 <UART_SetConfig+0xa8>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4aaa      	ldr	r2, [pc, #680]	; (8005df8 <UART_SetConfig+0x34c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d16c      	bne.n	8005c2e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681c      	ldr	r4, [r3, #0]
 8005b58:	f7fd ffd8 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	4613      	mov	r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	4413      	add	r3, r2
 8005b64:	009a      	lsls	r2, r3, #2
 8005b66:	441a      	add	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	005b      	lsls	r3, r3, #1
 8005b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b72:	4aa2      	ldr	r2, [pc, #648]	; (8005dfc <UART_SetConfig+0x350>)
 8005b74:	fba2 2303 	umull	r2, r3, r2, r3
 8005b78:	095b      	lsrs	r3, r3, #5
 8005b7a:	011d      	lsls	r5, r3, #4
 8005b7c:	f7fd ffc6 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005b80:	4602      	mov	r2, r0
 8005b82:	4613      	mov	r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	4413      	add	r3, r2
 8005b88:	009a      	lsls	r2, r3, #2
 8005b8a:	441a      	add	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	005b      	lsls	r3, r3, #1
 8005b92:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b96:	f7fd ffb9 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4413      	add	r3, r2
 8005ba2:	009a      	lsls	r2, r3, #2
 8005ba4:	441a      	add	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	005b      	lsls	r3, r3, #1
 8005bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb0:	4a92      	ldr	r2, [pc, #584]	; (8005dfc <UART_SetConfig+0x350>)
 8005bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb6:	095b      	lsrs	r3, r3, #5
 8005bb8:	2264      	movs	r2, #100	; 0x64
 8005bba:	fb02 f303 	mul.w	r3, r2, r3
 8005bbe:	1af3      	subs	r3, r6, r3
 8005bc0:	00db      	lsls	r3, r3, #3
 8005bc2:	3332      	adds	r3, #50	; 0x32
 8005bc4:	4a8d      	ldr	r2, [pc, #564]	; (8005dfc <UART_SetConfig+0x350>)
 8005bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bca:	095b      	lsrs	r3, r3, #5
 8005bcc:	005b      	lsls	r3, r3, #1
 8005bce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005bd2:	441d      	add	r5, r3
 8005bd4:	f7fd ff9a 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	4613      	mov	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4413      	add	r3, r2
 8005be0:	009a      	lsls	r2, r3, #2
 8005be2:	441a      	add	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	005b      	lsls	r3, r3, #1
 8005bea:	fbb2 f6f3 	udiv	r6, r2, r3
 8005bee:	f7fd ff8d 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009a      	lsls	r2, r3, #2
 8005bfc:	441a      	add	r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	005b      	lsls	r3, r3, #1
 8005c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c08:	4a7c      	ldr	r2, [pc, #496]	; (8005dfc <UART_SetConfig+0x350>)
 8005c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0e:	095b      	lsrs	r3, r3, #5
 8005c10:	2264      	movs	r2, #100	; 0x64
 8005c12:	fb02 f303 	mul.w	r3, r2, r3
 8005c16:	1af3      	subs	r3, r6, r3
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	3332      	adds	r3, #50	; 0x32
 8005c1c:	4a77      	ldr	r2, [pc, #476]	; (8005dfc <UART_SetConfig+0x350>)
 8005c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c22:	095b      	lsrs	r3, r3, #5
 8005c24:	f003 0307 	and.w	r3, r3, #7
 8005c28:	442b      	add	r3, r5
 8005c2a:	60a3      	str	r3, [r4, #8]
 8005c2c:	e154      	b.n	8005ed8 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681c      	ldr	r4, [r3, #0]
 8005c32:	f7fd ff57 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005c36:	4602      	mov	r2, r0
 8005c38:	4613      	mov	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	009a      	lsls	r2, r3, #2
 8005c40:	441a      	add	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	005b      	lsls	r3, r3, #1
 8005c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4c:	4a6b      	ldr	r2, [pc, #428]	; (8005dfc <UART_SetConfig+0x350>)
 8005c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c52:	095b      	lsrs	r3, r3, #5
 8005c54:	011d      	lsls	r5, r3, #4
 8005c56:	f7fd ff45 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	009a      	lsls	r2, r3, #2
 8005c64:	441a      	add	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c70:	f7fd ff38 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005c74:	4602      	mov	r2, r0
 8005c76:	4613      	mov	r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	009a      	lsls	r2, r3, #2
 8005c7e:	441a      	add	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	005b      	lsls	r3, r3, #1
 8005c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c8a:	4a5c      	ldr	r2, [pc, #368]	; (8005dfc <UART_SetConfig+0x350>)
 8005c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c90:	095b      	lsrs	r3, r3, #5
 8005c92:	2264      	movs	r2, #100	; 0x64
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	1af3      	subs	r3, r6, r3
 8005c9a:	00db      	lsls	r3, r3, #3
 8005c9c:	3332      	adds	r3, #50	; 0x32
 8005c9e:	4a57      	ldr	r2, [pc, #348]	; (8005dfc <UART_SetConfig+0x350>)
 8005ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca4:	095b      	lsrs	r3, r3, #5
 8005ca6:	005b      	lsls	r3, r3, #1
 8005ca8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005cac:	441d      	add	r5, r3
 8005cae:	f7fd ff19 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4413      	add	r3, r2
 8005cba:	009a      	lsls	r2, r3, #2
 8005cbc:	441a      	add	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	005b      	lsls	r3, r3, #1
 8005cc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005cc8:	f7fd ff0c 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	4613      	mov	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4413      	add	r3, r2
 8005cd4:	009a      	lsls	r2, r3, #2
 8005cd6:	441a      	add	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	005b      	lsls	r3, r3, #1
 8005cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ce2:	4a46      	ldr	r2, [pc, #280]	; (8005dfc <UART_SetConfig+0x350>)
 8005ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce8:	095b      	lsrs	r3, r3, #5
 8005cea:	2264      	movs	r2, #100	; 0x64
 8005cec:	fb02 f303 	mul.w	r3, r2, r3
 8005cf0:	1af3      	subs	r3, r6, r3
 8005cf2:	00db      	lsls	r3, r3, #3
 8005cf4:	3332      	adds	r3, #50	; 0x32
 8005cf6:	4a41      	ldr	r2, [pc, #260]	; (8005dfc <UART_SetConfig+0x350>)
 8005cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfc:	095b      	lsrs	r3, r3, #5
 8005cfe:	f003 0307 	and.w	r3, r3, #7
 8005d02:	442b      	add	r3, r5
 8005d04:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8005d06:	e0e7      	b.n	8005ed8 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a39      	ldr	r2, [pc, #228]	; (8005df4 <UART_SetConfig+0x348>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d004      	beq.n	8005d1c <UART_SetConfig+0x270>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a38      	ldr	r2, [pc, #224]	; (8005df8 <UART_SetConfig+0x34c>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d171      	bne.n	8005e00 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681c      	ldr	r4, [r3, #0]
 8005d20:	f7fd fef4 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005d24:	4602      	mov	r2, r0
 8005d26:	4613      	mov	r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	4413      	add	r3, r2
 8005d2c:	009a      	lsls	r2, r3, #2
 8005d2e:	441a      	add	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d3a:	4a30      	ldr	r2, [pc, #192]	; (8005dfc <UART_SetConfig+0x350>)
 8005d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d40:	095b      	lsrs	r3, r3, #5
 8005d42:	011d      	lsls	r5, r3, #4
 8005d44:	f7fd fee2 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	009a      	lsls	r2, r3, #2
 8005d52:	441a      	add	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d5e:	f7fd fed5 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005d62:	4602      	mov	r2, r0
 8005d64:	4613      	mov	r3, r2
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	4413      	add	r3, r2
 8005d6a:	009a      	lsls	r2, r3, #2
 8005d6c:	441a      	add	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d78:	4a20      	ldr	r2, [pc, #128]	; (8005dfc <UART_SetConfig+0x350>)
 8005d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7e:	095b      	lsrs	r3, r3, #5
 8005d80:	2264      	movs	r2, #100	; 0x64
 8005d82:	fb02 f303 	mul.w	r3, r2, r3
 8005d86:	1af3      	subs	r3, r6, r3
 8005d88:	011b      	lsls	r3, r3, #4
 8005d8a:	3332      	adds	r3, #50	; 0x32
 8005d8c:	4a1b      	ldr	r2, [pc, #108]	; (8005dfc <UART_SetConfig+0x350>)
 8005d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d92:	095b      	lsrs	r3, r3, #5
 8005d94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d98:	441d      	add	r5, r3
 8005d9a:	f7fd feb7 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	4613      	mov	r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4413      	add	r3, r2
 8005da6:	009a      	lsls	r2, r3, #2
 8005da8:	441a      	add	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005db4:	f7fd feaa 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8005db8:	4602      	mov	r2, r0
 8005dba:	4613      	mov	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	009a      	lsls	r2, r3, #2
 8005dc2:	441a      	add	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dce:	4a0b      	ldr	r2, [pc, #44]	; (8005dfc <UART_SetConfig+0x350>)
 8005dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd4:	095b      	lsrs	r3, r3, #5
 8005dd6:	2264      	movs	r2, #100	; 0x64
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
 8005ddc:	1af3      	subs	r3, r6, r3
 8005dde:	011b      	lsls	r3, r3, #4
 8005de0:	3332      	adds	r3, #50	; 0x32
 8005de2:	4a06      	ldr	r2, [pc, #24]	; (8005dfc <UART_SetConfig+0x350>)
 8005de4:	fba2 2303 	umull	r2, r3, r2, r3
 8005de8:	095b      	lsrs	r3, r3, #5
 8005dea:	f003 030f 	and.w	r3, r3, #15
 8005dee:	442b      	add	r3, r5
 8005df0:	60a3      	str	r3, [r4, #8]
 8005df2:	e071      	b.n	8005ed8 <UART_SetConfig+0x42c>
 8005df4:	40011000 	.word	0x40011000
 8005df8:	40011400 	.word	0x40011400
 8005dfc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681c      	ldr	r4, [r3, #0]
 8005e04:	f7fd fe6e 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4413      	add	r3, r2
 8005e10:	009a      	lsls	r2, r3, #2
 8005e12:	441a      	add	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1e:	4a30      	ldr	r2, [pc, #192]	; (8005ee0 <UART_SetConfig+0x434>)
 8005e20:	fba2 2303 	umull	r2, r3, r2, r3
 8005e24:	095b      	lsrs	r3, r3, #5
 8005e26:	011d      	lsls	r5, r3, #4
 8005e28:	f7fd fe5c 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	4613      	mov	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	4413      	add	r3, r2
 8005e34:	009a      	lsls	r2, r3, #2
 8005e36:	441a      	add	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e42:	f7fd fe4f 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005e46:	4602      	mov	r2, r0
 8005e48:	4613      	mov	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009a      	lsls	r2, r3, #2
 8005e50:	441a      	add	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e5c:	4a20      	ldr	r2, [pc, #128]	; (8005ee0 <UART_SetConfig+0x434>)
 8005e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	2264      	movs	r2, #100	; 0x64
 8005e66:	fb02 f303 	mul.w	r3, r2, r3
 8005e6a:	1af3      	subs	r3, r6, r3
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	3332      	adds	r3, #50	; 0x32
 8005e70:	4a1b      	ldr	r2, [pc, #108]	; (8005ee0 <UART_SetConfig+0x434>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e7c:	441d      	add	r5, r3
 8005e7e:	f7fd fe31 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005e82:	4602      	mov	r2, r0
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	009a      	lsls	r2, r3, #2
 8005e8c:	441a      	add	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e98:	f7fd fe24 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4413      	add	r3, r2
 8005ea4:	009a      	lsls	r2, r3, #2
 8005ea6:	441a      	add	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb2:	4a0b      	ldr	r2, [pc, #44]	; (8005ee0 <UART_SetConfig+0x434>)
 8005eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb8:	095b      	lsrs	r3, r3, #5
 8005eba:	2264      	movs	r2, #100	; 0x64
 8005ebc:	fb02 f303 	mul.w	r3, r2, r3
 8005ec0:	1af3      	subs	r3, r6, r3
 8005ec2:	011b      	lsls	r3, r3, #4
 8005ec4:	3332      	adds	r3, #50	; 0x32
 8005ec6:	4a06      	ldr	r2, [pc, #24]	; (8005ee0 <UART_SetConfig+0x434>)
 8005ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ecc:	095b      	lsrs	r3, r3, #5
 8005ece:	f003 030f 	and.w	r3, r3, #15
 8005ed2:	442b      	add	r3, r5
 8005ed4:	60a3      	str	r3, [r4, #8]
}
 8005ed6:	e7ff      	b.n	8005ed8 <UART_SetConfig+0x42c>
 8005ed8:	bf00      	nop
 8005eda:	3714      	adds	r7, #20
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ee0:	51eb851f 	.word	0x51eb851f

08005ee4 <HAL_Battery_Init>:


/* APP functions ---------------------------------------------------------*/

void HAL_Battery_Init(void)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)HAL_Battery_ADC_Converted_Values, 2);
 8005ee8:	2202      	movs	r2, #2
 8005eea:	4903      	ldr	r1, [pc, #12]	; (8005ef8 <HAL_Battery_Init+0x14>)
 8005eec:	4803      	ldr	r0, [pc, #12]	; (8005efc <HAL_Battery_Init+0x18>)
 8005eee:	f7fb f8b3 	bl	8001058 <HAL_ADC_Start_DMA>
}
 8005ef2:	bf00      	nop
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20000954 	.word	0x20000954
 8005efc:	20000cbc 	.word	0x20000cbc

08005f00 <HAL_Battery_Get>:
	float const v = HAL_Battery_Get(id);
    return v<hal_battery_voltage_low_threshold[id];
}

float HAL_Battery_Get(int id)
{
 8005f00:	b5b0      	push	{r4, r5, r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
    return (float)(HAL_Battery_ADC_Converted_Values[id]) * 3.3 / ( 4096.0 * hal_battery_voltage_hw_ration[id] );
 8005f08:	4a1d      	ldr	r2, [pc, #116]	; (8005f80 <HAL_Battery_Get+0x80>)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	ee07 3a90 	vmov	s15, r3
 8005f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f1a:	ee17 0a90 	vmov	r0, s15
 8005f1e:	f7fa fabf 	bl	80004a0 <__aeabi_f2d>
 8005f22:	a315      	add	r3, pc, #84	; (adr r3, 8005f78 <HAL_Battery_Get+0x78>)
 8005f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f28:	f7fa fb0e 	bl	8000548 <__aeabi_dmul>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	460c      	mov	r4, r1
 8005f30:	4625      	mov	r5, r4
 8005f32:	461c      	mov	r4, r3
 8005f34:	4a13      	ldr	r2, [pc, #76]	; (8005f84 <HAL_Battery_Get+0x84>)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	4413      	add	r3, r2
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fa faae 	bl	80004a0 <__aeabi_f2d>
 8005f44:	f04f 0200 	mov.w	r2, #0
 8005f48:	4b0f      	ldr	r3, [pc, #60]	; (8005f88 <HAL_Battery_Get+0x88>)
 8005f4a:	f7fa fafd 	bl	8000548 <__aeabi_dmul>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4620      	mov	r0, r4
 8005f54:	4629      	mov	r1, r5
 8005f56:	f7fa fc21 	bl	800079c <__aeabi_ddiv>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	460c      	mov	r4, r1
 8005f5e:	4618      	mov	r0, r3
 8005f60:	4621      	mov	r1, r4
 8005f62:	f7fa fdc9 	bl	8000af8 <__aeabi_d2f>
 8005f66:	4603      	mov	r3, r0
 8005f68:	ee07 3a90 	vmov	s15, r3
}
 8005f6c:	eeb0 0a67 	vmov.f32	s0, s15
 8005f70:	3708      	adds	r7, #8
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bdb0      	pop	{r4, r5, r7, pc}
 8005f76:	bf00      	nop
 8005f78:	66666666 	.word	0x66666666
 8005f7c:	400a6666 	.word	0x400a6666
 8005f80:	20000954 	.word	0x20000954
 8005f84:	0800cd24 	.word	0x0800cd24
 8005f88:	40b00000 	.word	0x40b00000

08005f8c <HAL_Encoder_Init>:
void HAL_Encoder_Init(
		HAL_Encoder_HandleTypeDef * hencoder,
		TIM_HandleTypeDef * htim_right,
		TIM_HandleTypeDef * htim_left
)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
	hencoder->htim_right = htim_right;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	601a      	str	r2, [r3, #0]
	hencoder->htim_left = htim_left;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	605a      	str	r2, [r3, #4]
	hencoder->last[HAL_ENCODER_LEFT] = 0;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	609a      	str	r2, [r3, #8]
	hencoder->last[HAL_ENCODER_RIGHT] = 0;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	60da      	str	r2, [r3, #12]
	HAL_Encoder_Reset(hencoder,HAL_ENCODER_ALL);
 8005fb0:	2102      	movs	r1, #2
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f810 	bl	8005fd8 <HAL_Encoder_Reset>
    HAL_TIM_Encoder_Start(hencoder->htim_right,TIM_CHANNEL_ALL);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2118      	movs	r1, #24
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fd ff94 	bl	8003eec <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(hencoder->htim_left,TIM_CHANNEL_ALL);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	2118      	movs	r1, #24
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f7fd ff8e 	bl	8003eec <HAL_TIM_Encoder_Start>
}
 8005fd0:	bf00      	nop
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <HAL_Encoder_Reset>:

void HAL_Encoder_Reset(
		HAL_Encoder_HandleTypeDef * hencoder,
		HAL_ENCODER_NAME id
)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	70fb      	strb	r3, [r7, #3]
    switch(id)
 8005fe4:	78fb      	ldrb	r3, [r7, #3]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d00d      	beq.n	8006006 <HAL_Encoder_Reset+0x2e>
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d014      	beq.n	8006018 <HAL_Encoder_Reset+0x40>
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d000      	beq.n	8005ff4 <HAL_Encoder_Reset+0x1c>
        	hencoder->last[HAL_ENCODER_LEFT] = 0;
        	hencoder->last[HAL_ENCODER_RIGHT] = 0;
        }
        break;
    }
}
 8005ff2:	e022      	b.n	800603a <HAL_Encoder_Reset+0x62>
            __HAL_TIM_GetCounter(hencoder->htim_left) = 0;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	625a      	str	r2, [r3, #36]	; 0x24
            hencoder->last[HAL_ENCODER_LEFT] = 0;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	609a      	str	r2, [r3, #8]
        break;
 8006004:	e019      	b.n	800603a <HAL_Encoder_Reset+0x62>
        	__HAL_TIM_GetCounter(hencoder->htim_right) = 0;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2200      	movs	r2, #0
 800600e:	625a      	str	r2, [r3, #36]	; 0x24
        	hencoder->last[HAL_ENCODER_RIGHT] = 0;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	60da      	str	r2, [r3, #12]
        break;
 8006016:	e010      	b.n	800603a <HAL_Encoder_Reset+0x62>
        	__HAL_TIM_GetCounter(hencoder->htim_left) = 0;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2200      	movs	r2, #0
 8006020:	625a      	str	r2, [r3, #36]	; 0x24
        	__HAL_TIM_GetCounter(hencoder->htim_right) = 0;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2200      	movs	r2, #0
 800602a:	625a      	str	r2, [r3, #36]	; 0x24
        	hencoder->last[HAL_ENCODER_LEFT] = 0;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	609a      	str	r2, [r3, #8]
        	hencoder->last[HAL_ENCODER_RIGHT] = 0;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	60da      	str	r2, [r3, #12]
        break;
 8006038:	bf00      	nop
}
 800603a:	bf00      	nop
 800603c:	370c      	adds	r7, #12
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <HAL_Encoder_Delta>:
    }
}
int32_t HAL_Encoder_Delta(
		HAL_Encoder_HandleTypeDef * hencoder,
		HAL_ENCODER_NAME id )
{
 8006046:	b480      	push	{r7}
 8006048:	b087      	sub	sp, #28
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
 800604e:	460b      	mov	r3, r1
 8006050:	70fb      	strb	r3, [r7, #3]
    switch(id)
 8006052:	78fb      	ldrb	r3, [r7, #3]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <HAL_Encoder_Delta+0x18>
 8006058:	2b01      	cmp	r3, #1
 800605a:	d00f      	beq.n	800607c <HAL_Encoder_Delta+0x36>
 800605c:	e01d      	b.n	800609a <HAL_Encoder_Delta+0x54>
    {
    case HAL_ENCODER_LEFT:
        {
            uint32_t tmp = (uint32_t)__HAL_TIM_GetCounter(hencoder->htim_left);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006066:	617b      	str	r3, [r7, #20]
            int32_t delta = tmp - hencoder->last[HAL_ENCODER_LEFT];
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	613b      	str	r3, [r7, #16]
            hencoder->last[HAL_ENCODER_LEFT] = tmp;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	609a      	str	r2, [r3, #8]
//            if(delta>32768/2-1)
//                return delta-32768;
//            else if(delta<-32768/2-1)
//                return delta+32768;
//            else
                return delta;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	e00f      	b.n	800609c <HAL_Encoder_Delta+0x56>
        }
        break;
    case HAL_ENCODER_RIGHT:
        {
            uint32_t tmp = (uint32_t)__HAL_TIM_GetCounter(hencoder->htim_right);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006084:	60fb      	str	r3, [r7, #12]
            int32_t delta = tmp - hencoder->last[HAL_ENCODER_RIGHT];
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	60bb      	str	r3, [r7, #8]
            hencoder->last[HAL_ENCODER_RIGHT] = tmp;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	60da      	str	r2, [r3, #12]
//            if(delta>32768/2-1)
//                return delta-32768;
//            else if(delta<-32768/2-1)
//                return delta+32768;
//            else
                return delta;
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	e000      	b.n	800609c <HAL_Encoder_Delta+0x56>
        }
        break;
    case HAL_ENCODER_ALL :
    default:
        {
            return 0;
 800609a:	2300      	movs	r3, #0
        }
        break;
    }
}
 800609c:	4618      	mov	r0, r3
 800609e:	371c      	adds	r7, #28
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_IMU_Scale_Data>:
static uint32_t HAL_IMU_handles_count = 0;

/* Private functions ----------------------------------------------------------*/

void HAL_IMU_Scale_Data(IMU_HandleTypeDef * himu)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b085      	sub	sp, #20
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
	for(short index=0;index<SENSOR_COUNT;++index)
 80060b0:	2300      	movs	r3, #0
 80060b2:	81fb      	strh	r3, [r7, #14]
 80060b4:	e02c      	b.n	8006110 <HAL_IMU_Scale_Data+0x68>
	{
		himu->scaled_sensor_data[index] = ((float)(himu->raw_sensor_data[index])-himu->sensor_offset[index])*himu->sensor_scale_factor[index];
 80060b6:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80060ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	333c      	adds	r3, #60	; 0x3c
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	4413      	add	r3, r2
 80060c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80060ca:	ee07 3a90 	vmov	s15, r3
 80060ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80060d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	4413      	add	r3, r2
 80060dc:	3304      	adds	r3, #4
 80060de:	edd3 7a00 	vldr	s15, [r3]
 80060e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80060e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	330a      	adds	r3, #10
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4413      	add	r3, r2
 80060f2:	edd3 7a00 	vldr	s15, [r3]
 80060f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	f101 0324 	add.w	r3, r1, #36	; 0x24
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	4413      	add	r3, r2
 8006104:	edc3 7a00 	vstr	s15, [r3]
	for(short index=0;index<SENSOR_COUNT;++index)
 8006108:	89fb      	ldrh	r3, [r7, #14]
 800610a:	3301      	adds	r3, #1
 800610c:	b29b      	uxth	r3, r3
 800610e:	81fb      	strh	r3, [r7, #14]
 8006110:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006114:	2b08      	cmp	r3, #8
 8006116:	ddce      	ble.n	80060b6 <HAL_IMU_Scale_Data+0xe>
	float z = himu->scaled_sensor_data[MAG_Z];
	himu->scaled_sensor_data[MAG_X] = x * himu->mag_softiron_matrix[0][0] + y * himu->mag_softiron_matrix[0][1] + z * himu->mag_softiron_matrix[0][2];
	himu->scaled_sensor_data[MAG_Y] = x * himu->mag_softiron_matrix[1][0] + y * himu->mag_softiron_matrix[1][1] + z * himu->mag_softiron_matrix[1][2];
	himu->scaled_sensor_data[MAG_Z] = x * himu->mag_softiron_matrix[2][0] + y * himu->mag_softiron_matrix[2][1] + z * himu->mag_softiron_matrix[2][2];
#endif
}
 8006118:	bf00      	nop
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <HAL_IMU_Gyro_Bias_Correction>:

void HAL_IMU_Gyro_Bias_Correction(IMU_HandleTypeDef * himu)
{
 8006124:	b590      	push	{r4, r7, lr}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
	static uint32_t counter = 0;
	// Update Gyro Rate Variance
	static float const mean_alpha = 0.03; // EWMA
	himu->gyro_rate_mean.pitch = (1-mean_alpha)*himu->gyro_rate_mean.pitch + mean_alpha*himu->raw_sensor_data[GYR_X];
 800612c:	4bc9      	ldr	r3, [pc, #804]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 800612e:	edd3 7a00 	vldr	s15, [r3]
 8006132:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006136:	ee37 7a67 	vsub.f32	s14, s14, s15
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8006140:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 800614a:	ee07 3a90 	vmov	s15, r3
 800614e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006152:	4bc0      	ldr	r3, [pc, #768]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 8006154:	edd3 7a00 	vldr	s15, [r3]
 8006158:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800615c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
	himu->gyro_rate_mean.roll = (1-mean_alpha)*himu->gyro_rate_mean.roll + mean_alpha*himu->raw_sensor_data[GYR_Y];
 8006166:	4bbb      	ldr	r3, [pc, #748]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 8006168:	edd3 7a00 	vldr	s15, [r3]
 800616c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006170:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 800617a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8006184:	ee07 3a90 	vmov	s15, r3
 8006188:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800618c:	4bb1      	ldr	r3, [pc, #708]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 800618e:	edd3 7a00 	vldr	s15, [r3]
 8006192:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006196:	ee77 7a27 	vadd.f32	s15, s14, s15
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
	himu->gyro_rate_mean.yaw = (1-mean_alpha)*himu->gyro_rate_mean.yaw + mean_alpha*himu->raw_sensor_data[GYR_Z];
 80061a0:	4bac      	ldr	r3, [pc, #688]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 80061a2:	edd3 7a00 	vldr	s15, [r3]
 80061a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80061aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 80061b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 80061be:	ee07 3a90 	vmov	s15, r3
 80061c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80061c6:	4ba3      	ldr	r3, [pc, #652]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 80061c8:	edd3 7a00 	vldr	s15, [r3]
 80061cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc

	himu->gyro_rate_qmean.pitch = (1-mean_alpha)*himu->gyro_rate_qmean.pitch + mean_alpha*himu->raw_sensor_data[GYR_X]*himu->raw_sensor_data[GYR_X];
 80061da:	4b9e      	ldr	r3, [pc, #632]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 80061dc:	edd3 7a00 	vldr	s15, [r3]
 80061e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80061e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 80061ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 80061f8:	ee07 3a90 	vmov	s15, r3
 80061fc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006200:	4b94      	ldr	r3, [pc, #592]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 8006202:	edd3 7a00 	vldr	s15, [r3]
 8006206:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8006210:	ee07 3a90 	vmov	s15, r3
 8006214:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006218:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800621c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	edc3 7a30 	vstr	s15, [r3, #192]	; 0xc0
	himu->gyro_rate_qmean.roll = (1-mean_alpha)*himu->gyro_rate_qmean.roll + mean_alpha*himu->raw_sensor_data[GYR_Y]*himu->raw_sensor_data[GYR_Y];
 8006226:	4b8b      	ldr	r3, [pc, #556]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 8006228:	edd3 7a00 	vldr	s15, [r3]
 800622c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006230:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 800623a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8006244:	ee07 3a90 	vmov	s15, r3
 8006248:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800624c:	4b81      	ldr	r3, [pc, #516]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 800624e:	edd3 7a00 	vldr	s15, [r3]
 8006252:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 800625c:	ee07 3a90 	vmov	s15, r3
 8006260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006268:	ee77 7a27 	vadd.f32	s15, s14, s15
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4
	himu->gyro_rate_qmean.yaw = (1-mean_alpha)*himu->gyro_rate_qmean.yaw + mean_alpha*himu->raw_sensor_data[GYR_Z]*himu->raw_sensor_data[GYR_Z];
 8006272:	4b78      	ldr	r3, [pc, #480]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 8006274:	edd3 7a00 	vldr	s15, [r3]
 8006278:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800627c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8006286:	ee27 7a27 	vmul.f32	s14, s14, s15
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8006290:	ee07 3a90 	vmov	s15, r3
 8006294:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006298:	4b6e      	ldr	r3, [pc, #440]	; (8006454 <HAL_IMU_Gyro_Bias_Correction+0x330>)
 800629a:	edd3 7a00 	vldr	s15, [r3]
 800629e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 80062a8:	ee07 3a90 	vmov	s15, r3
 80062ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80062b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8

	himu->gyro_rate_deviation.pitch = sqrt(himu->gyro_rate_qmean.pitch-himu->gyro_rate_mean.pitch*himu->gyro_rate_mean.pitch);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	ed93 7a30 	vldr	s14, [r3, #192]	; 0xc0
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	edd3 6a2d 	vldr	s13, [r3, #180]	; 0xb4
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80062d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062d8:	ee17 0a90 	vmov	r0, s15
 80062dc:	f7fa f8e0 	bl	80004a0 <__aeabi_f2d>
 80062e0:	4603      	mov	r3, r0
 80062e2:	460c      	mov	r4, r1
 80062e4:	ec44 3b10 	vmov	d0, r3, r4
 80062e8:	f004 ff72 	bl	800b1d0 <sqrt>
 80062ec:	ec54 3b10 	vmov	r3, r4, d0
 80062f0:	4618      	mov	r0, r3
 80062f2:	4621      	mov	r1, r4
 80062f4:	f7fa fc00 	bl	8000af8 <__aeabi_d2f>
 80062f8:	4602      	mov	r2, r0
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	himu->gyro_rate_deviation.roll = sqrt(himu->gyro_rate_qmean.roll-himu->gyro_rate_mean.roll*himu->gyro_rate_mean.roll);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	ed93 7a31 	vldr	s14, [r3, #196]	; 0xc4
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	edd3 6a2e 	vldr	s13, [r3, #184]	; 0xb8
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8006312:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006316:	ee77 7a67 	vsub.f32	s15, s14, s15
 800631a:	ee17 0a90 	vmov	r0, s15
 800631e:	f7fa f8bf 	bl	80004a0 <__aeabi_f2d>
 8006322:	4603      	mov	r3, r0
 8006324:	460c      	mov	r4, r1
 8006326:	ec44 3b10 	vmov	d0, r3, r4
 800632a:	f004 ff51 	bl	800b1d0 <sqrt>
 800632e:	ec54 3b10 	vmov	r3, r4, d0
 8006332:	4618      	mov	r0, r3
 8006334:	4621      	mov	r1, r4
 8006336:	f7fa fbdf 	bl	8000af8 <__aeabi_d2f>
 800633a:	4602      	mov	r2, r0
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	himu->gyro_rate_deviation.yaw = sqrt(himu->gyro_rate_qmean.yaw-himu->gyro_rate_mean.yaw*himu->gyro_rate_mean.yaw);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	edd3 6a2f 	vldr	s13, [r3, #188]	; 0xbc
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8006354:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800635c:	ee17 0a90 	vmov	r0, s15
 8006360:	f7fa f89e 	bl	80004a0 <__aeabi_f2d>
 8006364:	4603      	mov	r3, r0
 8006366:	460c      	mov	r4, r1
 8006368:	ec44 3b10 	vmov	d0, r3, r4
 800636c:	f004 ff30 	bl	800b1d0 <sqrt>
 8006370:	ec54 3b10 	vmov	r3, r4, d0
 8006374:	4618      	mov	r0, r3
 8006376:	4621      	mov	r1, r4
 8006378:	f7fa fbbe 	bl	8000af8 <__aeabi_d2f>
 800637c:	4602      	mov	r2, r0
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	// Update sensor offset for gyro x/y/z
	static float const variance_threshold_pitch = 15.0f; // raw unit
	static float const variance_threshold_roll = 15.0f; // raw unit
	static float const variance_threshold_yaw = 10.0f; // raw unit
	if(counter>208*10) // wait for 10 seconds before updating sensor offset init values
 8006384:	4b34      	ldr	r3, [pc, #208]	; (8006458 <HAL_IMU_Gyro_Bias_Correction+0x334>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f5b3 6f02 	cmp.w	r3, #2080	; 0x820
 800638c:	d959      	bls.n	8006442 <HAL_IMU_Gyro_Bias_Correction+0x31e>
	{
		if(himu->gyro_rate_deviation.pitch<=variance_threshold_pitch)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	ed93 7a33 	vldr	s14, [r3, #204]	; 0xcc
 8006394:	4b31      	ldr	r3, [pc, #196]	; (800645c <HAL_IMU_Gyro_Bias_Correction+0x338>)
 8006396:	edd3 7a00 	vldr	s15, [r3]
 800639a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800639e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063a2:	d812      	bhi.n	80063ca <HAL_IMU_Gyro_Bias_Correction+0x2a6>
		{
			himu->sensor_offset[GYR_X] = himu->sensor_offset[GYR_X]*0.9f + 0.1f*himu->gyro_rate_mean.pitch;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80063aa:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8006460 <HAL_IMU_Gyro_Bias_Correction+0x33c>
 80063ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80063b8:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8006464 <HAL_IMU_Gyro_Bias_Correction+0x340>
 80063bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80063c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	edc3 7a01 	vstr	s15, [r3, #4]
		}
		if(himu->gyro_rate_deviation.roll<=variance_threshold_roll)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 80063d0:	4b25      	ldr	r3, [pc, #148]	; (8006468 <HAL_IMU_Gyro_Bias_Correction+0x344>)
 80063d2:	edd3 7a00 	vldr	s15, [r3]
 80063d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80063da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063de:	d812      	bhi.n	8006406 <HAL_IMU_Gyro_Bias_Correction+0x2e2>
		{
			himu->sensor_offset[GYR_Y] = himu->sensor_offset[GYR_Y]*0.9f + 0.1f*himu->gyro_rate_mean.roll;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80063e6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8006460 <HAL_IMU_Gyro_Bias_Correction+0x33c>
 80063ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 80063f4:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8006464 <HAL_IMU_Gyro_Bias_Correction+0x340>
 80063f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80063fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	edc3 7a02 	vstr	s15, [r3, #8]
		}
		if(himu->gyro_rate_deviation.yaw<=variance_threshold_yaw)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800640c:	4b17      	ldr	r3, [pc, #92]	; (800646c <HAL_IMU_Gyro_Bias_Correction+0x348>)
 800640e:	edd3 7a00 	vldr	s15, [r3]
 8006412:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800641a:	d812      	bhi.n	8006442 <HAL_IMU_Gyro_Bias_Correction+0x31e>
		{
			himu->sensor_offset[GYR_Z] = himu->sensor_offset[GYR_Z]*0.9f + 0.1f*himu->gyro_rate_mean.yaw;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006422:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006460 <HAL_IMU_Gyro_Bias_Correction+0x33c>
 8006426:	ee27 7a87 	vmul.f32	s14, s15, s14
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8006430:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8006464 <HAL_IMU_Gyro_Bias_Correction+0x340>
 8006434:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	edc3 7a03 	vstr	s15, [r3, #12]
		}
	}
	++counter;
 8006442:	4b05      	ldr	r3, [pc, #20]	; (8006458 <HAL_IMU_Gyro_Bias_Correction+0x334>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3301      	adds	r3, #1
 8006448:	4a03      	ldr	r2, [pc, #12]	; (8006458 <HAL_IMU_Gyro_Bias_Correction+0x334>)
 800644a:	6013      	str	r3, [r2, #0]
}
 800644c:	bf00      	nop
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	bd90      	pop	{r4, r7, pc}
 8006454:	0800cd2c 	.word	0x0800cd2c
 8006458:	20000968 	.word	0x20000968
 800645c:	0800cd30 	.word	0x0800cd30
 8006460:	3f666666 	.word	0x3f666666
 8006464:	3dcccccd 	.word	0x3dcccccd
 8006468:	0800cd34 	.word	0x0800cd34
 800646c:	0800cd38 	.word	0x0800cd38

08006470 <HAL_IMU_Process_Failure>:

/*****************************************************************************/

void HAL_IMU_Process_Failure(void)
{
 8006470:	b480      	push	{r7}
 8006472:	af00      	add	r7, sp, #0
	while(1);
 8006474:	e7fe      	b.n	8006474 <HAL_IMU_Process_Failure+0x4>

08006476 <HAL_IMU_Init>:
}

/* Public functions ----------------------------------------------------------*/

void HAL_IMU_Init(void)
{
 8006476:	b580      	push	{r7, lr}
 8006478:	af00      	add	r7, sp, #0
	HAL_Delay(500); // Boot time of MEMS
 800647a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800647e:	f7fa fd85 	bl	8000f8c <HAL_Delay>
}
 8006482:	bf00      	nop
 8006484:	bd80      	pop	{r7, pc}
	...

08006488 <HAL_IMU_Add>:
		float const mag_softiron_matrix[3][3],
		HAL_Imu_ConfigurationElementTypeDef const sensor_config[],
		uint16_t sensor_device_addr[3],
		uint16_t sensor_reg_addr[3]
)
{
 8006488:	b590      	push	{r4, r7, lr}
 800648a:	b08b      	sub	sp, #44	; 0x2c
 800648c:	af04      	add	r7, sp, #16
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
 8006494:	603b      	str	r3, [r7, #0]
	// register STEPPER handle
	HAL_IMU_handles[HAL_IMU_handles_count++]=himu;
 8006496:	4b5a      	ldr	r3, [pc, #360]	; (8006600 <HAL_IMU_Add+0x178>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	1c5a      	adds	r2, r3, #1
 800649c:	4958      	ldr	r1, [pc, #352]	; (8006600 <HAL_IMU_Add+0x178>)
 800649e:	600a      	str	r2, [r1, #0]
 80064a0:	4958      	ldr	r1, [pc, #352]	; (8006604 <HAL_IMU_Add+0x17c>)
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// init
	himu->hi2c = hi2c;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	601a      	str	r2, [r3, #0]

	memcpy(himu->sensor_offset,sensor_offset,SENSOR_COUNT*sizeof(float));
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	3304      	adds	r3, #4
 80064b2:	2224      	movs	r2, #36	; 0x24
 80064b4:	6879      	ldr	r1, [r7, #4]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f004 fd60 	bl	800af7c <memcpy>
	memcpy(himu->sensor_scale_factor,sensor_scale_factor,SENSOR_COUNT*sizeof(float));
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	3328      	adds	r3, #40	; 0x28
 80064c0:	2224      	movs	r2, #36	; 0x24
 80064c2:	6839      	ldr	r1, [r7, #0]
 80064c4:	4618      	mov	r0, r3
 80064c6:	f004 fd59 	bl	800af7c <memcpy>
	memcpy(himu->mag_softiron_matrix,mag_softiron_matrix,3*3*sizeof(float));
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	334c      	adds	r3, #76	; 0x4c
 80064ce:	2224      	movs	r2, #36	; 0x24
 80064d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064d2:	4618      	mov	r0, r3
 80064d4:	f004 fd52 	bl	800af7c <memcpy>

	memcpy(himu->sensor_device_addr,sensor_device_addr,3*sizeof(uint16_t));
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	3370      	adds	r3, #112	; 0x70
 80064dc:	2206      	movs	r2, #6
 80064de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064e0:	4618      	mov	r0, r3
 80064e2:	f004 fd4b 	bl	800af7c <memcpy>
	memcpy(himu->sensor_reg_addr,sensor_reg_addr,3*sizeof(uint16_t));
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	3376      	adds	r3, #118	; 0x76
 80064ea:	2206      	movs	r2, #6
 80064ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80064ee:	4618      	mov	r0, r3
 80064f0:	f004 fd44 	bl	800af7c <memcpy>

	HAL_StatusTypeDef result = HAL_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	74fb      	strb	r3, [r7, #19]
	/// configure
	{
		uint8_t donnee = 0x5A;
 80064f8:	235a      	movs	r3, #90	; 0x5a
 80064fa:	74bb      	strb	r3, [r7, #18]
		HAL_Imu_ConfigurationElementTypeDef const * ptr = sensor_config;
 80064fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064fe:	617b      	str	r3, [r7, #20]
		while(ptr->addr!=0)
 8006500:	e045      	b.n	800658e <HAL_IMU_Add+0x106>
		{
			if(ptr->access!=IMU_READ_CHECK)
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	7a5b      	ldrb	r3, [r3, #9]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d01a      	beq.n	8006540 <HAL_IMU_Add+0xb8>
			{
				result = HAL_I2C_Mem_Write(himu->hi2c, ptr->addr<<1, ptr->reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&(ptr->value), 1, 100);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	b29b      	uxth	r3, r3
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	b299      	uxth	r1, r3
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	b29c      	uxth	r4, r3
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	3308      	adds	r3, #8
 8006522:	2264      	movs	r2, #100	; 0x64
 8006524:	9202      	str	r2, [sp, #8]
 8006526:	2201      	movs	r2, #1
 8006528:	9201      	str	r2, [sp, #4]
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	2301      	movs	r3, #1
 800652e:	4622      	mov	r2, r4
 8006530:	f7fc f896 	bl	8002660 <HAL_I2C_Mem_Write>
 8006534:	4603      	mov	r3, r0
 8006536:	74fb      	strb	r3, [r7, #19]
				if(result!=HAL_OK)
 8006538:	7cfb      	ldrb	r3, [r7, #19]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d000      	beq.n	8006540 <HAL_IMU_Add+0xb8>
					while(1);
 800653e:	e7fe      	b.n	800653e <HAL_IMU_Add+0xb6>
			}
			if(ptr->access!=IMU_WRITE)
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	7a5b      	ldrb	r3, [r3, #9]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d01f      	beq.n	8006588 <HAL_IMU_Add+0x100>
			{
				result = HAL_I2C_Mem_Read(himu->hi2c, ptr->addr<<1, ptr->reg, I2C_MEMADD_SIZE_8BIT, &donnee, 1, 100);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6818      	ldr	r0, [r3, #0]
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	b29b      	uxth	r3, r3
 8006552:	005b      	lsls	r3, r3, #1
 8006554:	b299      	uxth	r1, r3
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	b29a      	uxth	r2, r3
 800655c:	2364      	movs	r3, #100	; 0x64
 800655e:	9302      	str	r3, [sp, #8]
 8006560:	2301      	movs	r3, #1
 8006562:	9301      	str	r3, [sp, #4]
 8006564:	f107 0312 	add.w	r3, r7, #18
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	2301      	movs	r3, #1
 800656c:	f7fc f982 	bl	8002874 <HAL_I2C_Mem_Read>
 8006570:	4603      	mov	r3, r0
 8006572:	74fb      	strb	r3, [r7, #19]
				if(result!=HAL_OK)
 8006574:	7cfb      	ldrb	r3, [r7, #19]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d000      	beq.n	800657c <HAL_IMU_Add+0xf4>
					while(1);
 800657a:	e7fe      	b.n	800657a <HAL_IMU_Add+0xf2>
				if(donnee != ptr->value)
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	7a1a      	ldrb	r2, [r3, #8]
 8006580:	7cbb      	ldrb	r3, [r7, #18]
 8006582:	429a      	cmp	r2, r3
 8006584:	d000      	beq.n	8006588 <HAL_IMU_Add+0x100>
					while(1);
 8006586:	e7fe      	b.n	8006586 <HAL_IMU_Add+0xfe>
			}
			++ptr;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	330c      	adds	r3, #12
 800658c:	617b      	str	r3, [r7, #20]
		while(ptr->addr!=0)
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1b5      	bne.n	8006502 <HAL_IMU_Add+0x7a>
		}
	}
	// Gyro Bias Correction Init
	himu->gyro_rate_mean = (eulers_double){ 0.0f, 0.0f, 0.0f };
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f04f 0200 	mov.w	r2, #0
 800659c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f04f 0200 	mov.w	r2, #0
 80065b0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	himu->gyro_rate_qmean = (eulers_double){ 0.0f, 0.0f, 0.0f };
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f04f 0200 	mov.w	r2, #0
 80065ba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f04f 0200 	mov.w	r2, #0
 80065c4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f04f 0200 	mov.w	r2, #0
 80065ce:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	himu->gyro_rate_deviation = (eulers_double){ 0.0f, 0.0f, 0.0f };
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f04f 0200 	mov.w	r2, #0
 80065e2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f04f 0200 	mov.w	r2, #0
 80065ec:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	// First read
	HAL_IMU_Read_Sensors(himu);
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 f809 	bl	8006608 <HAL_IMU_Read_Sensors>

}
 80065f6:	bf00      	nop
 80065f8:	371c      	adds	r7, #28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd90      	pop	{r4, r7, pc}
 80065fe:	bf00      	nop
 8006600:	20000964 	.word	0x20000964
 8006604:	20000958 	.word	0x20000958

08006608 <HAL_IMU_Read_Sensors>:


void HAL_IMU_Read_Sensors(IMU_HandleTypeDef * himu)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b088      	sub	sp, #32
 800660c:	af04      	add	r7, sp, #16
 800660e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[6];
	HAL_StatusTypeDef result = HAL_OK;
 8006610:	2300      	movs	r3, #0
 8006612:	73fb      	strb	r3, [r7, #15]
	result = HAL_I2C_Mem_Read(himu->hi2c, (himu->sensor_device_addr[0])<<1, himu->sensor_reg_addr[0] , I2C_MEMADD_SIZE_8BIT, buffer, 6, 10);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6818      	ldr	r0, [r3, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	b299      	uxth	r1, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8b3 2076 	ldrh.w	r2, [r3, #118]	; 0x76
 8006628:	230a      	movs	r3, #10
 800662a:	9302      	str	r3, [sp, #8]
 800662c:	2306      	movs	r3, #6
 800662e:	9301      	str	r3, [sp, #4]
 8006630:	f107 0308 	add.w	r3, r7, #8
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	2301      	movs	r3, #1
 8006638:	f7fc f91c 	bl	8002874 <HAL_I2C_Mem_Read>
 800663c:	4603      	mov	r3, r0
 800663e:	73fb      	strb	r3, [r7, #15]
	if(result!=HAL_OK)
 8006640:	7bfb      	ldrb	r3, [r7, #15]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <HAL_IMU_Read_Sensors+0x42>
	{
		HAL_IMU_Process_Failure();
 8006646:	f7ff ff13 	bl	8006470 <HAL_IMU_Process_Failure>
	}
	himu->raw_sensor_data[GYR_X] = (int16_t)(((buffer[0] << 8) | buffer[1]))>> 0;
 800664a:	7a3b      	ldrb	r3, [r7, #8]
 800664c:	021b      	lsls	r3, r3, #8
 800664e:	b21a      	sxth	r2, r3
 8006650:	7a7b      	ldrb	r3, [r7, #9]
 8006652:	b21b      	sxth	r3, r3
 8006654:	4313      	orrs	r3, r2
 8006656:	b21a      	sxth	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	himu->raw_sensor_data[GYR_Y] = (int16_t)(((buffer[2] << 8) | buffer[3]))>> 0;
 800665e:	7abb      	ldrb	r3, [r7, #10]
 8006660:	021b      	lsls	r3, r3, #8
 8006662:	b21a      	sxth	r2, r3
 8006664:	7afb      	ldrb	r3, [r7, #11]
 8006666:	b21b      	sxth	r3, r3
 8006668:	4313      	orrs	r3, r2
 800666a:	b21a      	sxth	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	himu->raw_sensor_data[GYR_Z] = (int16_t)(((buffer[4] << 8) | buffer[5]))>> 0;
 8006672:	7b3b      	ldrb	r3, [r7, #12]
 8006674:	021b      	lsls	r3, r3, #8
 8006676:	b21a      	sxth	r2, r3
 8006678:	7b7b      	ldrb	r3, [r7, #13]
 800667a:	b21b      	sxth	r3, r3
 800667c:	4313      	orrs	r3, r2
 800667e:	b21a      	sxth	r2, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80


	result = HAL_I2C_Mem_Read(himu->hi2c, (himu->sensor_device_addr[1])<<1, himu->sensor_reg_addr[1] , I2C_MEMADD_SIZE_8BIT, buffer, 6, 10);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6818      	ldr	r0, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
 8006690:	005b      	lsls	r3, r3, #1
 8006692:	b299      	uxth	r1, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8b3 2078 	ldrh.w	r2, [r3, #120]	; 0x78
 800669a:	230a      	movs	r3, #10
 800669c:	9302      	str	r3, [sp, #8]
 800669e:	2306      	movs	r3, #6
 80066a0:	9301      	str	r3, [sp, #4]
 80066a2:	f107 0308 	add.w	r3, r7, #8
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	2301      	movs	r3, #1
 80066aa:	f7fc f8e3 	bl	8002874 <HAL_I2C_Mem_Read>
 80066ae:	4603      	mov	r3, r0
 80066b0:	73fb      	strb	r3, [r7, #15]
	if(result!=HAL_OK)
 80066b2:	7bfb      	ldrb	r3, [r7, #15]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <HAL_IMU_Read_Sensors+0xb4>
	{
		HAL_IMU_Process_Failure();
 80066b8:	f7ff feda 	bl	8006470 <HAL_IMU_Process_Failure>
	}
	himu->raw_sensor_data[ACC_X] = (int16_t)(((buffer[0] << 8) | buffer[1]))>> 0; // 0 for LSM, 2 for NXP
 80066bc:	7a3b      	ldrb	r3, [r7, #8]
 80066be:	021b      	lsls	r3, r3, #8
 80066c0:	b21a      	sxth	r2, r3
 80066c2:	7a7b      	ldrb	r3, [r7, #9]
 80066c4:	b21b      	sxth	r3, r3
 80066c6:	4313      	orrs	r3, r2
 80066c8:	b21a      	sxth	r2, r3
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
	himu->raw_sensor_data[ACC_Y] = (int16_t)(((buffer[2] << 8) | buffer[3]))>> 0; // 0 for LSM, 2 for NXP
 80066d0:	7abb      	ldrb	r3, [r7, #10]
 80066d2:	021b      	lsls	r3, r3, #8
 80066d4:	b21a      	sxth	r2, r3
 80066d6:	7afb      	ldrb	r3, [r7, #11]
 80066d8:	b21b      	sxth	r3, r3
 80066da:	4313      	orrs	r3, r2
 80066dc:	b21a      	sxth	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	himu->raw_sensor_data[ACC_Z] = (int16_t)(((buffer[4] << 8) | buffer[5]))>> 0; // 0 for LSM, 2 for NXP
 80066e4:	7b3b      	ldrb	r3, [r7, #12]
 80066e6:	021b      	lsls	r3, r3, #8
 80066e8:	b21a      	sxth	r2, r3
 80066ea:	7b7b      	ldrb	r3, [r7, #13]
 80066ec:	b21b      	sxth	r3, r3
 80066ee:	4313      	orrs	r3, r2
 80066f0:	b21a      	sxth	r2, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

	result = HAL_I2C_Mem_Read(himu->hi2c, (himu->sensor_device_addr[2])<<1, himu->sensor_reg_addr[2] , I2C_MEMADD_SIZE_8BIT, buffer, 6, 10);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6818      	ldr	r0, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	b299      	uxth	r1, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8b3 207a 	ldrh.w	r2, [r3, #122]	; 0x7a
 800670c:	230a      	movs	r3, #10
 800670e:	9302      	str	r3, [sp, #8]
 8006710:	2306      	movs	r3, #6
 8006712:	9301      	str	r3, [sp, #4]
 8006714:	f107 0308 	add.w	r3, r7, #8
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	2301      	movs	r3, #1
 800671c:	f7fc f8aa 	bl	8002874 <HAL_I2C_Mem_Read>
 8006720:	4603      	mov	r3, r0
 8006722:	73fb      	strb	r3, [r7, #15]
	if(result!=HAL_OK)
 8006724:	7bfb      	ldrb	r3, [r7, #15]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <HAL_IMU_Read_Sensors+0x126>
	{
		HAL_IMU_Process_Failure();
 800672a:	f7ff fea1 	bl	8006470 <HAL_IMU_Process_Failure>
	}
	himu->raw_sensor_data[MAG_X] = (int16_t)(((buffer[0] << 8) | buffer[1]))>> 0;
 800672e:	7a3b      	ldrb	r3, [r7, #8]
 8006730:	021b      	lsls	r3, r3, #8
 8006732:	b21a      	sxth	r2, r3
 8006734:	7a7b      	ldrb	r3, [r7, #9]
 8006736:	b21b      	sxth	r3, r3
 8006738:	4313      	orrs	r3, r2
 800673a:	b21a      	sxth	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	himu->raw_sensor_data[MAG_Y] = (int16_t)(((buffer[2] << 8) | buffer[3]))>> 0;
 8006742:	7abb      	ldrb	r3, [r7, #10]
 8006744:	021b      	lsls	r3, r3, #8
 8006746:	b21a      	sxth	r2, r3
 8006748:	7afb      	ldrb	r3, [r7, #11]
 800674a:	b21b      	sxth	r3, r3
 800674c:	4313      	orrs	r3, r2
 800674e:	b21a      	sxth	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
	himu->raw_sensor_data[MAG_Z] = (int16_t)(((buffer[4] << 8) | buffer[5]))>> 0;
 8006756:	7b3b      	ldrb	r3, [r7, #12]
 8006758:	021b      	lsls	r3, r3, #8
 800675a:	b21a      	sxth	r2, r3
 800675c:	7b7b      	ldrb	r3, [r7, #13]
 800675e:	b21b      	sxth	r3, r3
 8006760:	4313      	orrs	r3, r2
 8006762:	b21a      	sxth	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

	HAL_IMU_Gyro_Bias_Correction(himu);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff fcda 	bl	8006124 <HAL_IMU_Gyro_Bias_Correction>
	HAL_IMU_Scale_Data(himu);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7ff fc99 	bl	80060a8 <HAL_IMU_Scale_Data>

}
 8006776:	bf00      	nop
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <HAL_Led_Init>:
static uint32_t HAL_LED_handles_count = 0;

/* HAL functions ---------------------------------------------------------*/

void HAL_Led_Init()
{
 800677e:	b480      	push	{r7}
 8006780:	af00      	add	r7, sp, #0

}
 8006782:	bf00      	nop
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <HAL_Led_Add>:
void HAL_Led_Add(
		HAL_LED_HandleTypeDef * hled,
		GPIO_TypeDef * port,
		uint16_t pin
)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	4613      	mov	r3, r2
 8006798:	80fb      	strh	r3, [r7, #6]
	hled->port = port;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	601a      	str	r2, [r3, #0]
	hled->pin = pin;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	88fa      	ldrh	r2, [r7, #6]
 80067a4:	809a      	strh	r2, [r3, #4]
	hled->state = LED_OFF;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	719a      	strb	r2, [r3, #6]
	memset(hled->sequence,0,32);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	3307      	adds	r3, #7
 80067b0:	2220      	movs	r2, #32
 80067b2:	2100      	movs	r1, #0
 80067b4:	4618      	mov	r0, r3
 80067b6:	f004 fbec 	bl	800af92 <memset>
	hled->sequence_length = 0;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	629a      	str	r2, [r3, #40]	; 0x28
	hled->sequence_current_index = 0;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2200      	movs	r2, #0
 80067c4:	62da      	str	r2, [r3, #44]	; 0x2c
	hled->sequence_last_time_index_change = 0;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	631a      	str	r2, [r3, #48]	; 0x30
	hled->sequence_repeat = false;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(hled->port,hled->pin,hled->state);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8899      	ldrh	r1, [r3, #4]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	799b      	ldrb	r3, [r3, #6]
 80067e0:	461a      	mov	r2, r3
 80067e2:	f7fb fe1f 	bl	8002424 <HAL_GPIO_WritePin>
	HAL_LED_handles[HAL_LED_handles_count++] = hled;
 80067e6:	4b06      	ldr	r3, [pc, #24]	; (8006800 <HAL_Led_Add+0x74>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	1c5a      	adds	r2, r3, #1
 80067ec:	4904      	ldr	r1, [pc, #16]	; (8006800 <HAL_Led_Add+0x74>)
 80067ee:	600a      	str	r2, [r1, #0]
 80067f0:	4904      	ldr	r1, [pc, #16]	; (8006804 <HAL_Led_Add+0x78>)
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80067f8:	bf00      	nop
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	20000984 	.word	0x20000984
 8006804:	2000096c 	.word	0x2000096c

08006808 <HAL_Led_Set>:

void HAL_Led_Set(HAL_LED_HandleTypeDef * hled)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
	hled->state = LED_ON;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	719a      	strb	r2, [r3, #6]
	HAL_GPIO_WritePin(hled->port,hled->pin,hled->state);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6818      	ldr	r0, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	8899      	ldrh	r1, [r3, #4]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	799b      	ldrb	r3, [r3, #6]
 8006822:	461a      	mov	r2, r3
 8006824:	f7fb fdfe 	bl	8002424 <HAL_GPIO_WritePin>
}
 8006828:	bf00      	nop
 800682a:	3708      	adds	r7, #8
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <HAL_Led_Sequence>:
{
	return hled->state;
}

void HAL_Led_Sequence(HAL_LED_HandleTypeDef * hled, char * sequence, bool repeat)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b086      	sub	sp, #24
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	4613      	mov	r3, r2
 800683c:	71fb      	strb	r3, [r7, #7]
	uint32_t len = strlen(sequence);
 800683e:	68b8      	ldr	r0, [r7, #8]
 8006840:	f7f9 fcc2 	bl	80001c8 <strlen>
 8006844:	6178      	str	r0, [r7, #20]
	if(len<HAL_LED_max_sequence_len)
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2b1f      	cmp	r3, #31
 800684a:	d81b      	bhi.n	8006884 <HAL_Led_Sequence+0x54>
	{
		memset(hled->sequence,0,32);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	3307      	adds	r3, #7
 8006850:	2220      	movs	r2, #32
 8006852:	2100      	movs	r1, #0
 8006854:	4618      	mov	r0, r3
 8006856:	f004 fb9c 	bl	800af92 <memset>
		memcpy(hled->sequence,sequence,len);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	3307      	adds	r3, #7
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	68b9      	ldr	r1, [r7, #8]
 8006862:	4618      	mov	r0, r3
 8006864:	f004 fb8a 	bl	800af7c <memcpy>
		hled->sequence_length = len;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	629a      	str	r2, [r3, #40]	; 0x28
		hled->sequence_current_index = 0;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	62da      	str	r2, [r3, #44]	; 0x2c
		hled->sequence_last_time_index_change = 0;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	631a      	str	r2, [r3, #48]	; 0x30
		hled->sequence_repeat = repeat;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	79fa      	ldrb	r2, [r7, #7]
 800687e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		hled->sequence_length = 0;
		hled->sequence_current_index = 0;
		hled->sequence_last_time_index_change = 0;
		hled->sequence_repeat = false;
	}
}
 8006882:	e013      	b.n	80068ac <HAL_Led_Sequence+0x7c>
		memset(hled->sequence,0,32);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	3307      	adds	r3, #7
 8006888:	2220      	movs	r2, #32
 800688a:	2100      	movs	r1, #0
 800688c:	4618      	mov	r0, r3
 800688e:	f004 fb80 	bl	800af92 <memset>
		hled->sequence_length = 0;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	629a      	str	r2, [r3, #40]	; 0x28
		hled->sequence_current_index = 0;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	62da      	str	r2, [r3, #44]	; 0x2c
		hled->sequence_last_time_index_change = 0;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	631a      	str	r2, [r3, #48]	; 0x30
		hled->sequence_repeat = false;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 80068ac:	bf00      	nop
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <HAL_Led_Process>:

void HAL_Led_Process(void)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
    uint32_t const current_time = HAL_GetTick();
 80068ba:	f7fa fb5b 	bl	8000f74 <HAL_GetTick>
 80068be:	60b8      	str	r0, [r7, #8]
    for(uint32_t index=0;index<HAL_LED_handles_count;++index)
 80068c0:	2300      	movs	r3, #0
 80068c2:	60fb      	str	r3, [r7, #12]
 80068c4:	e124      	b.n	8006b10 <HAL_Led_Process+0x25c>
    {
    	HAL_LED_HandleTypeDef * hled = HAL_LED_handles[index];
 80068c6:	4a97      	ldr	r2, [pc, #604]	; (8006b24 <HAL_Led_Process+0x270>)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068ce:	607b      	str	r3, [r7, #4]
    	if(hled->sequence_length>0)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f000 8118 	beq.w	8006b0a <HAL_Led_Process+0x256>
    	{
    		char current_event = hled->sequence[hled->sequence_current_index];
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	4413      	add	r3, r2
 80068e2:	79db      	ldrb	r3, [r3, #7]
 80068e4:	70fb      	strb	r3, [r7, #3]

    		switch(current_event)
 80068e6:	78fb      	ldrb	r3, [r7, #3]
 80068e8:	2b2e      	cmp	r3, #46	; 0x2e
 80068ea:	d047      	beq.n	800697c <HAL_Led_Process+0xc8>
 80068ec:	2b5f      	cmp	r3, #95	; 0x5f
 80068ee:	f000 8087 	beq.w	8006a00 <HAL_Led_Process+0x14c>
 80068f2:	2b20      	cmp	r3, #32
 80068f4:	f040 80c3 	bne.w	8006a7e <HAL_Led_Process+0x1ca>
    		{
    		case ' ':
				{
					hled->state = LED_OFF;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	719a      	strb	r2, [r3, #6]
					HAL_GPIO_WritePin(hled->port,hled->pin,hled->state);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6818      	ldr	r0, [r3, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	8899      	ldrh	r1, [r3, #4]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	799b      	ldrb	r3, [r3, #6]
 800690a:	461a      	mov	r2, r3
 800690c:	f7fb fd8a 	bl	8002424 <HAL_GPIO_WritePin>
					if(current_time>=hled->sequence_last_time_index_change+HAL_LED_blinking_period)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006914:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	429a      	cmp	r2, r3
 800691c:	f200 80ee 	bhi.w	8006afc <HAL_Led_Process+0x248>
					{
						++hled->sequence_current_index;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006924:	1c5a      	adds	r2, r3, #1
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	62da      	str	r2, [r3, #44]	; 0x2c
						hled->sequence_last_time_index_change = current_time;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	631a      	str	r2, [r3, #48]	; 0x30
						if(hled->sequence[hled->sequence_current_index]==0) // end of sequence
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	4413      	add	r3, r2
 8006938:	79db      	ldrb	r3, [r3, #7]
 800693a:	2b00      	cmp	r3, #0
 800693c:	f040 80de 	bne.w	8006afc <HAL_Led_Process+0x248>
						{
							hled->sequence_current_index = 0;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	62da      	str	r2, [r3, #44]	; 0x2c
							if(!hled->sequence_repeat) // dont repeat
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800694c:	f083 0301 	eor.w	r3, r3, #1
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b00      	cmp	r3, #0
 8006954:	f000 80d2 	beq.w	8006afc <HAL_Led_Process+0x248>
							{
								memset(hled->sequence,0,32);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	3307      	adds	r3, #7
 800695c:	2220      	movs	r2, #32
 800695e:	2100      	movs	r1, #0
 8006960:	4618      	mov	r0, r3
 8006962:	f004 fb16 	bl	800af92 <memset>
								hled->sequence_length = 0;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	629a      	str	r2, [r3, #40]	; 0x28
								hled->sequence_last_time_index_change = 0;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	631a      	str	r2, [r3, #48]	; 0x30
								hled->sequence_repeat = false;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
							}
						}
					}
				}
				break;
 800697a:	e0bf      	b.n	8006afc <HAL_Led_Process+0x248>
    		case '.':
				{
					hled->state = LED_ON;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	719a      	strb	r2, [r3, #6]
					HAL_GPIO_WritePin(hled->port,hled->pin,hled->state);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6818      	ldr	r0, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	8899      	ldrh	r1, [r3, #4]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	799b      	ldrb	r3, [r3, #6]
 800698e:	461a      	mov	r2, r3
 8006990:	f7fb fd48 	bl	8002424 <HAL_GPIO_WritePin>
					if(current_time>=hled->sequence_last_time_index_change+HAL_LED_blinking_period)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006998:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	429a      	cmp	r2, r3
 80069a0:	f200 80ae 	bhi.w	8006b00 <HAL_Led_Process+0x24c>
					{
						++hled->sequence_current_index;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a8:	1c5a      	adds	r2, r3, #1
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	62da      	str	r2, [r3, #44]	; 0x2c
						hled->sequence_last_time_index_change = current_time;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	68ba      	ldr	r2, [r7, #8]
 80069b2:	631a      	str	r2, [r3, #48]	; 0x30
						if(hled->sequence[hled->sequence_current_index]==0) // end of sequence
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	4413      	add	r3, r2
 80069bc:	79db      	ldrb	r3, [r3, #7]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f040 809e 	bne.w	8006b00 <HAL_Led_Process+0x24c>
						{
							hled->sequence_current_index = 0;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	62da      	str	r2, [r3, #44]	; 0x2c
							if(!hled->sequence_repeat) // dont repeat
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80069d0:	f083 0301 	eor.w	r3, r3, #1
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f000 8092 	beq.w	8006b00 <HAL_Led_Process+0x24c>
							{
								memset(hled->sequence,0,32);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3307      	adds	r3, #7
 80069e0:	2220      	movs	r2, #32
 80069e2:	2100      	movs	r1, #0
 80069e4:	4618      	mov	r0, r3
 80069e6:	f004 fad4 	bl	800af92 <memset>
								hled->sequence_length = 0;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	629a      	str	r2, [r3, #40]	; 0x28
								hled->sequence_last_time_index_change = 0;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	631a      	str	r2, [r3, #48]	; 0x30
								hled->sequence_repeat = false;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
							}
						}
					}
				}
				break;
 80069fe:	e07f      	b.n	8006b00 <HAL_Led_Process+0x24c>
    		case '_':
				{
					hled->state = LED_ON;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	719a      	strb	r2, [r3, #6]
					HAL_GPIO_WritePin(hled->port,hled->pin,hled->state);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6818      	ldr	r0, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	8899      	ldrh	r1, [r3, #4]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	799b      	ldrb	r3, [r3, #6]
 8006a12:	461a      	mov	r2, r3
 8006a14:	f7fb fd06 	bl	8002424 <HAL_GPIO_WritePin>
					if(current_time>=hled->sequence_last_time_index_change+HAL_LED_blinking_period)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a1c:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d86e      	bhi.n	8006b04 <HAL_Led_Process+0x250>
					{
						++hled->sequence_current_index;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	62da      	str	r2, [r3, #44]	; 0x2c
						hled->sequence_last_time_index_change = current_time;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	631a      	str	r2, [r3, #48]	; 0x30
						if(hled->sequence[hled->sequence_current_index]==0) // end of sequence
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	79db      	ldrb	r3, [r3, #7]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d15f      	bne.n	8006b04 <HAL_Led_Process+0x250>
						{
							hled->sequence_current_index = 0;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	62da      	str	r2, [r3, #44]	; 0x2c
							if(!hled->sequence_repeat) // dont repeat
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006a50:	f083 0301 	eor.w	r3, r3, #1
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d054      	beq.n	8006b04 <HAL_Led_Process+0x250>
							{
								memset(hled->sequence,0,32);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	3307      	adds	r3, #7
 8006a5e:	2220      	movs	r2, #32
 8006a60:	2100      	movs	r1, #0
 8006a62:	4618      	mov	r0, r3
 8006a64:	f004 fa95 	bl	800af92 <memset>
								hled->sequence_length = 0;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	629a      	str	r2, [r3, #40]	; 0x28
								hled->sequence_last_time_index_change = 0;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	631a      	str	r2, [r3, #48]	; 0x30
								hled->sequence_repeat = false;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
							}
						}
					}
				}
				break;
 8006a7c:	e042      	b.n	8006b04 <HAL_Led_Process+0x250>
    		default:
				{
					hled->state = LED_OFF;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	719a      	strb	r2, [r3, #6]
					HAL_GPIO_WritePin(hled->port,hled->pin,hled->state);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6818      	ldr	r0, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	8899      	ldrh	r1, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	799b      	ldrb	r3, [r3, #6]
 8006a90:	461a      	mov	r2, r3
 8006a92:	f7fb fcc7 	bl	8002424 <HAL_GPIO_WritePin>
					if(current_time>=hled->sequence_last_time_index_change+HAL_LED_blinking_period)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a9a:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d831      	bhi.n	8006b08 <HAL_Led_Process+0x254>
					{
						++hled->sequence_current_index;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aa8:	1c5a      	adds	r2, r3, #1
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	62da      	str	r2, [r3, #44]	; 0x2c
						hled->sequence_last_time_index_change = current_time;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68ba      	ldr	r2, [r7, #8]
 8006ab2:	631a      	str	r2, [r3, #48]	; 0x30
						if(hled->sequence[hled->sequence_current_index]==0) // end of sequence
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	4413      	add	r3, r2
 8006abc:	79db      	ldrb	r3, [r3, #7]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d122      	bne.n	8006b08 <HAL_Led_Process+0x254>
						{
							hled->sequence_current_index = 0;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	62da      	str	r2, [r3, #44]	; 0x2c
							if(!hled->sequence_repeat) // dont repeat
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006ace:	f083 0301 	eor.w	r3, r3, #1
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d017      	beq.n	8006b08 <HAL_Led_Process+0x254>
							{
								memset(hled->sequence,0,32);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	3307      	adds	r3, #7
 8006adc:	2220      	movs	r2, #32
 8006ade:	2100      	movs	r1, #0
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f004 fa56 	bl	800af92 <memset>
								hled->sequence_length = 0;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	629a      	str	r2, [r3, #40]	; 0x28
								hled->sequence_last_time_index_change = 0;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	631a      	str	r2, [r3, #48]	; 0x30
								hled->sequence_repeat = false;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
							}
						}
					}
				}
				break;
 8006afa:	e005      	b.n	8006b08 <HAL_Led_Process+0x254>
				break;
 8006afc:	bf00      	nop
 8006afe:	e004      	b.n	8006b0a <HAL_Led_Process+0x256>
				break;
 8006b00:	bf00      	nop
 8006b02:	e002      	b.n	8006b0a <HAL_Led_Process+0x256>
				break;
 8006b04:	bf00      	nop
 8006b06:	e000      	b.n	8006b0a <HAL_Led_Process+0x256>
				break;
 8006b08:	bf00      	nop
    for(uint32_t index=0;index<HAL_LED_handles_count;++index)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	60fb      	str	r3, [r7, #12]
 8006b10:	4b05      	ldr	r3, [pc, #20]	; (8006b28 <HAL_Led_Process+0x274>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	68fa      	ldr	r2, [r7, #12]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	f4ff aed5 	bcc.w	80068c6 <HAL_Led_Process+0x12>
    		}
        }
    }
}
 8006b1c:	bf00      	nop
 8006b1e:	3710      	adds	r7, #16
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	2000096c 	.word	0x2000096c
 8006b28:	20000984 	.word	0x20000984

08006b2c <HAL_TIM_IC_CaptureCallback>:
                                

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b082      	sub	sp, #8
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
	HAL_PPM_SUM_Input_ISR(htim);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f003 fa5f 	bl	8009ff8 <HAL_PPM_SUM_Input_ISR>
}
 8006b3a:	bf00      	nop
 8006b3c:	3708      	adds	r7, #8
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}

08006b42 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8006b42:	b480      	push	{r7}
 8006b44:	af00      	add	r7, sp, #0

}
 8006b46:	bf00      	nop
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8006b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b54:	b0b5      	sub	sp, #212	; 0xd4
 8006b56:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006b58:	f7fa f9a6 	bl	8000ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006b5c:	f001 faf0 	bl	8008140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006b60:	f001 fefe 	bl	8008960 <MX_GPIO_Init>
  MX_DMA_Init();
 8006b64:	f001 febe 	bl	80088e4 <MX_DMA_Init>
  MX_TIM1_Init();
 8006b68:	f001 fbf8 	bl	800835c <MX_TIM1_Init>
  MX_TIM2_Init();
 8006b6c:	f001 fc9a 	bl	80084a4 <MX_TIM2_Init>
  MX_TIM5_Init();
 8006b70:	f001 fe16 	bl	80087a0 <MX_TIM5_Init>
  MX_ADC1_Init();
 8006b74:	f001 fb5c 	bl	8008230 <MX_ADC1_Init>
  MX_TIM3_Init();
 8006b78:	f001 fce2 	bl	8008540 <MX_TIM3_Init>
  MX_TIM4_Init();
 8006b7c:	f001 fd78 	bl	8008670 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8006b80:	f001 fe82 	bl	8008888 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8006b84:	f001 fbb6 	bl	80082f4 <MX_I2C1_Init>
  MX_TIM14_Init();
 8006b88:	f001 fe58 	bl	800883c <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  HAL_Battery_Init();
 8006b8c:	f7ff f9aa 	bl	8005ee4 <HAL_Battery_Init>
  HAL_Led_Init();
 8006b90:	f7ff fdf5 	bl	800677e <HAL_Led_Init>
  HAL_Led_Add(&hled,LED_GPIO_Port,LED_Pin);
 8006b94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006b98:	49a7      	ldr	r1, [pc, #668]	; (8006e38 <main+0x2e8>)
 8006b9a:	48a8      	ldr	r0, [pc, #672]	; (8006e3c <main+0x2ec>)
 8006b9c:	f7ff fdf6 	bl	800678c <HAL_Led_Add>
  HAL_Led_Set(&hled);
 8006ba0:	48a6      	ldr	r0, [pc, #664]	; (8006e3c <main+0x2ec>)
 8006ba2:	f7ff fe31 	bl	8006808 <HAL_Led_Set>
  HAL_PPM_SUM_Input_Init(&hppmi,&htim3);
 8006ba6:	49a6      	ldr	r1, [pc, #664]	; (8006e40 <main+0x2f0>)
 8006ba8:	48a6      	ldr	r0, [pc, #664]	; (8006e44 <main+0x2f4>)
 8006baa:	f003 f9d7 	bl	8009f5c <HAL_PPM_SUM_Input_Init>
  HAL_Encoder_Init(&hencoder,&htim5,&htim2);
 8006bae:	4aa6      	ldr	r2, [pc, #664]	; (8006e48 <main+0x2f8>)
 8006bb0:	49a6      	ldr	r1, [pc, #664]	; (8006e4c <main+0x2fc>)
 8006bb2:	48a7      	ldr	r0, [pc, #668]	; (8006e50 <main+0x300>)
 8006bb4:	f7ff f9ea 	bl	8005f8c <HAL_Encoder_Init>
  // RIGHT MOTOR <=> M1 PORT <=> TIM5, CW > positive counter
  // LEFT MOTOR <=> M2 PORT <=> TIM2, CW > positive counter
  HAL_Motor_Init();
 8006bb8:	f001 fffc 	bl	8008bb4 <HAL_Motor_Init>
  HAL_Motor_Set(HAL_MOTOR_ALL,HAL_MOTOR_AUTO,0);
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2101      	movs	r1, #1
 8006bc0:	2002      	movs	r0, #2
 8006bc2:	f002 f80b 	bl	8008bdc <HAL_Motor_Set>
  reset_pid_win(&xpid);
 8006bc6:	48a3      	ldr	r0, [pc, #652]	; (8006e54 <main+0x304>)
 8006bc8:	f003 f8ac 	bl	8009d24 <reset_pid_win>
  reset_pid_win(&wpid);
 8006bcc:	48a2      	ldr	r0, [pc, #648]	; (8006e58 <main+0x308>)
 8006bce:	f003 f8a9 	bl	8009d24 <reset_pid_win>
  HAL_Serial_Init(&huart2,&hcom);
 8006bd2:	49a2      	ldr	r1, [pc, #648]	; (8006e5c <main+0x30c>)
 8006bd4:	48a2      	ldr	r0, [pc, #648]	; (8006e60 <main+0x310>)
 8006bd6:	f003 fa63 	bl	800a0a0 <HAL_Serial_Init>
  HAL_Serial_Print(&hcom,"\n\n\nTETRA - SouthBridge v0.00\n");
 8006bda:	49a2      	ldr	r1, [pc, #648]	; (8006e64 <main+0x314>)
 8006bdc:	489f      	ldr	r0, [pc, #636]	; (8006e5c <main+0x30c>)
 8006bde:	f003 fcef 	bl	800a5c0 <HAL_Serial_Print>
  HAL_IMU_Init();
 8006be2:	f7ff fc48 	bl	8006476 <HAL_IMU_Init>
  HAL_IMU_Add(
 8006be6:	4ba0      	ldr	r3, [pc, #640]	; (8006e68 <main+0x318>)
 8006be8:	9303      	str	r3, [sp, #12]
 8006bea:	4ba0      	ldr	r3, [pc, #640]	; (8006e6c <main+0x31c>)
 8006bec:	9302      	str	r3, [sp, #8]
 8006bee:	4ba0      	ldr	r3, [pc, #640]	; (8006e70 <main+0x320>)
 8006bf0:	9301      	str	r3, [sp, #4]
 8006bf2:	4ba0      	ldr	r3, [pc, #640]	; (8006e74 <main+0x324>)
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	4ba0      	ldr	r3, [pc, #640]	; (8006e78 <main+0x328>)
 8006bf8:	4aa0      	ldr	r2, [pc, #640]	; (8006e7c <main+0x32c>)
 8006bfa:	49a1      	ldr	r1, [pc, #644]	; (8006e80 <main+0x330>)
 8006bfc:	48a1      	ldr	r0, [pc, #644]	; (8006e84 <main+0x334>)
 8006bfe:	f7ff fc43 	bl	8006488 <HAL_IMU_Add>
		imu_mag_softiron_matrix,
		imu_sensor_config,
		imu_sensor_device_addr,
		imu_sensor_reg_addr
	);
	HAL_AHRS_Init(&ahrs,0.005,0.01);
 8006c02:	eddf 0aa1 	vldr	s1, [pc, #644]	; 8006e88 <main+0x338>
 8006c06:	ed9f 0aa1 	vldr	s0, [pc, #644]	; 8006e8c <main+0x33c>
 8006c0a:	48a1      	ldr	r0, [pc, #644]	; (8006e90 <main+0x340>)
 8006c0c:	f002 f8ac 	bl	8008d68 <HAL_AHRS_Init>

  //uint32_t last_time = HAL_GetTick();
  HAL_TIM_Base_Start(&htim14);
 8006c10:	48a0      	ldr	r0, [pc, #640]	; (8006e94 <main+0x344>)
 8006c12:	f7fc ffba 	bl	8003b8a <HAL_TIM_Base_Start>
  uint16_t last_time_us = __HAL_TIM_GET_COUNTER(&htim14);
 8006c16:	4b9f      	ldr	r3, [pc, #636]	; (8006e94 <main+0x344>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c1c:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae

  HAL_Led_Sequence(&hled,".         ",true);
 8006c20:	2201      	movs	r2, #1
 8006c22:	499d      	ldr	r1, [pc, #628]	; (8006e98 <main+0x348>)
 8006c24:	4885      	ldr	r0, [pc, #532]	; (8006e3c <main+0x2ec>)
 8006c26:	f7ff fe03 	bl	8006830 <HAL_Led_Sequence>
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  //! Power and LED state
	  {
		  float power_level = HAL_Battery_Get(VBATT);
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	f7ff f968 	bl	8005f00 <HAL_Battery_Get>
 8006c30:	ed87 0a20 	vstr	s0, [r7, #128]	; 0x80
		  switch(power_status)
 8006c34:	4b99      	ldr	r3, [pc, #612]	; (8006e9c <main+0x34c>)
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d002      	beq.n	8006c42 <main+0xf2>
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d028      	beq.n	8006c92 <main+0x142>
 8006c40:	e04f      	b.n	8006ce2 <main+0x192>
		  {
			case RUNNING:
				{
					if(power_level<(3.0*3.6))
 8006c42:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8006c46:	f7f9 fc2b 	bl	80004a0 <__aeabi_f2d>
 8006c4a:	a377      	add	r3, pc, #476	; (adr r3, 8006e28 <main+0x2d8>)
 8006c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c50:	f7f9 feec 	bl	8000a2c <__aeabi_dcmplt>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d008      	beq.n	8006c6c <main+0x11c>
					{
						power_status = SHUTDOWN;
 8006c5a:	4b90      	ldr	r3, [pc, #576]	; (8006e9c <main+0x34c>)
 8006c5c:	2202      	movs	r2, #2
 8006c5e:	701a      	strb	r2, [r3, #0]
						HAL_Led_Sequence(&hled,power_status_led_sequence[SHUTDOWN],true);
 8006c60:	4b8f      	ldr	r3, [pc, #572]	; (8006ea0 <main+0x350>)
 8006c62:	2201      	movs	r2, #1
 8006c64:	4619      	mov	r1, r3
 8006c66:	4875      	ldr	r0, [pc, #468]	; (8006e3c <main+0x2ec>)
 8006c68:	f7ff fde2 	bl	8006830 <HAL_Led_Sequence>
					}
					if(HAL_GetTick()<(rx_timestamp+1000))
 8006c6c:	f7fa f982 	bl	8000f74 <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	4b8c      	ldr	r3, [pc, #560]	; (8006ea4 <main+0x354>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d248      	bcs.n	8006d10 <main+0x1c0>
					{
						power_status = RUNNING_AND_RX;
 8006c7e:	4b87      	ldr	r3, [pc, #540]	; (8006e9c <main+0x34c>)
 8006c80:	2201      	movs	r2, #1
 8006c82:	701a      	strb	r2, [r3, #0]
						HAL_Led_Sequence(&hled,power_status_led_sequence[RUNNING_AND_RX],true);
 8006c84:	4b88      	ldr	r3, [pc, #544]	; (8006ea8 <main+0x358>)
 8006c86:	2201      	movs	r2, #1
 8006c88:	4619      	mov	r1, r3
 8006c8a:	486c      	ldr	r0, [pc, #432]	; (8006e3c <main+0x2ec>)
 8006c8c:	f7ff fdd0 	bl	8006830 <HAL_Led_Sequence>
					}
				}
				break;
 8006c90:	e03e      	b.n	8006d10 <main+0x1c0>
			case RUNNING_AND_RX:
				{
					if(power_level<(3.0*3.6))
 8006c92:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8006c96:	f7f9 fc03 	bl	80004a0 <__aeabi_f2d>
 8006c9a:	a363      	add	r3, pc, #396	; (adr r3, 8006e28 <main+0x2d8>)
 8006c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca0:	f7f9 fec4 	bl	8000a2c <__aeabi_dcmplt>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d008      	beq.n	8006cbc <main+0x16c>
					{
						power_status = SHUTDOWN;
 8006caa:	4b7c      	ldr	r3, [pc, #496]	; (8006e9c <main+0x34c>)
 8006cac:	2202      	movs	r2, #2
 8006cae:	701a      	strb	r2, [r3, #0]
						HAL_Led_Sequence(&hled,power_status_led_sequence[SHUTDOWN],true);
 8006cb0:	4b7b      	ldr	r3, [pc, #492]	; (8006ea0 <main+0x350>)
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	4861      	ldr	r0, [pc, #388]	; (8006e3c <main+0x2ec>)
 8006cb8:	f7ff fdba 	bl	8006830 <HAL_Led_Sequence>
					}
					if(HAL_GetTick()>(rx_timestamp+1000))
 8006cbc:	f7fa f95a 	bl	8000f74 <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	4b78      	ldr	r3, [pc, #480]	; (8006ea4 <main+0x354>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d922      	bls.n	8006d14 <main+0x1c4>
					{
						power_status = RUNNING;
 8006cce:	4b73      	ldr	r3, [pc, #460]	; (8006e9c <main+0x34c>)
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	701a      	strb	r2, [r3, #0]
						HAL_Led_Sequence(&hled,power_status_led_sequence[RUNNING],true);
 8006cd4:	4b75      	ldr	r3, [pc, #468]	; (8006eac <main+0x35c>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	4619      	mov	r1, r3
 8006cda:	4858      	ldr	r0, [pc, #352]	; (8006e3c <main+0x2ec>)
 8006cdc:	f7ff fda8 	bl	8006830 <HAL_Led_Sequence>
					}
				}
				break;
 8006ce0:	e018      	b.n	8006d14 <main+0x1c4>
			case SHUTDOWN:
			default:
				{
					if(power_level>(3.0*3.8))
 8006ce2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8006ce6:	f7f9 fbdb 	bl	80004a0 <__aeabi_f2d>
 8006cea:	a351      	add	r3, pc, #324	; (adr r3, 8006e30 <main+0x2e0>)
 8006cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf0:	f7f9 feba 	bl	8000a68 <__aeabi_dcmpgt>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d100      	bne.n	8006cfc <main+0x1ac>
					{
						power_status = RUNNING;
						HAL_Led_Sequence(&hled,power_status_led_sequence[RUNNING],true);
					}
				}
				break;
 8006cfa:	e00c      	b.n	8006d16 <main+0x1c6>
						power_status = RUNNING;
 8006cfc:	4b67      	ldr	r3, [pc, #412]	; (8006e9c <main+0x34c>)
 8006cfe:	2200      	movs	r2, #0
 8006d00:	701a      	strb	r2, [r3, #0]
						HAL_Led_Sequence(&hled,power_status_led_sequence[RUNNING],true);
 8006d02:	4b6a      	ldr	r3, [pc, #424]	; (8006eac <main+0x35c>)
 8006d04:	2201      	movs	r2, #1
 8006d06:	4619      	mov	r1, r3
 8006d08:	484c      	ldr	r0, [pc, #304]	; (8006e3c <main+0x2ec>)
 8006d0a:	f7ff fd91 	bl	8006830 <HAL_Led_Sequence>
				break;
 8006d0e:	e002      	b.n	8006d16 <main+0x1c6>
				break;
 8006d10:	bf00      	nop
 8006d12:	e000      	b.n	8006d16 <main+0x1c6>
				break;
 8006d14:	bf00      	nop
		  }
		  HAL_Led_Process();
 8006d16:	f7ff fdcd 	bl	80068b4 <HAL_Led_Process>
		  RC_Y,
		  RC_W
	  };
	  static uint32_t remote_control_state = RC_WAITING;
	  POD_Command remote_control;
	  if(HAL_Serial_Available(&hcom))
 8006d1a:	4850      	ldr	r0, [pc, #320]	; (8006e5c <main+0x30c>)
 8006d1c:	f003 f9ee 	bl	800a0fc <HAL_Serial_Available>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f000 80cb 	beq.w	8006ebe <main+0x36e>
	  {
		  uint8_t c = HAL_Serial_GetChar(&hcom);
 8006d28:	484c      	ldr	r0, [pc, #304]	; (8006e5c <main+0x30c>)
 8006d2a:	f003 fa14 	bl	800a156 <HAL_Serial_GetChar>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		  switch(remote_control_state)
 8006d34:	4b5e      	ldr	r3, [pc, #376]	; (8006eb0 <main+0x360>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2b05      	cmp	r3, #5
 8006d3a:	f200 80c0 	bhi.w	8006ebe <main+0x36e>
 8006d3e:	a201      	add	r2, pc, #4	; (adr r2, 8006d44 <main+0x1f4>)
 8006d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d44:	08006d5d 	.word	0x08006d5d
 8006d48:	08006d6f 	.word	0x08006d6f
 8006d4c:	08006d83 	.word	0x08006d83
 8006d50:	08006d9b 	.word	0x08006d9b
 8006d54:	08006db3 	.word	0x08006db3
 8006d58:	08006dcb 	.word	0x08006dcb
		  {
		  case RC_WAITING:
			  {
				  if(c==255)
 8006d5c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006d60:	2bff      	cmp	r3, #255	; 0xff
 8006d62:	f040 80ab 	bne.w	8006ebc <main+0x36c>
				  {
					  remote_control_state=RC_SOM;
 8006d66:	4b52      	ldr	r3, [pc, #328]	; (8006eb0 <main+0x360>)
 8006d68:	2201      	movs	r2, #1
 8006d6a:	601a      	str	r2, [r3, #0]
				  }
			  }
			  break;
 8006d6c:	e0a6      	b.n	8006ebc <main+0x36c>
		  case RC_SOM:
			  {
				  remote_control.cmd = c;
 8006d6e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006d72:	60fb      	str	r3, [r7, #12]
				  remote_control.chksum = c;
 8006d74:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006d78:	61fb      	str	r3, [r7, #28]
				  remote_control_state=RC_CMD;
 8006d7a:	4b4d      	ldr	r3, [pc, #308]	; (8006eb0 <main+0x360>)
 8006d7c:	2202      	movs	r2, #2
 8006d7e:	601a      	str	r2, [r3, #0]
			  }
			  break;
 8006d80:	e09d      	b.n	8006ebe <main+0x36e>
		  case RC_CMD:
			  {
				  remote_control.x = c;
 8006d82:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006d86:	613b      	str	r3, [r7, #16]
				  remote_control.chksum += c;
 8006d88:	69fa      	ldr	r2, [r7, #28]
 8006d8a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006d8e:	4413      	add	r3, r2
 8006d90:	61fb      	str	r3, [r7, #28]
				  remote_control_state=RC_X;
 8006d92:	4b47      	ldr	r3, [pc, #284]	; (8006eb0 <main+0x360>)
 8006d94:	2203      	movs	r2, #3
 8006d96:	601a      	str	r2, [r3, #0]
			  }
			  break;
 8006d98:	e091      	b.n	8006ebe <main+0x36e>
		  case RC_X:
			  {
				  remote_control.y = c;
 8006d9a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006d9e:	617b      	str	r3, [r7, #20]
				  remote_control.chksum += c;
 8006da0:	69fa      	ldr	r2, [r7, #28]
 8006da2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006da6:	4413      	add	r3, r2
 8006da8:	61fb      	str	r3, [r7, #28]
				  remote_control_state=RC_Y;
 8006daa:	4b41      	ldr	r3, [pc, #260]	; (8006eb0 <main+0x360>)
 8006dac:	2204      	movs	r2, #4
 8006dae:	601a      	str	r2, [r3, #0]
			  }
			  break;
 8006db0:	e085      	b.n	8006ebe <main+0x36e>
		  case RC_Y:
			  {
				  remote_control.w = c;
 8006db2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006db6:	61bb      	str	r3, [r7, #24]
				  remote_control.chksum += c;
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8006dbe:	4413      	add	r3, r2
 8006dc0:	61fb      	str	r3, [r7, #28]
				  remote_control_state=RC_W;
 8006dc2:	4b3b      	ldr	r3, [pc, #236]	; (8006eb0 <main+0x360>)
 8006dc4:	2205      	movs	r2, #5
 8006dc6:	601a      	str	r2, [r3, #0]
			  }
			  break;
 8006dc8:	e079      	b.n	8006ebe <main+0x36e>
		  case RC_W:
			  {
				  if(remote_control.chksum%256 == c)
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	425a      	negs	r2, r3
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	b2d2      	uxtb	r2, r2
 8006dd2:	bf58      	it	pl
 8006dd4:	4253      	negpl	r3, r2
 8006dd6:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d11d      	bne.n	8006e1a <main+0x2ca>
				  {
					  // post command into FIFO
					  command_fifo[command_fifo_input] = remote_control;
 8006dde:	4b35      	ldr	r3, [pc, #212]	; (8006eb4 <main+0x364>)
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4935      	ldr	r1, [pc, #212]	; (8006eb8 <main+0x368>)
 8006de4:	4613      	mov	r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	4413      	add	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	440b      	add	r3, r1
 8006dee:	461d      	mov	r5, r3
 8006df0:	f107 040c 	add.w	r4, r7, #12
 8006df4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006df6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006df8:	6823      	ldr	r3, [r4, #0]
 8006dfa:	602b      	str	r3, [r5, #0]
					  ++command_fifo_input;
 8006dfc:	4b2d      	ldr	r3, [pc, #180]	; (8006eb4 <main+0x364>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	3301      	adds	r3, #1
 8006e02:	4a2c      	ldr	r2, [pc, #176]	; (8006eb4 <main+0x364>)
 8006e04:	6013      	str	r3, [r2, #0]
					  command_fifo_input=command_fifo_input%command_fifo_size;
 8006e06:	4b2b      	ldr	r3, [pc, #172]	; (8006eb4 <main+0x364>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2220      	movs	r2, #32
 8006e0c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006e10:	fb02 f201 	mul.w	r2, r2, r1
 8006e14:	1a9b      	subs	r3, r3, r2
 8006e16:	4a27      	ldr	r2, [pc, #156]	; (8006eb4 <main+0x364>)
 8006e18:	6013      	str	r3, [r2, #0]
					  //HAL_Serial_Print(&hcom,"Command %d %d %d %d\n",remote_control.cmd,remote_control.x,remote_control.y,remote_control.w);
				  }
				  remote_control_state=RC_WAITING;
 8006e1a:	4b25      	ldr	r3, [pc, #148]	; (8006eb0 <main+0x360>)
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	601a      	str	r2, [r3, #0]
			  }
			  break;
 8006e20:	e04d      	b.n	8006ebe <main+0x36e>
 8006e22:	bf00      	nop
 8006e24:	f3af 8000 	nop.w
 8006e28:	9999999a 	.word	0x9999999a
 8006e2c:	40259999 	.word	0x40259999
 8006e30:	cccccccc 	.word	0xcccccccc
 8006e34:	4026cccc 	.word	0x4026cccc
 8006e38:	40020800 	.word	0x40020800
 8006e3c:	20001968 	.word	0x20001968
 8006e40:	20000c80 	.word	0x20000c80
 8006e44:	20001080 	.word	0x20001080
 8006e48:	200010a4 	.word	0x200010a4
 8006e4c:	20000c44 	.word	0x20000c44
 8006e50:	200019a0 	.word	0x200019a0
 8006e54:	20000018 	.word	0x20000018
 8006e58:	20000470 	.word	0x20000470
 8006e5c:	20001120 	.word	0x20001120
 8006e60:	200010e0 	.word	0x200010e0
 8006e64:	0800cca4 	.word	0x0800cca4
 8006e68:	200008c0 	.word	0x200008c0
 8006e6c:	200008b8 	.word	0x200008b8
 8006e70:	0800cda8 	.word	0x0800cda8
 8006e74:	0800cd84 	.word	0x0800cd84
 8006e78:	0800cd60 	.word	0x0800cd60
 8006e7c:	0800cd3c 	.word	0x0800cd3c
 8006e80:	20000bf0 	.word	0x20000bf0
 8006e84:	20000b18 	.word	0x20000b18
 8006e88:	3c23d70a 	.word	0x3c23d70a
 8006e8c:	3ba3d70a 	.word	0x3ba3d70a
 8006e90:	20000a20 	.word	0x20000a20
 8006e94:	2000192c 	.word	0x2000192c
 8006e98:	0800ccc4 	.word	0x0800ccc4
 8006e9c:	20000988 	.word	0x20000988
 8006ea0:	0800cc94 	.word	0x0800cc94
 8006ea4:	2000098c 	.word	0x2000098c
 8006ea8:	0800cc88 	.word	0x0800cc88
 8006eac:	0800cc78 	.word	0x0800cc78
 8006eb0:	200009e4 	.word	0x200009e4
 8006eb4:	200009a8 	.word	0x200009a8
 8006eb8:	20000d64 	.word	0x20000d64
			  break;
 8006ebc:	bf00      	nop
		  }
		  //HAL_Serial_Print(&hcom,"RxD:%c...\n",HAL_Serial_GetChar(&hcom));
	  }

	  // 200Hz processing
	  uint16_t current_time_us = __HAL_TIM_GET_COUNTER(&htim14);
 8006ebe:	4bbe      	ldr	r3, [pc, #760]	; (80071b8 <main+0x668>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec4:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
	  uint16_t delta_time_us = current_time_us-last_time_us;
 8006ec8:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8006ecc:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	  if(delta_time_us>=4808) //! 208Hz (ODR)
 8006ed6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8006eda:	f241 22c7 	movw	r2, #4807	; 0x12c7
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	f67f aea3 	bls.w	8006c2a <main+0xda>
	  {
		  // period
		  float period_us = (float)(delta_time_us)/1000000.0f; //s
 8006ee4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8006ee8:	ee07 3a90 	vmov	s15, r3
 8006eec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006ef0:	eddf 6ab2 	vldr	s13, [pc, #712]	; 80071bc <main+0x66c>
 8006ef4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ef8:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		  last_time_us = current_time_us;
 8006efc:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8006f00:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae

		  // AHRS
		  HAL_IMU_Read_Sensors(&imu);
 8006f04:	48ae      	ldr	r0, [pc, #696]	; (80071c0 <main+0x670>)
 8006f06:	f7ff fb7f 	bl	8006608 <HAL_IMU_Read_Sensors>
		  HAL_AHRS_Process(
 8006f0a:	4bad      	ldr	r3, [pc, #692]	; (80071c0 <main+0x670>)
 8006f0c:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8006f10:	4bab      	ldr	r3, [pc, #684]	; (80071c0 <main+0x670>)
 8006f12:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8006f16:	4baa      	ldr	r3, [pc, #680]	; (80071c0 <main+0x670>)
 8006f18:	edd3 6a26 	vldr	s13, [r3, #152]	; 0x98
 8006f1c:	4ba8      	ldr	r3, [pc, #672]	; (80071c0 <main+0x670>)
 8006f1e:	ed93 6a27 	vldr	s12, [r3, #156]	; 0x9c
 8006f22:	4ba7      	ldr	r3, [pc, #668]	; (80071c0 <main+0x670>)
 8006f24:	edd3 5a28 	vldr	s11, [r3, #160]	; 0xa0
 8006f28:	4ba5      	ldr	r3, [pc, #660]	; (80071c0 <main+0x670>)
 8006f2a:	ed93 5a29 	vldr	s10, [r3, #164]	; 0xa4
 8006f2e:	4ba4      	ldr	r3, [pc, #656]	; (80071c0 <main+0x670>)
 8006f30:	edd3 3a2a 	vldr	s7, [r3, #168]	; 0xa8
 8006f34:	4ba2      	ldr	r3, [pc, #648]	; (80071c0 <main+0x670>)
 8006f36:	ed93 4a2b 	vldr	s8, [r3, #172]	; 0xac
 8006f3a:	4ba1      	ldr	r3, [pc, #644]	; (80071c0 <main+0x670>)
 8006f3c:	edd3 4a2c 	vldr	s9, [r3, #176]	; 0xb0
 8006f40:	eeb0 3a45 	vmov.f32	s6, s10
 8006f44:	eef0 2a65 	vmov.f32	s5, s11
 8006f48:	eeb0 2a46 	vmov.f32	s4, s12
 8006f4c:	eef0 1a66 	vmov.f32	s3, s13
 8006f50:	eeb0 1a47 	vmov.f32	s2, s14
 8006f54:	eef0 0a67 	vmov.f32	s1, s15
 8006f58:	ed97 0a1d 	vldr	s0, [r7, #116]	; 0x74
 8006f5c:	4899      	ldr	r0, [pc, #612]	; (80071c4 <main+0x674>)
 8006f5e:	f001 ff6b 	bl	8008e38 <HAL_AHRS_Process>
				imu.scaled_sensor_data[MAG_Y],
				imu.scaled_sensor_data[MAG_Z]
	   );

		  // Remote control (from PPM SUM/RX)
		  int32_t xspeed_rc = HAL_PPM_SUM_Input_Get(&hppmi,1,&rx_timestamp);
 8006f62:	4a99      	ldr	r2, [pc, #612]	; (80071c8 <main+0x678>)
 8006f64:	2101      	movs	r1, #1
 8006f66:	4899      	ldr	r0, [pc, #612]	; (80071cc <main+0x67c>)
 8006f68:	f003 f828 	bl	8009fbc <HAL_PPM_SUM_Input_Get>
 8006f6c:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
		  int32_t wspeed_rc = HAL_PPM_SUM_Input_Get(&hppmi,2,&rx_timestamp);
 8006f70:	4a95      	ldr	r2, [pc, #596]	; (80071c8 <main+0x678>)
 8006f72:	2102      	movs	r1, #2
 8006f74:	4895      	ldr	r0, [pc, #596]	; (80071cc <main+0x67c>)
 8006f76:	f003 f821 	bl	8009fbc <HAL_PPM_SUM_Input_Get>
 8006f7a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
		  if(xspeed_rc > 950 && xspeed_rc < 2050 && wspeed_rc > 950 && wspeed_rc < 2050)
 8006f7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f82:	f240 32b6 	movw	r2, #950	; 0x3b6
 8006f86:	4293      	cmp	r3, r2
 8006f88:	dd56      	ble.n	8007038 <main+0x4e8>
 8006f8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f8e:	f640 0201 	movw	r2, #2049	; 0x801
 8006f92:	4293      	cmp	r3, r2
 8006f94:	dc50      	bgt.n	8007038 <main+0x4e8>
 8006f96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006f9a:	f240 32b6 	movw	r2, #950	; 0x3b6
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	dd4a      	ble.n	8007038 <main+0x4e8>
 8006fa2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006fa6:	f640 0201 	movw	r2, #2049	; 0x801
 8006faa:	4293      	cmp	r3, r2
 8006fac:	dc44      	bgt.n	8007038 <main+0x4e8>
		  {
			  // deadband
			  int32_t const rc_dead_band = 25;
 8006fae:	2319      	movs	r3, #25
 8006fb0:	673b      	str	r3, [r7, #112]	; 0x70
			  if(xspeed_rc<1500-rc_dead_band)
 8006fb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fb4:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8006fb8:	3304      	adds	r3, #4
 8006fba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	dd06      	ble.n	8006fd0 <main+0x480>
			  {
				  xspeed_rc += rc_dead_band;
 8006fc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006fc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fc8:	4413      	add	r3, r2
 8006fca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006fce:	e011      	b.n	8006ff4 <main+0x4a4>
			  }
			  else if(xspeed_rc>1500+rc_dead_band)
 8006fd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fd2:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 8006fd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	da06      	bge.n	8006fec <main+0x49c>
			  {
				  xspeed_rc -= rc_dead_band;
 8006fde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006fe2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006fea:	e003      	b.n	8006ff4 <main+0x4a4>
			  }
			  else
			  {
				  xspeed_rc = 1500;
 8006fec:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006ff0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			  }
			  if(wspeed_rc<1500-rc_dead_band)
 8006ff4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ff6:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8006ffa:	3304      	adds	r3, #4
 8006ffc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8007000:	4293      	cmp	r3, r2
 8007002:	dd06      	ble.n	8007012 <main+0x4c2>
			  {
				  wspeed_rc += rc_dead_band;
 8007004:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8007008:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800700a:	4413      	add	r3, r2
 800700c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		  {
 8007010:	e01a      	b.n	8007048 <main+0x4f8>
			  }
			  else if(wspeed_rc>1500+rc_dead_band)
 8007012:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007014:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 8007018:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800701c:	429a      	cmp	r2, r3
 800701e:	da06      	bge.n	800702e <main+0x4de>
			  {
				  wspeed_rc -= rc_dead_band;
 8007020:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8007024:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		  {
 800702c:	e00c      	b.n	8007048 <main+0x4f8>
			  }
			  else
			  {
				  wspeed_rc = 1500;
 800702e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8007032:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		  {
 8007036:	e007      	b.n	8007048 <main+0x4f8>
			  }
		  }
		  else
		  {
			  xspeed_rc = 1500;
 8007038:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800703c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			  wspeed_rc = 1500;
 8007040:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8007044:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		  }
		  float xspeed_rc_scaled = (xspeed_rc-1500)*0.4/500; // m/s
 8007048:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800704c:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8007050:	4618      	mov	r0, r3
 8007052:	f7f9 fa13 	bl	800047c <__aeabi_i2d>
 8007056:	a356      	add	r3, pc, #344	; (adr r3, 80071b0 <main+0x660>)
 8007058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705c:	f7f9 fa74 	bl	8000548 <__aeabi_dmul>
 8007060:	4603      	mov	r3, r0
 8007062:	460c      	mov	r4, r1
 8007064:	4618      	mov	r0, r3
 8007066:	4621      	mov	r1, r4
 8007068:	f04f 0200 	mov.w	r2, #0
 800706c:	4b58      	ldr	r3, [pc, #352]	; (80071d0 <main+0x680>)
 800706e:	f7f9 fb95 	bl	800079c <__aeabi_ddiv>
 8007072:	4603      	mov	r3, r0
 8007074:	460c      	mov	r4, r1
 8007076:	4618      	mov	r0, r3
 8007078:	4621      	mov	r1, r4
 800707a:	f7f9 fd3d 	bl	8000af8 <__aeabi_d2f>
 800707e:	4603      	mov	r3, r0
 8007080:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		  float wspeed_rc_scaled = (wspeed_rc-1500)*60.0/500; // dps
 8007084:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007088:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800708c:	4618      	mov	r0, r3
 800708e:	f7f9 f9f5 	bl	800047c <__aeabi_i2d>
 8007092:	f04f 0200 	mov.w	r2, #0
 8007096:	4b4f      	ldr	r3, [pc, #316]	; (80071d4 <main+0x684>)
 8007098:	f7f9 fa56 	bl	8000548 <__aeabi_dmul>
 800709c:	4603      	mov	r3, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	4618      	mov	r0, r3
 80070a2:	4621      	mov	r1, r4
 80070a4:	f04f 0200 	mov.w	r2, #0
 80070a8:	4b49      	ldr	r3, [pc, #292]	; (80071d0 <main+0x680>)
 80070aa:	f7f9 fb77 	bl	800079c <__aeabi_ddiv>
 80070ae:	4603      	mov	r3, r0
 80070b0:	460c      	mov	r4, r1
 80070b2:	4618      	mov	r0, r3
 80070b4:	4621      	mov	r1, r4
 80070b6:	f7f9 fd1f 	bl	8000af8 <__aeabi_d2f>
 80070ba:	4603      	mov	r3, r0
 80070bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

		  // Remonte control (from NETWORK)
		  switch(current_command.cmd)
 80070c0:	4b45      	ldr	r3, [pc, #276]	; (80071d8 <main+0x688>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2b0d      	cmp	r3, #13
 80070c6:	f200 8646 	bhi.w	8007d56 <main+0x1206>
 80070ca:	a201      	add	r2, pc, #4	; (adr r2, 80070d0 <main+0x580>)
 80070cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d0:	08007109 	.word	0x08007109
 80070d4:	0800718b 	.word	0x0800718b
 80070d8:	08007d57 	.word	0x08007d57
 80070dc:	080075d1 	.word	0x080075d1
 80070e0:	08007d57 	.word	0x08007d57
 80070e4:	08007d57 	.word	0x08007d57
 80070e8:	08007d57 	.word	0x08007d57
 80070ec:	08007d57 	.word	0x08007d57
 80070f0:	08007d57 	.word	0x08007d57
 80070f4:	08007d57 	.word	0x08007d57
 80070f8:	08007d57 	.word	0x08007d57
 80070fc:	08007a11 	.word	0x08007a11
 8007100:	08007d57 	.word	0x08007d57
 8007104:	08007bdf 	.word	0x08007bdf
	  	  case 0:
			  {
				  // let PPM SUM/RX control the robot

				  // reset command state
				  current_command.cmd = 0;
 8007108:	4b33      	ldr	r3, [pc, #204]	; (80071d8 <main+0x688>)
 800710a:	2200      	movs	r2, #0
 800710c:	601a      	str	r2, [r3, #0]
				  current_command_step = 0;
 800710e:	4b33      	ldr	r3, [pc, #204]	; (80071dc <main+0x68c>)
 8007110:	2200      	movs	r2, #0
 8007112:	601a      	str	r2, [r3, #0]

				  // reset speed
				  xspeed_current = 0.0f;
 8007114:	4b32      	ldr	r3, [pc, #200]	; (80071e0 <main+0x690>)
 8007116:	f04f 0200 	mov.w	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
				  xspeed_target = 0.0f;
 800711c:	4b31      	ldr	r3, [pc, #196]	; (80071e4 <main+0x694>)
 800711e:	f04f 0200 	mov.w	r2, #0
 8007122:	601a      	str	r2, [r3, #0]
				  wspeed_current = 0.0f;
 8007124:	4b30      	ldr	r3, [pc, #192]	; (80071e8 <main+0x698>)
 8007126:	f04f 0200 	mov.w	r2, #0
 800712a:	601a      	str	r2, [r3, #0]
				  wspeed_target = 0.0f;
 800712c:	4b2f      	ldr	r3, [pc, #188]	; (80071ec <main+0x69c>)
 800712e:	f04f 0200 	mov.w	r2, #0
 8007132:	601a      	str	r2, [r3, #0]

				  // new command
				  if(command_fifo_input!=command_fifo_current)
 8007134:	4b2e      	ldr	r3, [pc, #184]	; (80071f0 <main+0x6a0>)
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	4b2e      	ldr	r3, [pc, #184]	; (80071f4 <main+0x6a4>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	429a      	cmp	r2, r3
 800713e:	d01f      	beq.n	8007180 <main+0x630>
				  {
					  current_command = command_fifo[command_fifo_current];
 8007140:	4b2c      	ldr	r3, [pc, #176]	; (80071f4 <main+0x6a4>)
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	4824      	ldr	r0, [pc, #144]	; (80071d8 <main+0x688>)
 8007146:	492c      	ldr	r1, [pc, #176]	; (80071f8 <main+0x6a8>)
 8007148:	4613      	mov	r3, r2
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	4413      	add	r3, r2
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	440b      	add	r3, r1
 8007152:	4604      	mov	r4, r0
 8007154:	461d      	mov	r5, r3
 8007156:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007158:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800715a:	682b      	ldr	r3, [r5, #0]
 800715c:	6023      	str	r3, [r4, #0]
					  ++command_fifo_current;
 800715e:	4b25      	ldr	r3, [pc, #148]	; (80071f4 <main+0x6a4>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3301      	adds	r3, #1
 8007164:	4a23      	ldr	r2, [pc, #140]	; (80071f4 <main+0x6a4>)
 8007166:	6013      	str	r3, [r2, #0]
					  command_fifo_current = command_fifo_current%command_fifo_size;
 8007168:	4b22      	ldr	r3, [pc, #136]	; (80071f4 <main+0x6a4>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2220      	movs	r2, #32
 800716e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007172:	fb02 f201 	mul.w	r2, r2, r1
 8007176:	1a9b      	subs	r3, r3, r2
 8007178:	4a1e      	ldr	r2, [pc, #120]	; (80071f4 <main+0x6a4>)
 800717a:	6013      	str	r3, [r2, #0]
				  else
				  {
					  current_command.cmd = 0;
				  }
			  }
			  break;
 800717c:	f000 be15 	b.w	8007daa <main+0x125a>
					  current_command.cmd = 0;
 8007180:	4b15      	ldr	r3, [pc, #84]	; (80071d8 <main+0x688>)
 8007182:	2200      	movs	r2, #0
 8007184:	601a      	str	r2, [r3, #0]
			  break;
 8007186:	f000 be10 	b.w	8007daa <main+0x125a>
	  	  case 1: // forward
			  {
				  switch (current_command_step)
 800718a:	4b14      	ldr	r3, [pc, #80]	; (80071dc <main+0x68c>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2b03      	cmp	r3, #3
 8007190:	f200 85e8 	bhi.w	8007d64 <main+0x1214>
 8007194:	a201      	add	r2, pc, #4	; (adr r2, 800719c <main+0x64c>)
 8007196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800719a:	bf00      	nop
 800719c:	080071fd 	.word	0x080071fd
 80071a0:	0800724b 	.word	0x0800724b
 80071a4:	080073c5 	.word	0x080073c5
 80071a8:	08007541 	.word	0x08007541
 80071ac:	f3af 8000 	nop.w
 80071b0:	9999999a 	.word	0x9999999a
 80071b4:	3fd99999 	.word	0x3fd99999
 80071b8:	2000192c 	.word	0x2000192c
 80071bc:	49742400 	.word	0x49742400
 80071c0:	20000b18 	.word	0x20000b18
 80071c4:	20000a20 	.word	0x20000a20
 80071c8:	2000098c 	.word	0x2000098c
 80071cc:	20001080 	.word	0x20001080
 80071d0:	407f4000 	.word	0x407f4000
 80071d4:	404e0000 	.word	0x404e0000
 80071d8:	200009b0 	.word	0x200009b0
 80071dc:	200009c4 	.word	0x200009c4
 80071e0:	200009d4 	.word	0x200009d4
 80071e4:	200009d8 	.word	0x200009d8
 80071e8:	200009dc 	.word	0x200009dc
 80071ec:	200009e0 	.word	0x200009e0
 80071f0:	200009a8 	.word	0x200009a8
 80071f4:	200009ac 	.word	0x200009ac
 80071f8:	20000d64 	.word	0x20000d64
				  {
				  case 0:
					  {
						  // store initial position
						  start_x = x;
 80071fc:	4bbe      	ldr	r3, [pc, #760]	; (80074f8 <main+0x9a8>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4abe      	ldr	r2, [pc, #760]	; (80074fc <main+0x9ac>)
 8007202:	6013      	str	r3, [r2, #0]
						  start_y = y;
 8007204:	4bbe      	ldr	r3, [pc, #760]	; (8007500 <main+0x9b0>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4abe      	ldr	r2, [pc, #760]	; (8007504 <main+0x9b4>)
 800720a:	6013      	str	r3, [r2, #0]
						  start_heading = ahrs.yaw_from_gyro; // TODO ne pas reprendre le cap courant, mais le cap absolu li  une srie de commande
 800720c:	4bbe      	ldr	r3, [pc, #760]	; (8007508 <main+0x9b8>)
 800720e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007210:	4abe      	ldr	r2, [pc, #760]	; (800750c <main+0x9bc>)
 8007212:	6013      	str	r3, [r2, #0]

						  // set speed
						  xspeed_target = xspeed_max;
 8007214:	4abe      	ldr	r2, [pc, #760]	; (8007510 <main+0x9c0>)
 8007216:	4bbf      	ldr	r3, [pc, #764]	; (8007514 <main+0x9c4>)
 8007218:	601a      	str	r2, [r3, #0]
						  xspeed_current = 0.0f;
 800721a:	4bbf      	ldr	r3, [pc, #764]	; (8007518 <main+0x9c8>)
 800721c:	f04f 0200 	mov.w	r2, #0
 8007220:	601a      	str	r2, [r3, #0]
						  wspeed_target = 0.0f;
 8007222:	4bbe      	ldr	r3, [pc, #760]	; (800751c <main+0x9cc>)
 8007224:	f04f 0200 	mov.w	r2, #0
 8007228:	601a      	str	r2, [r3, #0]
						  wspeed_current = 0.0f;
 800722a:	4bbd      	ldr	r3, [pc, #756]	; (8007520 <main+0x9d0>)
 800722c:	f04f 0200 	mov.w	r2, #0
 8007230:	601a      	str	r2, [r3, #0]

						  // reset control
						  xspeed_rc_scaled = 0.0f;
 8007232:	f04f 0300 	mov.w	r3, #0
 8007236:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 800723a:	f04f 0300 	mov.w	r3, #0
 800723e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  current_command_step = 1;
 8007242:	4bb8      	ldr	r3, [pc, #736]	; (8007524 <main+0x9d4>)
 8007244:	2201      	movs	r2, #1
 8007246:	601a      	str	r2, [r3, #0]
					  }
					  break;
 8007248:	e1c1      	b.n	80075ce <main+0xa7e>
				  case 1:
					  {
						  // update speed
						  xspeed_target = xspeed_max;
 800724a:	4ab1      	ldr	r2, [pc, #708]	; (8007510 <main+0x9c0>)
 800724c:	4bb1      	ldr	r3, [pc, #708]	; (8007514 <main+0x9c4>)
 800724e:	601a      	str	r2, [r3, #0]
						  next_speed(&xspeed_current,xspeed_target,xacc_max,xacc_max,period_us*1000.0f);
 8007250:	4bb0      	ldr	r3, [pc, #704]	; (8007514 <main+0x9c4>)
 8007252:	edd3 6a00 	vldr	s13, [r3]
 8007256:	ed9f 6ab4 	vldr	s12, [pc, #720]	; 8007528 <main+0x9d8>
 800725a:	eddf 5ab3 	vldr	s11, [pc, #716]	; 8007528 <main+0x9d8>
 800725e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8007262:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800752c <main+0x9dc>
 8007266:	ee67 7a87 	vmul.f32	s15, s15, s14
 800726a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800726e:	ee17 1a90 	vmov	r1, s15
 8007272:	eeb0 1a65 	vmov.f32	s2, s11
 8007276:	eef0 0a46 	vmov.f32	s1, s12
 800727a:	eeb0 0a66 	vmov.f32	s0, s13
 800727e:	48a6      	ldr	r0, [pc, #664]	; (8007518 <main+0x9c8>)
 8007280:	f003 f9e8 	bl	800a654 <next_speed>
						  wspeed_target = 0.0f;
 8007284:	4ba5      	ldr	r3, [pc, #660]	; (800751c <main+0x9cc>)
 8007286:	f04f 0200 	mov.w	r2, #0
 800728a:	601a      	str	r2, [r3, #0]
						  wspeed_current = 0.0f;
 800728c:	4ba4      	ldr	r3, [pc, #656]	; (8007520 <main+0x9d0>)
 800728e:	f04f 0200 	mov.w	r2, #0
 8007292:	601a      	str	r2, [r3, #0]

						  // update control
						  xspeed_rc_scaled = xspeed_current;
 8007294:	4ba0      	ldr	r3, [pc, #640]	; (8007518 <main+0x9c8>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 800729c:	f04f 0300 	mov.w	r3, #0
 80072a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  	float distance_done = sqrt((x-start_x)*(x-start_x) + (y-start_y)*(y-start_y));
 80072a4:	4b94      	ldr	r3, [pc, #592]	; (80074f8 <main+0x9a8>)
 80072a6:	ed93 7a00 	vldr	s14, [r3]
 80072aa:	4b94      	ldr	r3, [pc, #592]	; (80074fc <main+0x9ac>)
 80072ac:	edd3 7a00 	vldr	s15, [r3]
 80072b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80072b4:	4b90      	ldr	r3, [pc, #576]	; (80074f8 <main+0x9a8>)
 80072b6:	edd3 6a00 	vldr	s13, [r3]
 80072ba:	4b90      	ldr	r3, [pc, #576]	; (80074fc <main+0x9ac>)
 80072bc:	edd3 7a00 	vldr	s15, [r3]
 80072c0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80072c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80072c8:	4b8d      	ldr	r3, [pc, #564]	; (8007500 <main+0x9b0>)
 80072ca:	edd3 6a00 	vldr	s13, [r3]
 80072ce:	4b8d      	ldr	r3, [pc, #564]	; (8007504 <main+0x9b4>)
 80072d0:	edd3 7a00 	vldr	s15, [r3]
 80072d4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80072d8:	4b89      	ldr	r3, [pc, #548]	; (8007500 <main+0x9b0>)
 80072da:	ed93 6a00 	vldr	s12, [r3]
 80072de:	4b89      	ldr	r3, [pc, #548]	; (8007504 <main+0x9b4>)
 80072e0:	edd3 7a00 	vldr	s15, [r3]
 80072e4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80072e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80072ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80072f0:	ee17 0a90 	vmov	r0, s15
 80072f4:	f7f9 f8d4 	bl	80004a0 <__aeabi_f2d>
 80072f8:	4603      	mov	r3, r0
 80072fa:	460c      	mov	r4, r1
 80072fc:	ec44 3b10 	vmov	d0, r3, r4
 8007300:	f003 ff66 	bl	800b1d0 <sqrt>
 8007304:	ec54 3b10 	vmov	r3, r4, d0
 8007308:	4618      	mov	r0, r3
 800730a:	4621      	mov	r1, r4
 800730c:	f7f9 fbf4 	bl	8000af8 <__aeabi_d2f>
 8007310:	4603      	mov	r3, r0
 8007312:	66fb      	str	r3, [r7, #108]	; 0x6c
						  	float distance_remaining = current_command.x*0.01f-distance_done;
 8007314:	4b86      	ldr	r3, [pc, #536]	; (8007530 <main+0x9e0>)
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	ee07 3a90 	vmov	s15, r3
 800731c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007320:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8007534 <main+0x9e4>
 8007324:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007328:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800732c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007330:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

						  	if(accelaration_until_distance_left(xspeed_current,0.0f,distance_remaining)<=-xacc_max)
 8007334:	4b78      	ldr	r3, [pc, #480]	; (8007518 <main+0x9c8>)
 8007336:	edd3 7a00 	vldr	s15, [r3]
 800733a:	ed97 1a1a 	vldr	s2, [r7, #104]	; 0x68
 800733e:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8007538 <main+0x9e8>
 8007342:	eeb0 0a67 	vmov.f32	s0, s15
 8007346:	f003 fa19 	bl	800a77c <accelaration_until_distance_left>
 800734a:	eeb0 7a40 	vmov.f32	s14, s0
 800734e:	eddf 7a76 	vldr	s15, [pc, #472]	; 8007528 <main+0x9d8>
 8007352:	eef1 7a67 	vneg.f32	s15, s15
 8007356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800735a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800735e:	d900      	bls.n	8007362 <main+0x812>
							  wspeed_rc_scaled = 0.0f;

						  		current_command_step = 2;
						  	}
					  }
					  break;
 8007360:	e135      	b.n	80075ce <main+0xa7e>
								xspeed_target = 0.01;
 8007362:	4b6c      	ldr	r3, [pc, #432]	; (8007514 <main+0x9c4>)
 8007364:	4a75      	ldr	r2, [pc, #468]	; (800753c <main+0x9ec>)
 8007366:	601a      	str	r2, [r3, #0]
								next_speed(&xspeed_current,xspeed_target,xacc_max,xacc_max,period_us*1000.0f);
 8007368:	4b6a      	ldr	r3, [pc, #424]	; (8007514 <main+0x9c4>)
 800736a:	edd3 6a00 	vldr	s13, [r3]
 800736e:	ed9f 6a6e 	vldr	s12, [pc, #440]	; 8007528 <main+0x9d8>
 8007372:	eddf 5a6d 	vldr	s11, [pc, #436]	; 8007528 <main+0x9d8>
 8007376:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800737a:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 800752c <main+0x9dc>
 800737e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007386:	ee17 1a90 	vmov	r1, s15
 800738a:	eeb0 1a65 	vmov.f32	s2, s11
 800738e:	eef0 0a46 	vmov.f32	s1, s12
 8007392:	eeb0 0a66 	vmov.f32	s0, s13
 8007396:	4860      	ldr	r0, [pc, #384]	; (8007518 <main+0x9c8>)
 8007398:	f003 f95c 	bl	800a654 <next_speed>
								wspeed_target = 0.0f;
 800739c:	4b5f      	ldr	r3, [pc, #380]	; (800751c <main+0x9cc>)
 800739e:	f04f 0200 	mov.w	r2, #0
 80073a2:	601a      	str	r2, [r3, #0]
								wspeed_current = 0.0f;
 80073a4:	4b5e      	ldr	r3, [pc, #376]	; (8007520 <main+0x9d0>)
 80073a6:	f04f 0200 	mov.w	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]
							  xspeed_rc_scaled = xspeed_current;
 80073ac:	4b5a      	ldr	r3, [pc, #360]	; (8007518 <main+0x9c8>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
							  wspeed_rc_scaled = 0.0f;
 80073b4:	f04f 0300 	mov.w	r3, #0
 80073b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  		current_command_step = 2;
 80073bc:	4b59      	ldr	r3, [pc, #356]	; (8007524 <main+0x9d4>)
 80073be:	2202      	movs	r2, #2
 80073c0:	601a      	str	r2, [r3, #0]
					  break;
 80073c2:	e104      	b.n	80075ce <main+0xa7e>
				  case 2:
					  {
						  // update speed
						  xspeed_target = 0.01;
 80073c4:	4b53      	ldr	r3, [pc, #332]	; (8007514 <main+0x9c4>)
 80073c6:	4a5d      	ldr	r2, [pc, #372]	; (800753c <main+0x9ec>)
 80073c8:	601a      	str	r2, [r3, #0]
						  next_speed(&xspeed_current,xspeed_target,xacc_max,xacc_max,period_us*1000.0f);
 80073ca:	4b52      	ldr	r3, [pc, #328]	; (8007514 <main+0x9c4>)
 80073cc:	edd3 6a00 	vldr	s13, [r3]
 80073d0:	ed9f 6a55 	vldr	s12, [pc, #340]	; 8007528 <main+0x9d8>
 80073d4:	eddf 5a54 	vldr	s11, [pc, #336]	; 8007528 <main+0x9d8>
 80073d8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80073dc:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800752c <main+0x9dc>
 80073e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073e8:	ee17 1a90 	vmov	r1, s15
 80073ec:	eeb0 1a65 	vmov.f32	s2, s11
 80073f0:	eef0 0a46 	vmov.f32	s1, s12
 80073f4:	eeb0 0a66 	vmov.f32	s0, s13
 80073f8:	4847      	ldr	r0, [pc, #284]	; (8007518 <main+0x9c8>)
 80073fa:	f003 f92b 	bl	800a654 <next_speed>
						  wspeed_target = 0.0f;
 80073fe:	4b47      	ldr	r3, [pc, #284]	; (800751c <main+0x9cc>)
 8007400:	f04f 0200 	mov.w	r2, #0
 8007404:	601a      	str	r2, [r3, #0]
						  wspeed_current = 0.0f;
 8007406:	4b46      	ldr	r3, [pc, #280]	; (8007520 <main+0x9d0>)
 8007408:	f04f 0200 	mov.w	r2, #0
 800740c:	601a      	str	r2, [r3, #0]

						  // update control
						  xspeed_rc_scaled = xspeed_current;
 800740e:	4b42      	ldr	r3, [pc, #264]	; (8007518 <main+0x9c8>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 8007416:	f04f 0300 	mov.w	r3, #0
 800741a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  	float distance_done = sqrt((x-start_x)*(x-start_x) + (y-start_y)*(y-start_y));
 800741e:	4b36      	ldr	r3, [pc, #216]	; (80074f8 <main+0x9a8>)
 8007420:	ed93 7a00 	vldr	s14, [r3]
 8007424:	4b35      	ldr	r3, [pc, #212]	; (80074fc <main+0x9ac>)
 8007426:	edd3 7a00 	vldr	s15, [r3]
 800742a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800742e:	4b32      	ldr	r3, [pc, #200]	; (80074f8 <main+0x9a8>)
 8007430:	edd3 6a00 	vldr	s13, [r3]
 8007434:	4b31      	ldr	r3, [pc, #196]	; (80074fc <main+0x9ac>)
 8007436:	edd3 7a00 	vldr	s15, [r3]
 800743a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800743e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007442:	4b2f      	ldr	r3, [pc, #188]	; (8007500 <main+0x9b0>)
 8007444:	edd3 6a00 	vldr	s13, [r3]
 8007448:	4b2e      	ldr	r3, [pc, #184]	; (8007504 <main+0x9b4>)
 800744a:	edd3 7a00 	vldr	s15, [r3]
 800744e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007452:	4b2b      	ldr	r3, [pc, #172]	; (8007500 <main+0x9b0>)
 8007454:	ed93 6a00 	vldr	s12, [r3]
 8007458:	4b2a      	ldr	r3, [pc, #168]	; (8007504 <main+0x9b4>)
 800745a:	edd3 7a00 	vldr	s15, [r3]
 800745e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007462:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800746a:	ee17 0a90 	vmov	r0, s15
 800746e:	f7f9 f817 	bl	80004a0 <__aeabi_f2d>
 8007472:	4603      	mov	r3, r0
 8007474:	460c      	mov	r4, r1
 8007476:	ec44 3b10 	vmov	d0, r3, r4
 800747a:	f003 fea9 	bl	800b1d0 <sqrt>
 800747e:	ec54 3b10 	vmov	r3, r4, d0
 8007482:	4618      	mov	r0, r3
 8007484:	4621      	mov	r1, r4
 8007486:	f7f9 fb37 	bl	8000af8 <__aeabi_d2f>
 800748a:	4603      	mov	r3, r0
 800748c:	667b      	str	r3, [r7, #100]	; 0x64
						  	float distance_remaining = current_command.x*0.01f-distance_done;
 800748e:	4b28      	ldr	r3, [pc, #160]	; (8007530 <main+0x9e0>)
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	ee07 3a90 	vmov	s15, r3
 8007496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800749a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8007534 <main+0x9e4>
 800749e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80074a2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80074a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80074aa:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

						  	if(distance_remaining<=0)
 80074ae:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80074b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80074b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074ba:	d900      	bls.n	80074be <main+0x96e>
								current_command_step = 3;
						  	}


					  }
					  break;
 80074bc:	e087      	b.n	80075ce <main+0xa7e>
								xspeed_target = 0.0f;
 80074be:	4b15      	ldr	r3, [pc, #84]	; (8007514 <main+0x9c4>)
 80074c0:	f04f 0200 	mov.w	r2, #0
 80074c4:	601a      	str	r2, [r3, #0]
								xspeed_current = 0.0f;
 80074c6:	4b14      	ldr	r3, [pc, #80]	; (8007518 <main+0x9c8>)
 80074c8:	f04f 0200 	mov.w	r2, #0
 80074cc:	601a      	str	r2, [r3, #0]
								wspeed_target = 0.0f;
 80074ce:	4b13      	ldr	r3, [pc, #76]	; (800751c <main+0x9cc>)
 80074d0:	f04f 0200 	mov.w	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]
								wspeed_current = 0.0f;
 80074d6:	4b12      	ldr	r3, [pc, #72]	; (8007520 <main+0x9d0>)
 80074d8:	f04f 0200 	mov.w	r2, #0
 80074dc:	601a      	str	r2, [r3, #0]
								xspeed_rc_scaled = 0.0f;
 80074de:	f04f 0300 	mov.w	r3, #0
 80074e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
								wspeed_rc_scaled = 0.0f;
 80074e6:	f04f 0300 	mov.w	r3, #0
 80074ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
								current_command_step = 3;
 80074ee:	4b0d      	ldr	r3, [pc, #52]	; (8007524 <main+0x9d4>)
 80074f0:	2203      	movs	r2, #3
 80074f2:	601a      	str	r2, [r3, #0]
					  break;
 80074f4:	e06b      	b.n	80075ce <main+0xa7e>
 80074f6:	bf00      	nop
 80074f8:	200009a0 	.word	0x200009a0
 80074fc:	200009c8 	.word	0x200009c8
 8007500:	200009a4 	.word	0x200009a4
 8007504:	200009cc 	.word	0x200009cc
 8007508:	20000a20 	.word	0x20000a20
 800750c:	200009d0 	.word	0x200009d0
 8007510:	3e19999a 	.word	0x3e19999a
 8007514:	200009d8 	.word	0x200009d8
 8007518:	200009d4 	.word	0x200009d4
 800751c:	200009e0 	.word	0x200009e0
 8007520:	200009dc 	.word	0x200009dc
 8007524:	200009c4 	.word	0x200009c4
 8007528:	3dcccccd 	.word	0x3dcccccd
 800752c:	447a0000 	.word	0x447a0000
 8007530:	200009b0 	.word	0x200009b0
 8007534:	3c23d70a 	.word	0x3c23d70a
 8007538:	00000000 	.word	0x00000000
 800753c:	3c23d70a 	.word	0x3c23d70a
				  case 3:
					  {
						  // update speed
						  xspeed_target = 0.0f;
 8007540:	4ba8      	ldr	r3, [pc, #672]	; (80077e4 <main+0xc94>)
 8007542:	f04f 0200 	mov.w	r2, #0
 8007546:	601a      	str	r2, [r3, #0]
						  xspeed_current = 0.0f;
 8007548:	4ba7      	ldr	r3, [pc, #668]	; (80077e8 <main+0xc98>)
 800754a:	f04f 0200 	mov.w	r2, #0
 800754e:	601a      	str	r2, [r3, #0]
						  wspeed_target = 0.0f;
 8007550:	4ba6      	ldr	r3, [pc, #664]	; (80077ec <main+0xc9c>)
 8007552:	f04f 0200 	mov.w	r2, #0
 8007556:	601a      	str	r2, [r3, #0]
						  wspeed_current = 0.0f;
 8007558:	4ba5      	ldr	r3, [pc, #660]	; (80077f0 <main+0xca0>)
 800755a:	f04f 0200 	mov.w	r2, #0
 800755e:	601a      	str	r2, [r3, #0]

						  // update control
						  xspeed_rc_scaled = 0.0f;
 8007560:	f04f 0300 	mov.w	r3, #0
 8007564:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 8007568:	f04f 0300 	mov.w	r3, #0
 800756c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  // reset command state
						  current_command.cmd = 0;
 8007570:	4ba0      	ldr	r3, [pc, #640]	; (80077f4 <main+0xca4>)
 8007572:	2200      	movs	r2, #0
 8007574:	601a      	str	r2, [r3, #0]
						  current_command_step = 0;
 8007576:	4ba0      	ldr	r3, [pc, #640]	; (80077f8 <main+0xca8>)
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]

						  // new command
						  if(command_fifo_input!=command_fifo_current)
 800757c:	4b9f      	ldr	r3, [pc, #636]	; (80077fc <main+0xcac>)
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	4b9f      	ldr	r3, [pc, #636]	; (8007800 <main+0xcb0>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	429a      	cmp	r2, r3
 8007586:	d01e      	beq.n	80075c6 <main+0xa76>
						  {
							  current_command = command_fifo[command_fifo_current];
 8007588:	4b9d      	ldr	r3, [pc, #628]	; (8007800 <main+0xcb0>)
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	4899      	ldr	r0, [pc, #612]	; (80077f4 <main+0xca4>)
 800758e:	499d      	ldr	r1, [pc, #628]	; (8007804 <main+0xcb4>)
 8007590:	4613      	mov	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	4413      	add	r3, r2
 8007596:	009b      	lsls	r3, r3, #2
 8007598:	440b      	add	r3, r1
 800759a:	4604      	mov	r4, r0
 800759c:	461d      	mov	r5, r3
 800759e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80075a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80075a2:	682b      	ldr	r3, [r5, #0]
 80075a4:	6023      	str	r3, [r4, #0]
							  ++command_fifo_current;
 80075a6:	4b96      	ldr	r3, [pc, #600]	; (8007800 <main+0xcb0>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	3301      	adds	r3, #1
 80075ac:	4a94      	ldr	r2, [pc, #592]	; (8007800 <main+0xcb0>)
 80075ae:	6013      	str	r3, [r2, #0]
							  command_fifo_current = command_fifo_current%command_fifo_size;
 80075b0:	4b93      	ldr	r3, [pc, #588]	; (8007800 <main+0xcb0>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2220      	movs	r2, #32
 80075b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80075ba:	fb02 f201 	mul.w	r2, r2, r1
 80075be:	1a9b      	subs	r3, r3, r2
 80075c0:	4a8f      	ldr	r2, [pc, #572]	; (8007800 <main+0xcb0>)
 80075c2:	6013      	str	r3, [r2, #0]
						  {
							  current_command.cmd = 0;
						  }

					  }
					  break;
 80075c4:	e002      	b.n	80075cc <main+0xa7c>
							  current_command.cmd = 0;
 80075c6:	4b8b      	ldr	r3, [pc, #556]	; (80077f4 <main+0xca4>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]
					  break;
 80075cc:	bf00      	nop
				  }
			  }
			  break;
 80075ce:	e3c9      	b.n	8007d64 <main+0x1214>
	  	  case 3: // turn right
			  {
				  switch (current_command_step)
 80075d0:	4b89      	ldr	r3, [pc, #548]	; (80077f8 <main+0xca8>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2b03      	cmp	r3, #3
 80075d6:	f200 83e7 	bhi.w	8007da8 <main+0x1258>
 80075da:	a201      	add	r2, pc, #4	; (adr r2, 80075e0 <main+0xa90>)
 80075dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e0:	080075f1 	.word	0x080075f1
 80075e4:	0800763f 	.word	0x0800763f
 80075e8:	08007839 	.word	0x08007839
 80075ec:	08007981 	.word	0x08007981
				  {
				  case 0:
					  {
						  // store initial position
						  start_x = x;
 80075f0:	4b85      	ldr	r3, [pc, #532]	; (8007808 <main+0xcb8>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a85      	ldr	r2, [pc, #532]	; (800780c <main+0xcbc>)
 80075f6:	6013      	str	r3, [r2, #0]
						  start_y = y;
 80075f8:	4b85      	ldr	r3, [pc, #532]	; (8007810 <main+0xcc0>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a85      	ldr	r2, [pc, #532]	; (8007814 <main+0xcc4>)
 80075fe:	6013      	str	r3, [r2, #0]
						  start_heading = ahrs.yaw_from_gyro;
 8007600:	4b85      	ldr	r3, [pc, #532]	; (8007818 <main+0xcc8>)
 8007602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007604:	4a85      	ldr	r2, [pc, #532]	; (800781c <main+0xccc>)
 8007606:	6013      	str	r3, [r2, #0]

						  // set speed
						  xspeed_target = 0.0f;
 8007608:	4b76      	ldr	r3, [pc, #472]	; (80077e4 <main+0xc94>)
 800760a:	f04f 0200 	mov.w	r2, #0
 800760e:	601a      	str	r2, [r3, #0]
						  xspeed_current = 0.0f;
 8007610:	4b75      	ldr	r3, [pc, #468]	; (80077e8 <main+0xc98>)
 8007612:	f04f 0200 	mov.w	r2, #0
 8007616:	601a      	str	r2, [r3, #0]
						  wspeed_target = wspeed_max;
 8007618:	4a81      	ldr	r2, [pc, #516]	; (8007820 <main+0xcd0>)
 800761a:	4b74      	ldr	r3, [pc, #464]	; (80077ec <main+0xc9c>)
 800761c:	601a      	str	r2, [r3, #0]
						  wspeed_current = 0.0f;
 800761e:	4b74      	ldr	r3, [pc, #464]	; (80077f0 <main+0xca0>)
 8007620:	f04f 0200 	mov.w	r2, #0
 8007624:	601a      	str	r2, [r3, #0]

						  // reset control
						  xspeed_rc_scaled = 0.0f;
 8007626:	f04f 0300 	mov.w	r3, #0
 800762a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  current_command_step = 1;
 8007636:	4b70      	ldr	r3, [pc, #448]	; (80077f8 <main+0xca8>)
 8007638:	2201      	movs	r2, #1
 800763a:	601a      	str	r2, [r3, #0]
					  }
					  break;
 800763c:	e1e7      	b.n	8007a0e <main+0xebe>
				  case 1:
					  {
						  // update speed
						  xspeed_target = 0.0f;
 800763e:	4b69      	ldr	r3, [pc, #420]	; (80077e4 <main+0xc94>)
 8007640:	f04f 0200 	mov.w	r2, #0
 8007644:	601a      	str	r2, [r3, #0]
						  xspeed_current = 0.0f;
 8007646:	4b68      	ldr	r3, [pc, #416]	; (80077e8 <main+0xc98>)
 8007648:	f04f 0200 	mov.w	r2, #0
 800764c:	601a      	str	r2, [r3, #0]
						  wspeed_target = -wspeed_max;
 800764e:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8007652:	eef1 7a67 	vneg.f32	s15, s15
 8007656:	4b65      	ldr	r3, [pc, #404]	; (80077ec <main+0xc9c>)
 8007658:	edc3 7a00 	vstr	s15, [r3]
						  next_speed(&wspeed_current,wspeed_target,wacc_max,wacc_max,period_us*1000.0f);
 800765c:	4b63      	ldr	r3, [pc, #396]	; (80077ec <main+0xc9c>)
 800765e:	edd3 6a00 	vldr	s13, [r3]
 8007662:	eeb3 6a0e 	vmov.f32	s12, #62	; 0x41f00000  30.0
 8007666:	eef3 5a0e 	vmov.f32	s11, #62	; 0x41f00000  30.0
 800766a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800766e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8007824 <main+0xcd4>
 8007672:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800767a:	ee17 1a90 	vmov	r1, s15
 800767e:	eeb0 1a65 	vmov.f32	s2, s11
 8007682:	eef0 0a46 	vmov.f32	s1, s12
 8007686:	eeb0 0a66 	vmov.f32	s0, s13
 800768a:	4859      	ldr	r0, [pc, #356]	; (80077f0 <main+0xca0>)
 800768c:	f002 ffe2 	bl	800a654 <next_speed>

						  // update control
						  xspeed_rc_scaled = 0.0f;
 8007690:	f04f 0300 	mov.w	r3, #0
 8007694:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = wspeed_current;
 8007698:	4b55      	ldr	r3, [pc, #340]	; (80077f0 <main+0xca0>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  float end_heading = start_heading-current_command.w;
 80076a0:	4b5e      	ldr	r3, [pc, #376]	; (800781c <main+0xccc>)
 80076a2:	ed93 7a00 	vldr	s14, [r3]
 80076a6:	4b53      	ldr	r3, [pc, #332]	; (80077f4 <main+0xca4>)
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	ee07 3a90 	vmov	s15, r3
 80076ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80076b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80076b6:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
						  if(end_heading>180.0) end_heading-=360.0f;
 80076ba:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80076be:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8007828 <main+0xcd8>
 80076c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076ca:	dd07      	ble.n	80076dc <main+0xb8c>
 80076cc:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80076d0:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800782c <main+0xcdc>
 80076d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80076d8:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
						  if(end_heading<-180.0) end_heading+=360.0f;
 80076dc:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80076e0:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8007830 <main+0xce0>
 80076e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076ec:	d507      	bpl.n	80076fe <main+0xbae>
 80076ee:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80076f2:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800782c <main+0xcdc>
 80076f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80076fa:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
						  float current_heading = ahrs.yaw_from_gyro;
 80076fe:	4b46      	ldr	r3, [pc, #280]	; (8007818 <main+0xcc8>)
 8007700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007702:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
						  if(fabs(end_heading-current_heading)>180.0) current_heading+=360;
 8007706:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800770a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800770e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007712:	eef0 7ae7 	vabs.f32	s15, s15
 8007716:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8007828 <main+0xcd8>
 800771a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800771e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007722:	dd07      	ble.n	8007734 <main+0xbe4>
 8007724:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8007728:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800782c <main+0xcdc>
 800772c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007730:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
						  float angle_remaining = end_heading-current_heading;
 8007734:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8007738:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800773c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007740:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

						  	if(accelaration_until_angle_left(fabs(wspeed_current),0.0f,fabs(angle_remaining))<=-wacc_max)
 8007744:	4b2a      	ldr	r3, [pc, #168]	; (80077f0 <main+0xca0>)
 8007746:	edd3 7a00 	vldr	s15, [r3]
 800774a:	eeb0 7ae7 	vabs.f32	s14, s15
 800774e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8007752:	eef0 7ae7 	vabs.f32	s15, s15
 8007756:	eeb0 1a67 	vmov.f32	s2, s15
 800775a:	eddf 0a36 	vldr	s1, [pc, #216]	; 8007834 <main+0xce4>
 800775e:	eeb0 0a47 	vmov.f32	s0, s14
 8007762:	f003 f84f 	bl	800a804 <accelaration_until_angle_left>
 8007766:	eeb0 7a40 	vmov.f32	s14, s0
 800776a:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 800776e:	eef1 7a67 	vneg.f32	s15, s15
 8007772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800777a:	d900      	bls.n	800777e <main+0xc2e>

						  		current_command_step = 2;
						  	}

					  }
					  break;
 800777c:	e147      	b.n	8007a0e <main+0xebe>
						  		xspeed_target = 0.0f;
 800777e:	4b19      	ldr	r3, [pc, #100]	; (80077e4 <main+0xc94>)
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	601a      	str	r2, [r3, #0]
						  		xspeed_current = 0.0f;
 8007786:	4b18      	ldr	r3, [pc, #96]	; (80077e8 <main+0xc98>)
 8007788:	f04f 0200 	mov.w	r2, #0
 800778c:	601a      	str	r2, [r3, #0]
								wspeed_target = -2.0f;
 800778e:	4b17      	ldr	r3, [pc, #92]	; (80077ec <main+0xc9c>)
 8007790:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8007794:	601a      	str	r2, [r3, #0]
								next_speed(&wspeed_current,wspeed_target,wacc_max,wacc_max,period_us*1000.0f);
 8007796:	4b15      	ldr	r3, [pc, #84]	; (80077ec <main+0xc9c>)
 8007798:	edd3 6a00 	vldr	s13, [r3]
 800779c:	eeb3 6a0e 	vmov.f32	s12, #62	; 0x41f00000  30.0
 80077a0:	eef3 5a0e 	vmov.f32	s11, #62	; 0x41f00000  30.0
 80077a4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80077a8:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8007824 <main+0xcd4>
 80077ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80077b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077b4:	ee17 1a90 	vmov	r1, s15
 80077b8:	eeb0 1a65 	vmov.f32	s2, s11
 80077bc:	eef0 0a46 	vmov.f32	s1, s12
 80077c0:	eeb0 0a66 	vmov.f32	s0, s13
 80077c4:	480a      	ldr	r0, [pc, #40]	; (80077f0 <main+0xca0>)
 80077c6:	f002 ff45 	bl	800a654 <next_speed>
								xspeed_rc_scaled = 0.0f;
 80077ca:	f04f 0300 	mov.w	r3, #0
 80077ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
								wspeed_rc_scaled = wspeed_current;
 80077d2:	4b07      	ldr	r3, [pc, #28]	; (80077f0 <main+0xca0>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  		current_command_step = 2;
 80077da:	4b07      	ldr	r3, [pc, #28]	; (80077f8 <main+0xca8>)
 80077dc:	2202      	movs	r2, #2
 80077de:	601a      	str	r2, [r3, #0]
					  break;
 80077e0:	e115      	b.n	8007a0e <main+0xebe>
 80077e2:	bf00      	nop
 80077e4:	200009d8 	.word	0x200009d8
 80077e8:	200009d4 	.word	0x200009d4
 80077ec:	200009e0 	.word	0x200009e0
 80077f0:	200009dc 	.word	0x200009dc
 80077f4:	200009b0 	.word	0x200009b0
 80077f8:	200009c4 	.word	0x200009c4
 80077fc:	200009a8 	.word	0x200009a8
 8007800:	200009ac 	.word	0x200009ac
 8007804:	20000d64 	.word	0x20000d64
 8007808:	200009a0 	.word	0x200009a0
 800780c:	200009c8 	.word	0x200009c8
 8007810:	200009a4 	.word	0x200009a4
 8007814:	200009cc 	.word	0x200009cc
 8007818:	20000a20 	.word	0x20000a20
 800781c:	200009d0 	.word	0x200009d0
 8007820:	41a00000 	.word	0x41a00000
 8007824:	447a0000 	.word	0x447a0000
 8007828:	43340000 	.word	0x43340000
 800782c:	43b40000 	.word	0x43b40000
 8007830:	c3340000 	.word	0xc3340000
 8007834:	00000000 	.word	0x00000000
				  case 2:
					  {
						  // update speed
						  xspeed_target = 0.0f;
 8007838:	4bb9      	ldr	r3, [pc, #740]	; (8007b20 <main+0xfd0>)
 800783a:	f04f 0200 	mov.w	r2, #0
 800783e:	601a      	str	r2, [r3, #0]
						  xspeed_current = 0.0f;
 8007840:	4bb8      	ldr	r3, [pc, #736]	; (8007b24 <main+0xfd4>)
 8007842:	f04f 0200 	mov.w	r2, #0
 8007846:	601a      	str	r2, [r3, #0]
						  wspeed_target = -2.0f;
 8007848:	4bb7      	ldr	r3, [pc, #732]	; (8007b28 <main+0xfd8>)
 800784a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 800784e:	601a      	str	r2, [r3, #0]
						  next_speed(&wspeed_current,wspeed_target,wacc_max,wacc_max,period_us*1000.0f);
 8007850:	4bb5      	ldr	r3, [pc, #724]	; (8007b28 <main+0xfd8>)
 8007852:	edd3 6a00 	vldr	s13, [r3]
 8007856:	eeb3 6a0e 	vmov.f32	s12, #62	; 0x41f00000  30.0
 800785a:	eef3 5a0e 	vmov.f32	s11, #62	; 0x41f00000  30.0
 800785e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8007862:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 8007b2c <main+0xfdc>
 8007866:	ee67 7a87 	vmul.f32	s15, s15, s14
 800786a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800786e:	ee17 1a90 	vmov	r1, s15
 8007872:	eeb0 1a65 	vmov.f32	s2, s11
 8007876:	eef0 0a46 	vmov.f32	s1, s12
 800787a:	eeb0 0a66 	vmov.f32	s0, s13
 800787e:	48ac      	ldr	r0, [pc, #688]	; (8007b30 <main+0xfe0>)
 8007880:	f002 fee8 	bl	800a654 <next_speed>

						  // update control
						  xspeed_rc_scaled = 0.0f;
 8007884:	f04f 0300 	mov.w	r3, #0
 8007888:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = wspeed_current;
 800788c:	4ba8      	ldr	r3, [pc, #672]	; (8007b30 <main+0xfe0>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  float end_heading = start_heading-current_command.w;
 8007894:	4ba7      	ldr	r3, [pc, #668]	; (8007b34 <main+0xfe4>)
 8007896:	ed93 7a00 	vldr	s14, [r3]
 800789a:	4ba7      	ldr	r3, [pc, #668]	; (8007b38 <main+0xfe8>)
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	ee07 3a90 	vmov	s15, r3
 80078a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078aa:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
						  if(end_heading>180.0) end_heading-=360.0f;
 80078ae:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80078b2:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8007b3c <main+0xfec>
 80078b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078be:	dd07      	ble.n	80078d0 <main+0xd80>
 80078c0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80078c4:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8007b40 <main+0xff0>
 80078c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80078cc:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
						  if(end_heading<-180.0) end_heading+=360.0f;
 80078d0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80078d4:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8007b44 <main+0xff4>
 80078d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078e0:	d507      	bpl.n	80078f2 <main+0xda2>
 80078e2:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80078e6:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8007b40 <main+0xff0>
 80078ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078ee:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
						  float current_heading = ahrs.yaw_from_gyro;
 80078f2:	4b95      	ldr	r3, [pc, #596]	; (8007b48 <main+0xff8>)
 80078f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
						  if(fabs(end_heading-current_heading)>180.0) current_heading+=360;
 80078fa:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80078fe:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8007902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007906:	eef0 7ae7 	vabs.f32	s15, s15
 800790a:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8007b3c <main+0xfec>
 800790e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007916:	dd07      	ble.n	8007928 <main+0xdd8>
 8007918:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800791c:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8007b40 <main+0xff0>
 8007920:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007924:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
						  float angle_remaining =end_heading-current_heading;
 8007928:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800792c:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8007930:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007934:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

						  if(angle_remaining>=0)
 8007938:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800793c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007944:	da00      	bge.n	8007948 <main+0xdf8>
							  wspeed_rc_scaled = 0.0f;

						  		current_command_step = 3;
						  	}
					  }
					  break;
 8007946:	e062      	b.n	8007a0e <main+0xebe>
						  		xspeed_target = 0.0f;
 8007948:	4b75      	ldr	r3, [pc, #468]	; (8007b20 <main+0xfd0>)
 800794a:	f04f 0200 	mov.w	r2, #0
 800794e:	601a      	str	r2, [r3, #0]
						  		xspeed_current = 0.0f;
 8007950:	4b74      	ldr	r3, [pc, #464]	; (8007b24 <main+0xfd4>)
 8007952:	f04f 0200 	mov.w	r2, #0
 8007956:	601a      	str	r2, [r3, #0]
						  		wspeed_target = 0.0f;
 8007958:	4b73      	ldr	r3, [pc, #460]	; (8007b28 <main+0xfd8>)
 800795a:	f04f 0200 	mov.w	r2, #0
 800795e:	601a      	str	r2, [r3, #0]
						  		wspeed_current = 0.0f;
 8007960:	4b73      	ldr	r3, [pc, #460]	; (8007b30 <main+0xfe0>)
 8007962:	f04f 0200 	mov.w	r2, #0
 8007966:	601a      	str	r2, [r3, #0]
							  xspeed_rc_scaled = 0.0f;
 8007968:	f04f 0300 	mov.w	r3, #0
 800796c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
							  wspeed_rc_scaled = 0.0f;
 8007970:	f04f 0300 	mov.w	r3, #0
 8007974:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  		current_command_step = 3;
 8007978:	4b74      	ldr	r3, [pc, #464]	; (8007b4c <main+0xffc>)
 800797a:	2203      	movs	r2, #3
 800797c:	601a      	str	r2, [r3, #0]
					  break;
 800797e:	e046      	b.n	8007a0e <main+0xebe>
				  case 3:
					  {
							// update speed
							xspeed_target = 0.0f;
 8007980:	4b67      	ldr	r3, [pc, #412]	; (8007b20 <main+0xfd0>)
 8007982:	f04f 0200 	mov.w	r2, #0
 8007986:	601a      	str	r2, [r3, #0]
							xspeed_current = 0.0f;
 8007988:	4b66      	ldr	r3, [pc, #408]	; (8007b24 <main+0xfd4>)
 800798a:	f04f 0200 	mov.w	r2, #0
 800798e:	601a      	str	r2, [r3, #0]
							wspeed_target = 0.0f;
 8007990:	4b65      	ldr	r3, [pc, #404]	; (8007b28 <main+0xfd8>)
 8007992:	f04f 0200 	mov.w	r2, #0
 8007996:	601a      	str	r2, [r3, #0]
							wspeed_current = 0.0f;
 8007998:	4b65      	ldr	r3, [pc, #404]	; (8007b30 <main+0xfe0>)
 800799a:	f04f 0200 	mov.w	r2, #0
 800799e:	601a      	str	r2, [r3, #0]

						  // update control
						  xspeed_rc_scaled = 0.0f;
 80079a0:	f04f 0300 	mov.w	r3, #0
 80079a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 80079a8:	f04f 0300 	mov.w	r3, #0
 80079ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

						  // reset command state
						  current_command.cmd = 0;
 80079b0:	4b61      	ldr	r3, [pc, #388]	; (8007b38 <main+0xfe8>)
 80079b2:	2200      	movs	r2, #0
 80079b4:	601a      	str	r2, [r3, #0]
						  current_command_step = 0;
 80079b6:	4b65      	ldr	r3, [pc, #404]	; (8007b4c <main+0xffc>)
 80079b8:	2200      	movs	r2, #0
 80079ba:	601a      	str	r2, [r3, #0]

						  // new command
						  if(command_fifo_input!=command_fifo_current)
 80079bc:	4b64      	ldr	r3, [pc, #400]	; (8007b50 <main+0x1000>)
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	4b64      	ldr	r3, [pc, #400]	; (8007b54 <main+0x1004>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d01e      	beq.n	8007a06 <main+0xeb6>
						  {
							  current_command = command_fifo[command_fifo_current];
 80079c8:	4b62      	ldr	r3, [pc, #392]	; (8007b54 <main+0x1004>)
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	485a      	ldr	r0, [pc, #360]	; (8007b38 <main+0xfe8>)
 80079ce:	4962      	ldr	r1, [pc, #392]	; (8007b58 <main+0x1008>)
 80079d0:	4613      	mov	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4413      	add	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	440b      	add	r3, r1
 80079da:	4604      	mov	r4, r0
 80079dc:	461d      	mov	r5, r3
 80079de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80079e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80079e2:	682b      	ldr	r3, [r5, #0]
 80079e4:	6023      	str	r3, [r4, #0]
							  ++command_fifo_current;
 80079e6:	4b5b      	ldr	r3, [pc, #364]	; (8007b54 <main+0x1004>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	3301      	adds	r3, #1
 80079ec:	4a59      	ldr	r2, [pc, #356]	; (8007b54 <main+0x1004>)
 80079ee:	6013      	str	r3, [r2, #0]
							  command_fifo_current = command_fifo_current%command_fifo_size;
 80079f0:	4b58      	ldr	r3, [pc, #352]	; (8007b54 <main+0x1004>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2220      	movs	r2, #32
 80079f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80079fa:	fb02 f201 	mul.w	r2, r2, r1
 80079fe:	1a9b      	subs	r3, r3, r2
 8007a00:	4a54      	ldr	r2, [pc, #336]	; (8007b54 <main+0x1004>)
 8007a02:	6013      	str	r3, [r2, #0]
						  {
							  current_command.cmd = 0;
						  }

					  }
					  break;
 8007a04:	e002      	b.n	8007a0c <main+0xebc>
							  current_command.cmd = 0;
 8007a06:	4b4c      	ldr	r3, [pc, #304]	; (8007b38 <main+0xfe8>)
 8007a08:	2200      	movs	r2, #0
 8007a0a:	601a      	str	r2, [r3, #0]
					  break;
 8007a0c:	bf00      	nop
				  }
			  }
			  break;
 8007a0e:	e1cb      	b.n	8007da8 <main+0x1258>

	  	  case 11: // forward continue
			  {
				  switch (current_command_step)
 8007a10:	4b4e      	ldr	r3, [pc, #312]	; (8007b4c <main+0xffc>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d018      	beq.n	8007a4a <main+0xefa>
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d303      	bcc.n	8007a24 <main+0xed4>
 8007a1c:	2b02      	cmp	r3, #2
 8007a1e:	f000 80a7 	beq.w	8007b70 <main+0x1020>

					  }
					  break;
				  }
			  }
			  break;
 8007a22:	e1c2      	b.n	8007daa <main+0x125a>
						  start_x = x;
 8007a24:	4b4d      	ldr	r3, [pc, #308]	; (8007b5c <main+0x100c>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a4d      	ldr	r2, [pc, #308]	; (8007b60 <main+0x1010>)
 8007a2a:	6013      	str	r3, [r2, #0]
						  start_y = y;
 8007a2c:	4b4d      	ldr	r3, [pc, #308]	; (8007b64 <main+0x1014>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a4d      	ldr	r2, [pc, #308]	; (8007b68 <main+0x1018>)
 8007a32:	6013      	str	r3, [r2, #0]
						  xspeed_rc_scaled = 0.1f;
 8007a34:	4b4d      	ldr	r3, [pc, #308]	; (8007b6c <main+0x101c>)
 8007a36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 8007a3a:	f04f 0300 	mov.w	r3, #0
 8007a3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  current_command_step = 1;
 8007a42:	4b42      	ldr	r3, [pc, #264]	; (8007b4c <main+0xffc>)
 8007a44:	2201      	movs	r2, #1
 8007a46:	601a      	str	r2, [r3, #0]
					  break;
 8007a48:	e0c8      	b.n	8007bdc <main+0x108c>
						  xspeed_rc_scaled = 0.1f;
 8007a4a:	4b48      	ldr	r3, [pc, #288]	; (8007b6c <main+0x101c>)
 8007a4c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = 0.0f;
 8007a50:	f04f 0300 	mov.w	r3, #0
 8007a54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
							float distance = sqrt((x-start_x)*(x-start_x) + (y-start_y)*(y-start_y));
 8007a58:	4b40      	ldr	r3, [pc, #256]	; (8007b5c <main+0x100c>)
 8007a5a:	ed93 7a00 	vldr	s14, [r3]
 8007a5e:	4b40      	ldr	r3, [pc, #256]	; (8007b60 <main+0x1010>)
 8007a60:	edd3 7a00 	vldr	s15, [r3]
 8007a64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007a68:	4b3c      	ldr	r3, [pc, #240]	; (8007b5c <main+0x100c>)
 8007a6a:	edd3 6a00 	vldr	s13, [r3]
 8007a6e:	4b3c      	ldr	r3, [pc, #240]	; (8007b60 <main+0x1010>)
 8007a70:	edd3 7a00 	vldr	s15, [r3]
 8007a74:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007a78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007a7c:	4b39      	ldr	r3, [pc, #228]	; (8007b64 <main+0x1014>)
 8007a7e:	edd3 6a00 	vldr	s13, [r3]
 8007a82:	4b39      	ldr	r3, [pc, #228]	; (8007b68 <main+0x1018>)
 8007a84:	edd3 7a00 	vldr	s15, [r3]
 8007a88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007a8c:	4b35      	ldr	r3, [pc, #212]	; (8007b64 <main+0x1014>)
 8007a8e:	ed93 6a00 	vldr	s12, [r3]
 8007a92:	4b35      	ldr	r3, [pc, #212]	; (8007b68 <main+0x1018>)
 8007a94:	edd3 7a00 	vldr	s15, [r3]
 8007a98:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007aa4:	ee17 0a90 	vmov	r0, s15
 8007aa8:	f7f8 fcfa 	bl	80004a0 <__aeabi_f2d>
 8007aac:	4603      	mov	r3, r0
 8007aae:	460c      	mov	r4, r1
 8007ab0:	ec44 3b10 	vmov	d0, r3, r4
 8007ab4:	f003 fb8c 	bl	800b1d0 <sqrt>
 8007ab8:	ec54 3b10 	vmov	r3, r4, d0
 8007abc:	4618      	mov	r0, r3
 8007abe:	4621      	mov	r1, r4
 8007ac0:	f7f9 f81a 	bl	8000af8 <__aeabi_d2f>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	657b      	str	r3, [r7, #84]	; 0x54
							if(distance>=current_command.x*0.01)
 8007ac8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8007aca:	f7f8 fce9 	bl	80004a0 <__aeabi_f2d>
 8007ace:	4604      	mov	r4, r0
 8007ad0:	460d      	mov	r5, r1
 8007ad2:	4b19      	ldr	r3, [pc, #100]	; (8007b38 <main+0xfe8>)
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7f8 fcd0 	bl	800047c <__aeabi_i2d>
 8007adc:	a30e      	add	r3, pc, #56	; (adr r3, 8007b18 <main+0xfc8>)
 8007ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae2:	f7f8 fd31 	bl	8000548 <__aeabi_dmul>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4620      	mov	r0, r4
 8007aec:	4629      	mov	r1, r5
 8007aee:	f7f8 ffb1 	bl	8000a54 <__aeabi_dcmpge>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d100      	bne.n	8007afa <main+0xfaa>
					  break;
 8007af8:	e070      	b.n	8007bdc <main+0x108c>
								xspeed_rc_scaled = 0.0f;
 8007afa:	f04f 0300 	mov.w	r3, #0
 8007afe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
								wspeed_rc_scaled = 0.0f;
 8007b02:	f04f 0300 	mov.w	r3, #0
 8007b06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
								current_command_step = 2;
 8007b0a:	4b10      	ldr	r3, [pc, #64]	; (8007b4c <main+0xffc>)
 8007b0c:	2202      	movs	r2, #2
 8007b0e:	601a      	str	r2, [r3, #0]
					  break;
 8007b10:	e064      	b.n	8007bdc <main+0x108c>
 8007b12:	bf00      	nop
 8007b14:	f3af 8000 	nop.w
 8007b18:	47ae147b 	.word	0x47ae147b
 8007b1c:	3f847ae1 	.word	0x3f847ae1
 8007b20:	200009d8 	.word	0x200009d8
 8007b24:	200009d4 	.word	0x200009d4
 8007b28:	200009e0 	.word	0x200009e0
 8007b2c:	447a0000 	.word	0x447a0000
 8007b30:	200009dc 	.word	0x200009dc
 8007b34:	200009d0 	.word	0x200009d0
 8007b38:	200009b0 	.word	0x200009b0
 8007b3c:	43340000 	.word	0x43340000
 8007b40:	43b40000 	.word	0x43b40000
 8007b44:	c3340000 	.word	0xc3340000
 8007b48:	20000a20 	.word	0x20000a20
 8007b4c:	200009c4 	.word	0x200009c4
 8007b50:	200009a8 	.word	0x200009a8
 8007b54:	200009ac 	.word	0x200009ac
 8007b58:	20000d64 	.word	0x20000d64
 8007b5c:	200009a0 	.word	0x200009a0
 8007b60:	200009c8 	.word	0x200009c8
 8007b64:	200009a4 	.word	0x200009a4
 8007b68:	200009cc 	.word	0x200009cc
 8007b6c:	3dcccccd 	.word	0x3dcccccd
						xspeed_rc_scaled = 0.1f;
 8007b70:	4b7d      	ldr	r3, [pc, #500]	; (8007d68 <main+0x1218>)
 8007b72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						wspeed_rc_scaled = 0.0f;
 8007b76:	f04f 0300 	mov.w	r3, #0
 8007b7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  current_command.cmd = 0;
 8007b7e:	4b7b      	ldr	r3, [pc, #492]	; (8007d6c <main+0x121c>)
 8007b80:	2200      	movs	r2, #0
 8007b82:	601a      	str	r2, [r3, #0]
						  current_command_step = 0;
 8007b84:	4b7a      	ldr	r3, [pc, #488]	; (8007d70 <main+0x1220>)
 8007b86:	2200      	movs	r2, #0
 8007b88:	601a      	str	r2, [r3, #0]
						  if(command_fifo_input!=command_fifo_current)
 8007b8a:	4b7a      	ldr	r3, [pc, #488]	; (8007d74 <main+0x1224>)
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	4b7a      	ldr	r3, [pc, #488]	; (8007d78 <main+0x1228>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d01e      	beq.n	8007bd4 <main+0x1084>
							  current_command = command_fifo[command_fifo_current];
 8007b96:	4b78      	ldr	r3, [pc, #480]	; (8007d78 <main+0x1228>)
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	4874      	ldr	r0, [pc, #464]	; (8007d6c <main+0x121c>)
 8007b9c:	4977      	ldr	r1, [pc, #476]	; (8007d7c <main+0x122c>)
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	4413      	add	r3, r2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	440b      	add	r3, r1
 8007ba8:	4604      	mov	r4, r0
 8007baa:	461d      	mov	r5, r3
 8007bac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007bae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007bb0:	682b      	ldr	r3, [r5, #0]
 8007bb2:	6023      	str	r3, [r4, #0]
							  ++command_fifo_current;
 8007bb4:	4b70      	ldr	r3, [pc, #448]	; (8007d78 <main+0x1228>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	4a6f      	ldr	r2, [pc, #444]	; (8007d78 <main+0x1228>)
 8007bbc:	6013      	str	r3, [r2, #0]
							  command_fifo_current = command_fifo_current%command_fifo_size;
 8007bbe:	4b6e      	ldr	r3, [pc, #440]	; (8007d78 <main+0x1228>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2220      	movs	r2, #32
 8007bc4:	fbb3 f1f2 	udiv	r1, r3, r2
 8007bc8:	fb02 f201 	mul.w	r2, r2, r1
 8007bcc:	1a9b      	subs	r3, r3, r2
 8007bce:	4a6a      	ldr	r2, [pc, #424]	; (8007d78 <main+0x1228>)
 8007bd0:	6013      	str	r3, [r2, #0]
					  break;
 8007bd2:	e002      	b.n	8007bda <main+0x108a>
							  current_command.cmd = 0;
 8007bd4:	4b65      	ldr	r3, [pc, #404]	; (8007d6c <main+0x121c>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	601a      	str	r2, [r3, #0]
					  break;
 8007bda:	bf00      	nop
			  break;
 8007bdc:	e0e5      	b.n	8007daa <main+0x125a>
		  case 13: // right curve
			  {
				  switch (current_command_step)
 8007bde:	4b64      	ldr	r3, [pc, #400]	; (8007d70 <main+0x1220>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d01a      	beq.n	8007c1c <main+0x10cc>
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d302      	bcc.n	8007bf0 <main+0x10a0>
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d07c      	beq.n	8007ce8 <main+0x1198>

					  }
					  break;
				  }
			  }
			  break;
 8007bee:	e0dc      	b.n	8007daa <main+0x125a>
						  start_x = x;
 8007bf0:	4b63      	ldr	r3, [pc, #396]	; (8007d80 <main+0x1230>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a63      	ldr	r2, [pc, #396]	; (8007d84 <main+0x1234>)
 8007bf6:	6013      	str	r3, [r2, #0]
						  start_y = y;
 8007bf8:	4b63      	ldr	r3, [pc, #396]	; (8007d88 <main+0x1238>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a63      	ldr	r2, [pc, #396]	; (8007d8c <main+0x123c>)
 8007bfe:	6013      	str	r3, [r2, #0]
						  start_heading = ahrs.yaw_from_gyro;
 8007c00:	4b63      	ldr	r3, [pc, #396]	; (8007d90 <main+0x1240>)
 8007c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c04:	4a63      	ldr	r2, [pc, #396]	; (8007d94 <main+0x1244>)
 8007c06:	6013      	str	r3, [r2, #0]
						  xspeed_rc_scaled = 0.1f;
 8007c08:	4b57      	ldr	r3, [pc, #348]	; (8007d68 <main+0x1218>)
 8007c0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = -20.0f;
 8007c0e:	4b62      	ldr	r3, [pc, #392]	; (8007d98 <main+0x1248>)
 8007c10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  current_command_step = 1;
 8007c14:	4b56      	ldr	r3, [pc, #344]	; (8007d70 <main+0x1220>)
 8007c16:	2201      	movs	r2, #1
 8007c18:	601a      	str	r2, [r3, #0]
					  break;
 8007c1a:	e09b      	b.n	8007d54 <main+0x1204>
						  xspeed_rc_scaled = 0.1f;
 8007c1c:	4b52      	ldr	r3, [pc, #328]	; (8007d68 <main+0x1218>)
 8007c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						  wspeed_rc_scaled = -20.0f;
 8007c22:	4b5d      	ldr	r3, [pc, #372]	; (8007d98 <main+0x1248>)
 8007c24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  float end_heading = start_heading-current_command.w;
 8007c28:	4b5a      	ldr	r3, [pc, #360]	; (8007d94 <main+0x1244>)
 8007c2a:	ed93 7a00 	vldr	s14, [r3]
 8007c2e:	4b4f      	ldr	r3, [pc, #316]	; (8007d6c <main+0x121c>)
 8007c30:	68db      	ldr	r3, [r3, #12]
 8007c32:	ee07 3a90 	vmov	s15, r3
 8007c36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c3e:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
						  if(end_heading>180.0) end_heading-=360.0f;
 8007c42:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8007c46:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8007d9c <main+0x124c>
 8007c4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c52:	dd07      	ble.n	8007c64 <main+0x1114>
 8007c54:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8007c58:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8007da0 <main+0x1250>
 8007c5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c60:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
						  if(end_heading<-180.0) end_heading+=360.0f;
 8007c64:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8007c68:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8007da4 <main+0x1254>
 8007c6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c74:	d507      	bpl.n	8007c86 <main+0x1136>
 8007c76:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8007c7a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007da0 <main+0x1250>
 8007c7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007c82:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
						  float current_heading = ahrs.yaw_from_gyro;
 8007c86:	4b42      	ldr	r3, [pc, #264]	; (8007d90 <main+0x1240>)
 8007c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
						  if(fabs(end_heading-current_heading)>180.0) current_heading+=360;
 8007c8e:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8007c92:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8007c96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c9a:	eef0 7ae7 	vabs.f32	s15, s15
 8007c9e:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8007d9c <main+0x124c>
 8007ca2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007caa:	dd07      	ble.n	8007cbc <main+0x116c>
 8007cac:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8007cb0:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8007da0 <main+0x1250>
 8007cb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007cb8:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
							if(current_heading<=end_heading)
 8007cbc:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8007cc0:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8007cc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ccc:	d900      	bls.n	8007cd0 <main+0x1180>
					  break;
 8007cce:	e041      	b.n	8007d54 <main+0x1204>
								xspeed_rc_scaled = 0.0f;
 8007cd0:	f04f 0300 	mov.w	r3, #0
 8007cd4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
								wspeed_rc_scaled = 0.0f;
 8007cd8:	f04f 0300 	mov.w	r3, #0
 8007cdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
								current_command_step = 2;
 8007ce0:	4b23      	ldr	r3, [pc, #140]	; (8007d70 <main+0x1220>)
 8007ce2:	2202      	movs	r2, #2
 8007ce4:	601a      	str	r2, [r3, #0]
					  break;
 8007ce6:	e035      	b.n	8007d54 <main+0x1204>
						xspeed_rc_scaled = 0.1f;
 8007ce8:	4b1f      	ldr	r3, [pc, #124]	; (8007d68 <main+0x1218>)
 8007cea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						wspeed_rc_scaled = 0.0f;
 8007cee:	f04f 0300 	mov.w	r3, #0
 8007cf2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						  current_command.cmd = 0;
 8007cf6:	4b1d      	ldr	r3, [pc, #116]	; (8007d6c <main+0x121c>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	601a      	str	r2, [r3, #0]
						  current_command_step = 0;
 8007cfc:	4b1c      	ldr	r3, [pc, #112]	; (8007d70 <main+0x1220>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	601a      	str	r2, [r3, #0]
						  if(command_fifo_input!=command_fifo_current)
 8007d02:	4b1c      	ldr	r3, [pc, #112]	; (8007d74 <main+0x1224>)
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	4b1c      	ldr	r3, [pc, #112]	; (8007d78 <main+0x1228>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d01e      	beq.n	8007d4c <main+0x11fc>
							  current_command = command_fifo[command_fifo_current];
 8007d0e:	4b1a      	ldr	r3, [pc, #104]	; (8007d78 <main+0x1228>)
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	4816      	ldr	r0, [pc, #88]	; (8007d6c <main+0x121c>)
 8007d14:	4919      	ldr	r1, [pc, #100]	; (8007d7c <main+0x122c>)
 8007d16:	4613      	mov	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4413      	add	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	440b      	add	r3, r1
 8007d20:	4604      	mov	r4, r0
 8007d22:	461d      	mov	r5, r3
 8007d24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007d26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d28:	682b      	ldr	r3, [r5, #0]
 8007d2a:	6023      	str	r3, [r4, #0]
							  ++command_fifo_current;
 8007d2c:	4b12      	ldr	r3, [pc, #72]	; (8007d78 <main+0x1228>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3301      	adds	r3, #1
 8007d32:	4a11      	ldr	r2, [pc, #68]	; (8007d78 <main+0x1228>)
 8007d34:	6013      	str	r3, [r2, #0]
							  command_fifo_current = command_fifo_current%command_fifo_size;
 8007d36:	4b10      	ldr	r3, [pc, #64]	; (8007d78 <main+0x1228>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2220      	movs	r2, #32
 8007d3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007d40:	fb02 f201 	mul.w	r2, r2, r1
 8007d44:	1a9b      	subs	r3, r3, r2
 8007d46:	4a0c      	ldr	r2, [pc, #48]	; (8007d78 <main+0x1228>)
 8007d48:	6013      	str	r3, [r2, #0]
					  break;
 8007d4a:	e002      	b.n	8007d52 <main+0x1202>
							  current_command.cmd = 0;
 8007d4c:	4b07      	ldr	r3, [pc, #28]	; (8007d6c <main+0x121c>)
 8007d4e:	2200      	movs	r2, #0
 8007d50:	601a      	str	r2, [r3, #0]
					  break;
 8007d52:	bf00      	nop
			  break;
 8007d54:	e029      	b.n	8007daa <main+0x125a>
	  	  default:
			  {
				  // reset command state
				  current_command.cmd = 0;
 8007d56:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <main+0x121c>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	601a      	str	r2, [r3, #0]
				  current_command_step = 0;
 8007d5c:	4b04      	ldr	r3, [pc, #16]	; (8007d70 <main+0x1220>)
 8007d5e:	2200      	movs	r2, #0
 8007d60:	601a      	str	r2, [r3, #0]
			  }
			  break;
 8007d62:	e022      	b.n	8007daa <main+0x125a>
			  break;
 8007d64:	bf00      	nop
 8007d66:	e020      	b.n	8007daa <main+0x125a>
 8007d68:	3dcccccd 	.word	0x3dcccccd
 8007d6c:	200009b0 	.word	0x200009b0
 8007d70:	200009c4 	.word	0x200009c4
 8007d74:	200009a8 	.word	0x200009a8
 8007d78:	200009ac 	.word	0x200009ac
 8007d7c:	20000d64 	.word	0x20000d64
 8007d80:	200009a0 	.word	0x200009a0
 8007d84:	200009c8 	.word	0x200009c8
 8007d88:	200009a4 	.word	0x200009a4
 8007d8c:	200009cc 	.word	0x200009cc
 8007d90:	20000a20 	.word	0x20000a20
 8007d94:	200009d0 	.word	0x200009d0
 8007d98:	c1a00000 	.word	0xc1a00000
 8007d9c:	43340000 	.word	0x43340000
 8007da0:	43b40000 	.word	0x43b40000
 8007da4:	c3340000 	.word	0xc3340000
			  break;
 8007da8:	bf00      	nop


		  }

		  // Attitude PID motor controler
		  float xspeed_actual = 0.0f;
 8007daa:	f04f 0300 	mov.w	r3, #0
 8007dae:	653b      	str	r3, [r7, #80]	; 0x50
		  float wspeed_actual = 0.0f;
 8007db0:	f04f 0300 	mov.w	r3, #0
 8007db4:	64fb      	str	r3, [r7, #76]	; 0x4c
		  float xpwm = 0.0f;
 8007db6:	f04f 0300 	mov.w	r3, #0
 8007dba:	64bb      	str	r3, [r7, #72]	; 0x48
		  float wpwm = 0.0f;
 8007dbc:	f04f 0300 	mov.w	r3, #0
 8007dc0:	647b      	str	r3, [r7, #68]	; 0x44
		  {
			  int32_t const left_count = HAL_Encoder_Delta(&hencoder,HAL_ENCODER_LEFT);
 8007dc2:	2100      	movs	r1, #0
 8007dc4:	48d2      	ldr	r0, [pc, #840]	; (8008110 <main+0x15c0>)
 8007dc6:	f7fe f93e 	bl	8006046 <HAL_Encoder_Delta>
 8007dca:	6438      	str	r0, [r7, #64]	; 0x40
			  int32_t const right_count = HAL_Encoder_Delta(&hencoder,HAL_ENCODER_RIGHT);
 8007dcc:	2101      	movs	r1, #1
 8007dce:	48d0      	ldr	r0, [pc, #832]	; (8008110 <main+0x15c0>)
 8007dd0:	f7fe f939 	bl	8006046 <HAL_Encoder_Delta>
 8007dd4:	63f8      	str	r0, [r7, #60]	; 0x3c

			  float const x_delta_count = (float)(left_count+right_count)/2.0f;
 8007dd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dda:	4413      	add	r3, r2
 8007ddc:	ee07 3a90 	vmov	s15, r3
 8007de0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007de4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007de8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007dec:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			  static double const distance_per_pulse = (PI_FLOAT*0.144f)/4480.0f; // 0.1mm per pulse , 4480 pulses per revolution, 0.45m per revolution
			  float const x_distance = (float)(x_delta_count)*distance_per_pulse; // m
 8007df0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007df2:	f7f8 fb55 	bl	80004a0 <__aeabi_f2d>
 8007df6:	4bc7      	ldr	r3, [pc, #796]	; (8008114 <main+0x15c4>)
 8007df8:	cb18      	ldmia	r3, {r3, r4}
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	4623      	mov	r3, r4
 8007dfe:	f7f8 fba3 	bl	8000548 <__aeabi_dmul>
 8007e02:	4603      	mov	r3, r0
 8007e04:	460c      	mov	r4, r1
 8007e06:	4618      	mov	r0, r3
 8007e08:	4621      	mov	r1, r4
 8007e0a:	f7f8 fe75 	bl	8000af8 <__aeabi_d2f>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	637b      	str	r3, [r7, #52]	; 0x34
			  xspeed_actual = x_distance/period_us;
 8007e12:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8007e16:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8007e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e1e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

			  float const w_delta_count = (float)(right_count-left_count);
 8007e22:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007e24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	ee07 3a90 	vmov	s15, r3
 8007e2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e30:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			  float const w_distance = (float)(w_delta_count)*distance_per_pulse; // m
 8007e34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e36:	f7f8 fb33 	bl	80004a0 <__aeabi_f2d>
 8007e3a:	4bb6      	ldr	r3, [pc, #728]	; (8008114 <main+0x15c4>)
 8007e3c:	cb18      	ldmia	r3, {r3, r4}
 8007e3e:	461a      	mov	r2, r3
 8007e40:	4623      	mov	r3, r4
 8007e42:	f7f8 fb81 	bl	8000548 <__aeabi_dmul>
 8007e46:	4603      	mov	r3, r0
 8007e48:	460c      	mov	r4, r1
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	4621      	mov	r1, r4
 8007e4e:	f7f8 fe53 	bl	8000af8 <__aeabi_d2f>
 8007e52:	4603      	mov	r3, r0
 8007e54:	62fb      	str	r3, [r7, #44]	; 0x2c
			  float const w_angle = ToDeg(fastAtan2(w_distance,0.30)); // degree, wheel base = 30cm
 8007e56:	eddf 0ab0 	vldr	s1, [pc, #704]	; 8008118 <main+0x15c8>
 8007e5a:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8007e5e:	f001 feb1 	bl	8009bc4 <fastAtan2>
 8007e62:	ee10 3a10 	vmov	r3, s0
 8007e66:	4618      	mov	r0, r3
 8007e68:	f7f8 fb1a 	bl	80004a0 <__aeabi_f2d>
 8007e6c:	a3a4      	add	r3, pc, #656	; (adr r3, 8008100 <main+0x15b0>)
 8007e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e72:	f7f8 fb69 	bl	8000548 <__aeabi_dmul>
 8007e76:	4603      	mov	r3, r0
 8007e78:	460c      	mov	r4, r1
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	f7f8 fe3b 	bl	8000af8 <__aeabi_d2f>
 8007e82:	4603      	mov	r3, r0
 8007e84:	62bb      	str	r3, [r7, #40]	; 0x28
			  wspeed_actual = w_angle/period_us;
 8007e86:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8007e8a:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8007e8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e92:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

			  float const xerror = xspeed_rc_scaled-xspeed_actual;
 8007e96:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8007e9a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8007e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007ea2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			  float const werror = wspeed_rc_scaled-wspeed_actual;
 8007ea6:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8007eaa:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8007eae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007eb2:	edc7 7a08 	vstr	s15, [r7, #32]

			  xpwm = process_pid_win(&xpid,xerror);
 8007eb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007eb8:	f7f8 faf2 	bl	80004a0 <__aeabi_f2d>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	460c      	mov	r4, r1
 8007ec0:	ec44 3b10 	vmov	d0, r3, r4
 8007ec4:	4895      	ldr	r0, [pc, #596]	; (800811c <main+0x15cc>)
 8007ec6:	f001 ff5d 	bl	8009d84 <process_pid_win>
 8007eca:	ec54 3b10 	vmov	r3, r4, d0
 8007ece:	4618      	mov	r0, r3
 8007ed0:	4621      	mov	r1, r4
 8007ed2:	f7f8 fe11 	bl	8000af8 <__aeabi_d2f>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	64bb      	str	r3, [r7, #72]	; 0x48
			  wpwm = process_pid_win(&wpid,werror);
 8007eda:	6a38      	ldr	r0, [r7, #32]
 8007edc:	f7f8 fae0 	bl	80004a0 <__aeabi_f2d>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	ec44 3b10 	vmov	d0, r3, r4
 8007ee8:	488d      	ldr	r0, [pc, #564]	; (8008120 <main+0x15d0>)
 8007eea:	f001 ff4b 	bl	8009d84 <process_pid_win>
 8007eee:	ec54 3b10 	vmov	r3, r4, d0
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	f7f8 fdff 	bl	8000af8 <__aeabi_d2f>
 8007efa:	4603      	mov	r3, r0
 8007efc:	647b      	str	r3, [r7, #68]	; 0x44

			  HAL_Motor_Set(HAL_MOTOR_LEFT,HAL_MOTOR_AUTO,(int32_t)(xpwm+wpwm));
 8007efe:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8007f02:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8007f06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f0e:	ee17 2a90 	vmov	r2, s15
 8007f12:	2101      	movs	r1, #1
 8007f14:	2000      	movs	r0, #0
 8007f16:	f000 fe61 	bl	8008bdc <HAL_Motor_Set>
			  HAL_Motor_Set(HAL_MOTOR_RIGHT,HAL_MOTOR_AUTO,(int32_t)(xpwm-wpwm));
 8007f1a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8007f1e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8007f22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f2a:	ee17 2a90 	vmov	r2, s15
 8007f2e:	2101      	movs	r1, #1
 8007f30:	2001      	movs	r0, #1
 8007f32:	f000 fe53 	bl	8008bdc <HAL_Motor_Set>

			  // odometry
			  x += x_distance * cos(ToRad(ahrs.yaw_from_gyro));
 8007f36:	4b7b      	ldr	r3, [pc, #492]	; (8008124 <main+0x15d4>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7f8 fab0 	bl	80004a0 <__aeabi_f2d>
 8007f40:	4604      	mov	r4, r0
 8007f42:	460d      	mov	r5, r1
 8007f44:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007f46:	f7f8 faab 	bl	80004a0 <__aeabi_f2d>
 8007f4a:	4680      	mov	r8, r0
 8007f4c:	4689      	mov	r9, r1
 8007f4e:	4b76      	ldr	r3, [pc, #472]	; (8008128 <main+0x15d8>)
 8007f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7f8 faa4 	bl	80004a0 <__aeabi_f2d>
 8007f58:	a36b      	add	r3, pc, #428	; (adr r3, 8008108 <main+0x15b8>)
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	f7f8 faf3 	bl	8000548 <__aeabi_dmul>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	ec43 2b17 	vmov	d7, r2, r3
 8007f6a:	eeb0 0a47 	vmov.f32	s0, s14
 8007f6e:	eef0 0a67 	vmov.f32	s1, s15
 8007f72:	f003 f819 	bl	800afa8 <cos>
 8007f76:	ec53 2b10 	vmov	r2, r3, d0
 8007f7a:	4640      	mov	r0, r8
 8007f7c:	4649      	mov	r1, r9
 8007f7e:	f7f8 fae3 	bl	8000548 <__aeabi_dmul>
 8007f82:	4602      	mov	r2, r0
 8007f84:	460b      	mov	r3, r1
 8007f86:	4620      	mov	r0, r4
 8007f88:	4629      	mov	r1, r5
 8007f8a:	f7f8 f92b 	bl	80001e4 <__adddf3>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	460c      	mov	r4, r1
 8007f92:	4618      	mov	r0, r3
 8007f94:	4621      	mov	r1, r4
 8007f96:	f7f8 fdaf 	bl	8000af8 <__aeabi_d2f>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	4b61      	ldr	r3, [pc, #388]	; (8008124 <main+0x15d4>)
 8007f9e:	601a      	str	r2, [r3, #0]
			  y += x_distance * sin(ToRad(ahrs.yaw_from_gyro));
 8007fa0:	4b62      	ldr	r3, [pc, #392]	; (800812c <main+0x15dc>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f7f8 fa7b 	bl	80004a0 <__aeabi_f2d>
 8007faa:	4604      	mov	r4, r0
 8007fac:	460d      	mov	r5, r1
 8007fae:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007fb0:	f7f8 fa76 	bl	80004a0 <__aeabi_f2d>
 8007fb4:	4680      	mov	r8, r0
 8007fb6:	4689      	mov	r9, r1
 8007fb8:	4b5b      	ldr	r3, [pc, #364]	; (8008128 <main+0x15d8>)
 8007fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f7f8 fa6f 	bl	80004a0 <__aeabi_f2d>
 8007fc2:	a351      	add	r3, pc, #324	; (adr r3, 8008108 <main+0x15b8>)
 8007fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc8:	f7f8 fabe 	bl	8000548 <__aeabi_dmul>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	460b      	mov	r3, r1
 8007fd0:	ec43 2b17 	vmov	d7, r2, r3
 8007fd4:	eeb0 0a47 	vmov.f32	s0, s14
 8007fd8:	eef0 0a67 	vmov.f32	s1, s15
 8007fdc:	f003 f828 	bl	800b030 <sin>
 8007fe0:	ec53 2b10 	vmov	r2, r3, d0
 8007fe4:	4640      	mov	r0, r8
 8007fe6:	4649      	mov	r1, r9
 8007fe8:	f7f8 faae 	bl	8000548 <__aeabi_dmul>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	4629      	mov	r1, r5
 8007ff4:	f7f8 f8f6 	bl	80001e4 <__adddf3>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	4621      	mov	r1, r4
 8008000:	f7f8 fd7a 	bl	8000af8 <__aeabi_d2f>
 8008004:	4602      	mov	r2, r0
 8008006:	4b49      	ldr	r3, [pc, #292]	; (800812c <main+0x15dc>)
 8008008:	601a      	str	r2, [r3, #0]
		  }

		  // debug
		  static uint32_t counter = 0;
		  if(((counter++)%4)== 0)
 800800a:	4b49      	ldr	r3, [pc, #292]	; (8008130 <main+0x15e0>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	1c5a      	adds	r2, r3, #1
 8008010:	4947      	ldr	r1, [pc, #284]	; (8008130 <main+0x15e0>)
 8008012:	600a      	str	r2, [r1, #0]
 8008014:	f003 0303 	and.w	r3, r3, #3
 8008018:	2b00      	cmp	r3, #0
 800801a:	f47e ae06 	bne.w	8006c2a <main+0xda>
#endif


#ifdef __Print_PID_Motor__
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
						 (int32_t)(xspeed_rc_scaled*1000.0f),
 800801e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8008022:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8008134 <main+0x15e4>
 8008026:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 800802a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
						 (int32_t)(xspeed_actual*1000.0f),
 800802e:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8008032:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8008134 <main+0x15e4>
 8008036:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 800803a:	eebd 6ae7 	vcvt.s32.f32	s12, s15
 800803e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8008042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008046:	ee17 2a90 	vmov	r2, s15
						 (int32_t)(xpwm),
						 (int32_t)(wspeed_rc_scaled*1000.0f),
 800804a:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800804e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8008134 <main+0x15e4>
 8008052:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 8008056:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800805a:	ee17 1a90 	vmov	r1, s15
						 (int32_t)(wspeed_actual*1000.0f),
 800805e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8008062:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008134 <main+0x15e4>
 8008066:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 800806a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800806e:	ee17 0a90 	vmov	r0, s15
 8008072:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8008076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800807a:	ee17 4a90 	vmov	r4, s15
						 (int32_t)(wpwm),
						 (int32_t)(ahrs.gyro_rate_tilt_compensated.yaw*1000.0f),
 800807e:	4b2a      	ldr	r3, [pc, #168]	; (8008128 <main+0x15d8>)
 8008080:	edd3 7a05 	vldr	s15, [r3, #20]
 8008084:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8008134 <main+0x15e4>
 8008088:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 800808c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008090:	ee17 5a90 	vmov	r5, s15
						 (int32_t)(ahrs.yaw_from_gyro*1000.0f),
 8008094:	4b24      	ldr	r3, [pc, #144]	; (8008128 <main+0x15d8>)
 8008096:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800809a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8008134 <main+0x15e4>
 800809e:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 80080a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080a6:	ee17 6a90 	vmov	r6, s15
						 (int32_t)(x*1000.0f),
 80080aa:	4b1e      	ldr	r3, [pc, #120]	; (8008124 <main+0x15d4>)
 80080ac:	edd3 7a00 	vldr	s15, [r3]
 80080b0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8008134 <main+0x15e4>
 80080b4:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 80080b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080bc:	edc7 7a01 	vstr	s15, [r7, #4]
						 (int32_t)(y*1000.0f)
 80080c0:	4b1a      	ldr	r3, [pc, #104]	; (800812c <main+0x15dc>)
 80080c2:	edd3 7a00 	vldr	s15, [r3]
 80080c6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8008134 <main+0x15e4>
 80080ca:	ee67 7a87 	vmul.f32	s15, s15, s14
				 HAL_Serial_Print(&hcom,"%d %d %d %d %d %d %d %d %d %d\n",
 80080ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080d2:	ee17 3a90 	vmov	r3, s15
 80080d6:	9307      	str	r3, [sp, #28]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	9306      	str	r3, [sp, #24]
 80080dc:	9605      	str	r6, [sp, #20]
 80080de:	9504      	str	r5, [sp, #16]
 80080e0:	9403      	str	r4, [sp, #12]
 80080e2:	9002      	str	r0, [sp, #8]
 80080e4:	9101      	str	r1, [sp, #4]
 80080e6:	9200      	str	r2, [sp, #0]
 80080e8:	ee16 3a10 	vmov	r3, s12
 80080ec:	ee16 2a90 	vmov	r2, s13
 80080f0:	4911      	ldr	r1, [pc, #68]	; (8008138 <main+0x15e8>)
 80080f2:	4812      	ldr	r0, [pc, #72]	; (800813c <main+0x15ec>)
 80080f4:	f002 fa64 	bl	800a5c0 <HAL_Serial_Print>
  {
 80080f8:	f7fe bd97 	b.w	8006c2a <main+0xda>
 80080fc:	f3af 8000 	nop.w
 8008100:	1a63cbb0 	.word	0x1a63cbb0
 8008104:	404ca5dc 	.word	0x404ca5dc
 8008108:	a252dd11 	.word	0xa252dd11
 800810c:	3f91df46 	.word	0x3f91df46
 8008110:	200019a0 	.word	0x200019a0
 8008114:	0800ce48 	.word	0x0800ce48
 8008118:	3e99999a 	.word	0x3e99999a
 800811c:	20000018 	.word	0x20000018
 8008120:	20000470 	.word	0x20000470
 8008124:	200009a0 	.word	0x200009a0
 8008128:	20000a20 	.word	0x20000a20
 800812c:	200009a4 	.word	0x200009a4
 8008130:	200009e8 	.word	0x200009e8
 8008134:	447a0000 	.word	0x447a0000
 8008138:	0800ccd0 	.word	0x0800ccd0
 800813c:	20001120 	.word	0x20001120

08008140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b094      	sub	sp, #80	; 0x50
 8008144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008146:	2300      	movs	r3, #0
 8008148:	60bb      	str	r3, [r7, #8]
 800814a:	4a35      	ldr	r2, [pc, #212]	; (8008220 <SystemClock_Config+0xe0>)
 800814c:	4b34      	ldr	r3, [pc, #208]	; (8008220 <SystemClock_Config+0xe0>)
 800814e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008154:	6413      	str	r3, [r2, #64]	; 0x40
 8008156:	4b32      	ldr	r3, [pc, #200]	; (8008220 <SystemClock_Config+0xe0>)
 8008158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800815e:	60bb      	str	r3, [r7, #8]
 8008160:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008162:	2300      	movs	r3, #0
 8008164:	607b      	str	r3, [r7, #4]
 8008166:	4a2f      	ldr	r2, [pc, #188]	; (8008224 <SystemClock_Config+0xe4>)
 8008168:	4b2e      	ldr	r3, [pc, #184]	; (8008224 <SystemClock_Config+0xe4>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008170:	6013      	str	r3, [r2, #0]
 8008172:	4b2c      	ldr	r3, [pc, #176]	; (8008224 <SystemClock_Config+0xe4>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800817a:	607b      	str	r3, [r7, #4]
 800817c:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800817e:	2302      	movs	r3, #2
 8008180:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008182:	2301      	movs	r3, #1
 8008184:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8008186:	2310      	movs	r3, #16
 8008188:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800818a:	2302      	movs	r3, #2
 800818c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800818e:	2300      	movs	r3, #0
 8008190:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8008192:	2308      	movs	r3, #8
 8008194:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8008196:	23a8      	movs	r3, #168	; 0xa8
 8008198:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800819a:	2302      	movs	r3, #2
 800819c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800819e:	2304      	movs	r3, #4
 80081a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80081a2:	f107 0320 	add.w	r3, r7, #32
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7fb f8b6 	bl	8003318 <HAL_RCC_OscConfig>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d004      	beq.n	80081bc <SystemClock_Config+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80081b2:	f240 4187 	movw	r1, #1159	; 0x487
 80081b6:	481c      	ldr	r0, [pc, #112]	; (8008228 <SystemClock_Config+0xe8>)
 80081b8:	f000 fc58 	bl	8008a6c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80081bc:	230f      	movs	r3, #15
 80081be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80081c0:	2302      	movs	r3, #2
 80081c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80081c4:	2300      	movs	r3, #0
 80081c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80081c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80081cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80081ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80081d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80081d4:	f107 030c 	add.w	r3, r7, #12
 80081d8:	2105      	movs	r1, #5
 80081da:	4618      	mov	r0, r3
 80081dc:	f7fb fade 	bl	800379c <HAL_RCC_ClockConfig>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d004      	beq.n	80081f0 <SystemClock_Config+0xb0>
  {
    _Error_Handler(__FILE__, __LINE__);
 80081e6:	f240 4195 	movw	r1, #1173	; 0x495
 80081ea:	480f      	ldr	r0, [pc, #60]	; (8008228 <SystemClock_Config+0xe8>)
 80081ec:	f000 fc3e 	bl	8008a6c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80081f0:	f7fb fc6c 	bl	8003acc <HAL_RCC_GetHCLKFreq>
 80081f4:	4602      	mov	r2, r0
 80081f6:	4b0d      	ldr	r3, [pc, #52]	; (800822c <SystemClock_Config+0xec>)
 80081f8:	fba3 2302 	umull	r2, r3, r3, r2
 80081fc:	099b      	lsrs	r3, r3, #6
 80081fe:	4618      	mov	r0, r3
 8008200:	f7f9 fbaf 	bl	8001962 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8008204:	2004      	movs	r0, #4
 8008206:	f7f9 fbb9 	bl	800197c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800820a:	2200      	movs	r2, #0
 800820c:	2100      	movs	r1, #0
 800820e:	f04f 30ff 	mov.w	r0, #4294967295
 8008212:	f7f9 fb7c 	bl	800190e <HAL_NVIC_SetPriority>
}
 8008216:	bf00      	nop
 8008218:	3750      	adds	r7, #80	; 0x50
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	40023800 	.word	0x40023800
 8008224:	40007000 	.word	0x40007000
 8008228:	0800ccf0 	.word	0x0800ccf0
 800822c:	10624dd3 	.word	0x10624dd3

08008230 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b084      	sub	sp, #16
 8008234:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 8008236:	4b2b      	ldr	r3, [pc, #172]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008238:	4a2b      	ldr	r2, [pc, #172]	; (80082e8 <MX_ADC1_Init+0xb8>)
 800823a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800823c:	4b29      	ldr	r3, [pc, #164]	; (80082e4 <MX_ADC1_Init+0xb4>)
 800823e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008242:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008244:	4b27      	ldr	r3, [pc, #156]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008246:	2200      	movs	r2, #0
 8008248:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800824a:	4b26      	ldr	r3, [pc, #152]	; (80082e4 <MX_ADC1_Init+0xb4>)
 800824c:	2201      	movs	r2, #1
 800824e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8008250:	4b24      	ldr	r3, [pc, #144]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008252:	2201      	movs	r2, #1
 8008254:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8008256:	4b23      	ldr	r3, [pc, #140]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008258:	2200      	movs	r2, #0
 800825a:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800825c:	4b21      	ldr	r3, [pc, #132]	; (80082e4 <MX_ADC1_Init+0xb4>)
 800825e:	2200      	movs	r2, #0
 8008260:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008262:	4b20      	ldr	r3, [pc, #128]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008264:	4a21      	ldr	r2, [pc, #132]	; (80082ec <MX_ADC1_Init+0xbc>)
 8008266:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008268:	4b1e      	ldr	r3, [pc, #120]	; (80082e4 <MX_ADC1_Init+0xb4>)
 800826a:	2200      	movs	r2, #0
 800826c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800826e:	4b1d      	ldr	r3, [pc, #116]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008270:	2202      	movs	r2, #2
 8008272:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8008274:	4b1b      	ldr	r3, [pc, #108]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008276:	2201      	movs	r2, #1
 8008278:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800827a:	4b1a      	ldr	r3, [pc, #104]	; (80082e4 <MX_ADC1_Init+0xb4>)
 800827c:	2200      	movs	r2, #0
 800827e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008280:	4818      	ldr	r0, [pc, #96]	; (80082e4 <MX_ADC1_Init+0xb4>)
 8008282:	f7f8 fea5 	bl	8000fd0 <HAL_ADC_Init>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d004      	beq.n	8008296 <MX_ADC1_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800828c:	f240 41ba 	movw	r1, #1210	; 0x4ba
 8008290:	4817      	ldr	r0, [pc, #92]	; (80082f0 <MX_ADC1_Init+0xc0>)
 8008292:	f000 fbeb 	bl	8008a6c <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 8008296:	230a      	movs	r3, #10
 8008298:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800829a:	2301      	movs	r3, #1
 800829c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800829e:	2307      	movs	r3, #7
 80082a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80082a2:	463b      	mov	r3, r7
 80082a4:	4619      	mov	r1, r3
 80082a6:	480f      	ldr	r0, [pc, #60]	; (80082e4 <MX_ADC1_Init+0xb4>)
 80082a8:	f7f8 ffc6 	bl	8001238 <HAL_ADC_ConfigChannel>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d004      	beq.n	80082bc <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80082b2:	f240 41c4 	movw	r1, #1220	; 0x4c4
 80082b6:	480e      	ldr	r0, [pc, #56]	; (80082f0 <MX_ADC1_Init+0xc0>)
 80082b8:	f000 fbd8 	bl	8008a6c <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Rank = 2;
 80082bc:	2302      	movs	r3, #2
 80082be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80082c0:	463b      	mov	r3, r7
 80082c2:	4619      	mov	r1, r3
 80082c4:	4807      	ldr	r0, [pc, #28]	; (80082e4 <MX_ADC1_Init+0xb4>)
 80082c6:	f7f8 ffb7 	bl	8001238 <HAL_ADC_ConfigChannel>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d004      	beq.n	80082da <MX_ADC1_Init+0xaa>
  {
    _Error_Handler(__FILE__, __LINE__);
 80082d0:	f240 41cc 	movw	r1, #1228	; 0x4cc
 80082d4:	4806      	ldr	r0, [pc, #24]	; (80082f0 <MX_ADC1_Init+0xc0>)
 80082d6:	f000 fbc9 	bl	8008a6c <_Error_Handler>
  }

}
 80082da:	bf00      	nop
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	20000cbc 	.word	0x20000cbc
 80082e8:	40012000 	.word	0x40012000
 80082ec:	0f000001 	.word	0x0f000001
 80082f0:	0800ccf0 	.word	0x0800ccf0

080082f4 <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80082f8:	4b14      	ldr	r3, [pc, #80]	; (800834c <MX_I2C1_Init+0x58>)
 80082fa:	4a15      	ldr	r2, [pc, #84]	; (8008350 <MX_I2C1_Init+0x5c>)
 80082fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80082fe:	4b13      	ldr	r3, [pc, #76]	; (800834c <MX_I2C1_Init+0x58>)
 8008300:	4a14      	ldr	r2, [pc, #80]	; (8008354 <MX_I2C1_Init+0x60>)
 8008302:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8008304:	4b11      	ldr	r3, [pc, #68]	; (800834c <MX_I2C1_Init+0x58>)
 8008306:	2200      	movs	r2, #0
 8008308:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800830a:	4b10      	ldr	r3, [pc, #64]	; (800834c <MX_I2C1_Init+0x58>)
 800830c:	2200      	movs	r2, #0
 800830e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008310:	4b0e      	ldr	r3, [pc, #56]	; (800834c <MX_I2C1_Init+0x58>)
 8008312:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008316:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008318:	4b0c      	ldr	r3, [pc, #48]	; (800834c <MX_I2C1_Init+0x58>)
 800831a:	2200      	movs	r2, #0
 800831c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800831e:	4b0b      	ldr	r3, [pc, #44]	; (800834c <MX_I2C1_Init+0x58>)
 8008320:	2200      	movs	r2, #0
 8008322:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008324:	4b09      	ldr	r3, [pc, #36]	; (800834c <MX_I2C1_Init+0x58>)
 8008326:	2200      	movs	r2, #0
 8008328:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800832a:	4b08      	ldr	r3, [pc, #32]	; (800834c <MX_I2C1_Init+0x58>)
 800832c:	2200      	movs	r2, #0
 800832e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008330:	4806      	ldr	r0, [pc, #24]	; (800834c <MX_I2C1_Init+0x58>)
 8008332:	f7fa f8b5 	bl	80024a0 <HAL_I2C_Init>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d004      	beq.n	8008346 <MX_I2C1_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800833c:	f44f 619c 	mov.w	r1, #1248	; 0x4e0
 8008340:	4805      	ldr	r0, [pc, #20]	; (8008358 <MX_I2C1_Init+0x64>)
 8008342:	f000 fb93 	bl	8008a6c <_Error_Handler>
  }

}
 8008346:	bf00      	nop
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	20000bf0 	.word	0x20000bf0
 8008350:	40005400 	.word	0x40005400
 8008354:	00061a80 	.word	0x00061a80
 8008358:	0800ccf0 	.word	0x0800ccf0

0800835c <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b094      	sub	sp, #80	; 0x50
 8008360:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8008362:	4b4d      	ldr	r3, [pc, #308]	; (8008498 <MX_TIM1_Init+0x13c>)
 8008364:	4a4d      	ldr	r2, [pc, #308]	; (800849c <MX_TIM1_Init+0x140>)
 8008366:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9;
 8008368:	4b4b      	ldr	r3, [pc, #300]	; (8008498 <MX_TIM1_Init+0x13c>)
 800836a:	2209      	movs	r2, #9
 800836c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800836e:	4b4a      	ldr	r3, [pc, #296]	; (8008498 <MX_TIM1_Init+0x13c>)
 8008370:	2200      	movs	r2, #0
 8008372:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8008374:	4b48      	ldr	r3, [pc, #288]	; (8008498 <MX_TIM1_Init+0x13c>)
 8008376:	f240 32e7 	movw	r2, #999	; 0x3e7
 800837a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800837c:	4b46      	ldr	r3, [pc, #280]	; (8008498 <MX_TIM1_Init+0x13c>)
 800837e:	2200      	movs	r2, #0
 8008380:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008382:	4b45      	ldr	r3, [pc, #276]	; (8008498 <MX_TIM1_Init+0x13c>)
 8008384:	2200      	movs	r2, #0
 8008386:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8008388:	4843      	ldr	r0, [pc, #268]	; (8008498 <MX_TIM1_Init+0x13c>)
 800838a:	f7fb fbd3 	bl	8003b34 <HAL_TIM_Base_Init>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d004      	beq.n	800839e <MX_TIM1_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008394:	f240 41f6 	movw	r1, #1270	; 0x4f6
 8008398:	4841      	ldr	r0, [pc, #260]	; (80084a0 <MX_TIM1_Init+0x144>)
 800839a:	f000 fb67 	bl	8008a6c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800839e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083a2:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80083a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80083a8:	4619      	mov	r1, r3
 80083aa:	483b      	ldr	r0, [pc, #236]	; (8008498 <MX_TIM1_Init+0x13c>)
 80083ac:	f7fc f840 	bl	8004430 <HAL_TIM_ConfigClockSource>
 80083b0:	4603      	mov	r3, r0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d004      	beq.n	80083c0 <MX_TIM1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 80083b6:	f240 41fc 	movw	r1, #1276	; 0x4fc
 80083ba:	4839      	ldr	r0, [pc, #228]	; (80084a0 <MX_TIM1_Init+0x144>)
 80083bc:	f000 fb56 	bl	8008a6c <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80083c0:	4835      	ldr	r0, [pc, #212]	; (8008498 <MX_TIM1_Init+0x13c>)
 80083c2:	f7fb fbfd 	bl	8003bc0 <HAL_TIM_PWM_Init>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d004      	beq.n	80083d6 <MX_TIM1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80083cc:	f240 5101 	movw	r1, #1281	; 0x501
 80083d0:	4833      	ldr	r0, [pc, #204]	; (80084a0 <MX_TIM1_Init+0x144>)
 80083d2:	f000 fb4b 	bl	8008a6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80083d6:	2300      	movs	r3, #0
 80083d8:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083da:	2300      	movs	r3, #0
 80083dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80083de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80083e2:	4619      	mov	r1, r3
 80083e4:	482c      	ldr	r0, [pc, #176]	; (8008498 <MX_TIM1_Init+0x13c>)
 80083e6:	f7fc fe5f 	bl	80050a8 <HAL_TIMEx_MasterConfigSynchronization>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d004      	beq.n	80083fa <MX_TIM1_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80083f0:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 80083f4:	482a      	ldr	r0, [pc, #168]	; (80084a0 <MX_TIM1_Init+0x144>)
 80083f6:	f000 fb39 	bl	8008a6c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80083fa:	2360      	movs	r3, #96	; 0x60
 80083fc:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 80083fe:	2300      	movs	r3, #0
 8008400:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008402:	2300      	movs	r3, #0
 8008404:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008406:	2300      	movs	r3, #0
 8008408:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800840a:	2300      	movs	r3, #0
 800840c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800840e:	2300      	movs	r3, #0
 8008410:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008412:	2300      	movs	r3, #0
 8008414:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008416:	f107 031c 	add.w	r3, r7, #28
 800841a:	2200      	movs	r2, #0
 800841c:	4619      	mov	r1, r3
 800841e:	481e      	ldr	r0, [pc, #120]	; (8008498 <MX_TIM1_Init+0x13c>)
 8008420:	f7fb ff40 	bl	80042a4 <HAL_TIM_PWM_ConfigChannel>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d004      	beq.n	8008434 <MX_TIM1_Init+0xd8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800842a:	f240 5114 	movw	r1, #1300	; 0x514
 800842e:	481c      	ldr	r0, [pc, #112]	; (80084a0 <MX_TIM1_Init+0x144>)
 8008430:	f000 fb1c 	bl	8008a6c <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008434:	f107 031c 	add.w	r3, r7, #28
 8008438:	2204      	movs	r2, #4
 800843a:	4619      	mov	r1, r3
 800843c:	4816      	ldr	r0, [pc, #88]	; (8008498 <MX_TIM1_Init+0x13c>)
 800843e:	f7fb ff31 	bl	80042a4 <HAL_TIM_PWM_ConfigChannel>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d004      	beq.n	8008452 <MX_TIM1_Init+0xf6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008448:	f240 5119 	movw	r1, #1305	; 0x519
 800844c:	4814      	ldr	r0, [pc, #80]	; (80084a0 <MX_TIM1_Init+0x144>)
 800844e:	f000 fb0d 	bl	8008a6c <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008452:	2300      	movs	r3, #0
 8008454:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008456:	2300      	movs	r3, #0
 8008458:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800845a:	2300      	movs	r3, #0
 800845c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800845e:	2300      	movs	r3, #0
 8008460:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008462:	2300      	movs	r3, #0
 8008464:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008466:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800846a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800846c:	2300      	movs	r3, #0
 800846e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008470:	463b      	mov	r3, r7
 8008472:	4619      	mov	r1, r3
 8008474:	4808      	ldr	r0, [pc, #32]	; (8008498 <MX_TIM1_Init+0x13c>)
 8008476:	f7fc fe5c 	bl	8005132 <HAL_TIMEx_ConfigBreakDeadTime>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d004      	beq.n	800848a <MX_TIM1_Init+0x12e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008480:	f240 5125 	movw	r1, #1317	; 0x525
 8008484:	4806      	ldr	r0, [pc, #24]	; (80084a0 <MX_TIM1_Init+0x144>)
 8008486:	f000 faf1 	bl	8008a6c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800848a:	4803      	ldr	r0, [pc, #12]	; (8008498 <MX_TIM1_Init+0x13c>)
 800848c:	f002 fbbe 	bl	800ac0c <HAL_TIM_MspPostInit>

}
 8008490:	bf00      	nop
 8008492:	3750      	adds	r7, #80	; 0x50
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}
 8008498:	20001044 	.word	0x20001044
 800849c:	40010000 	.word	0x40010000
 80084a0:	0800ccf0 	.word	0x0800ccf0

080084a4 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b08c      	sub	sp, #48	; 0x30
 80084a8:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 80084aa:	4b23      	ldr	r3, [pc, #140]	; (8008538 <MX_TIM2_Init+0x94>)
 80084ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80084b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80084b2:	4b21      	ldr	r3, [pc, #132]	; (8008538 <MX_TIM2_Init+0x94>)
 80084b4:	2200      	movs	r2, #0
 80084b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80084b8:	4b1f      	ldr	r3, [pc, #124]	; (8008538 <MX_TIM2_Init+0x94>)
 80084ba:	2200      	movs	r2, #0
 80084bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff;
 80084be:	4b1e      	ldr	r3, [pc, #120]	; (8008538 <MX_TIM2_Init+0x94>)
 80084c0:	f04f 32ff 	mov.w	r2, #4294967295
 80084c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80084c6:	4b1c      	ldr	r3, [pc, #112]	; (8008538 <MX_TIM2_Init+0x94>)
 80084c8:	2200      	movs	r2, #0
 80084ca:	611a      	str	r2, [r3, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80084cc:	2303      	movs	r3, #3
 80084ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80084d0:	2300      	movs	r3, #0
 80084d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80084d4:	2301      	movs	r3, #1
 80084d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80084d8:	2300      	movs	r3, #0
 80084da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80084dc:	2300      	movs	r3, #0
 80084de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80084e0:	2300      	movs	r3, #0
 80084e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80084e4:	2301      	movs	r3, #1
 80084e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80084e8:	2300      	movs	r3, #0
 80084ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80084ec:	2300      	movs	r3, #0
 80084ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80084f0:	f107 030c 	add.w	r3, r7, #12
 80084f4:	4619      	mov	r1, r3
 80084f6:	4810      	ldr	r0, [pc, #64]	; (8008538 <MX_TIM2_Init+0x94>)
 80084f8:	f7fb fc62 	bl	8003dc0 <HAL_TIM_Encoder_Init>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d004      	beq.n	800850c <MX_TIM2_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008502:	f240 5143 	movw	r1, #1347	; 0x543
 8008506:	480d      	ldr	r0, [pc, #52]	; (800853c <MX_TIM2_Init+0x98>)
 8008508:	f000 fab0 	bl	8008a6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800850c:	2300      	movs	r3, #0
 800850e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008510:	2300      	movs	r3, #0
 8008512:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008514:	1d3b      	adds	r3, r7, #4
 8008516:	4619      	mov	r1, r3
 8008518:	4807      	ldr	r0, [pc, #28]	; (8008538 <MX_TIM2_Init+0x94>)
 800851a:	f7fc fdc5 	bl	80050a8 <HAL_TIMEx_MasterConfigSynchronization>
 800851e:	4603      	mov	r3, r0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d004      	beq.n	800852e <MX_TIM2_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008524:	f240 514a 	movw	r1, #1354	; 0x54a
 8008528:	4804      	ldr	r0, [pc, #16]	; (800853c <MX_TIM2_Init+0x98>)
 800852a:	f000 fa9f 	bl	8008a6c <_Error_Handler>
  }

}
 800852e:	bf00      	nop
 8008530:	3730      	adds	r7, #48	; 0x30
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	200010a4 	.word	0x200010a4
 800853c:	0800ccf0 	.word	0x0800ccf0

08008540 <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b090      	sub	sp, #64	; 0x40
 8008544:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_IC_InitTypeDef sConfigIC;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8008546:	4b47      	ldr	r3, [pc, #284]	; (8008664 <MX_TIM3_Init+0x124>)
 8008548:	4a47      	ldr	r2, [pc, #284]	; (8008668 <MX_TIM3_Init+0x128>)
 800854a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800854c:	4b45      	ldr	r3, [pc, #276]	; (8008664 <MX_TIM3_Init+0x124>)
 800854e:	2253      	movs	r2, #83	; 0x53
 8008550:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008552:	4b44      	ldr	r3, [pc, #272]	; (8008664 <MX_TIM3_Init+0x124>)
 8008554:	2200      	movs	r2, #0
 8008556:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8008558:	4b42      	ldr	r3, [pc, #264]	; (8008664 <MX_TIM3_Init+0x124>)
 800855a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800855e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008560:	4b40      	ldr	r3, [pc, #256]	; (8008664 <MX_TIM3_Init+0x124>)
 8008562:	2200      	movs	r2, #0
 8008564:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008566:	483f      	ldr	r0, [pc, #252]	; (8008664 <MX_TIM3_Init+0x124>)
 8008568:	f7fb fae4 	bl	8003b34 <HAL_TIM_Base_Init>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d004      	beq.n	800857c <MX_TIM3_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008572:	f240 515f 	movw	r1, #1375	; 0x55f
 8008576:	483d      	ldr	r0, [pc, #244]	; (800866c <MX_TIM3_Init+0x12c>)
 8008578:	f000 fa78 	bl	8008a6c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800857c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008580:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008582:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008586:	4619      	mov	r1, r3
 8008588:	4836      	ldr	r0, [pc, #216]	; (8008664 <MX_TIM3_Init+0x124>)
 800858a:	f7fb ff51 	bl	8004430 <HAL_TIM_ConfigClockSource>
 800858e:	4603      	mov	r3, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	d004      	beq.n	800859e <MX_TIM3_Init+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008594:	f240 5165 	movw	r1, #1381	; 0x565
 8008598:	4834      	ldr	r0, [pc, #208]	; (800866c <MX_TIM3_Init+0x12c>)
 800859a:	f000 fa67 	bl	8008a6c <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800859e:	4831      	ldr	r0, [pc, #196]	; (8008664 <MX_TIM3_Init+0x124>)
 80085a0:	f7fb fb78 	bl	8003c94 <HAL_TIM_IC_Init>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d004      	beq.n	80085b4 <MX_TIM3_Init+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 80085aa:	f240 516a 	movw	r1, #1386	; 0x56a
 80085ae:	482f      	ldr	r0, [pc, #188]	; (800866c <MX_TIM3_Init+0x12c>)
 80085b0:	f000 fa5c 	bl	8008a6c <_Error_Handler>
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80085b4:	2304      	movs	r3, #4
 80085b6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80085b8:	2350      	movs	r3, #80	; 0x50
 80085ba:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80085bc:	2300      	movs	r3, #0
 80085be:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80085c0:	2300      	movs	r3, #0
 80085c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80085c4:	2300      	movs	r3, #0
 80085c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig) != HAL_OK)
 80085c8:	f107 031c 	add.w	r3, r7, #28
 80085cc:	4619      	mov	r1, r3
 80085ce:	4825      	ldr	r0, [pc, #148]	; (8008664 <MX_TIM3_Init+0x124>)
 80085d0:	f7fc f809 	bl	80045e6 <HAL_TIM_SlaveConfigSynchronization>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d004      	beq.n	80085e4 <MX_TIM3_Init+0xa4>
  {
    _Error_Handler(__FILE__, __LINE__);
 80085da:	f240 5174 	movw	r1, #1396	; 0x574
 80085de:	4823      	ldr	r0, [pc, #140]	; (800866c <MX_TIM3_Init+0x12c>)
 80085e0:	f000 fa44 	bl	8008a6c <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80085e4:	2300      	movs	r3, #0
 80085e6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80085e8:	2301      	movs	r3, #1
 80085ea:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80085ec:	2300      	movs	r3, #0
 80085ee:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80085f0:	2300      	movs	r3, #0
 80085f2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80085f4:	f107 030c 	add.w	r3, r7, #12
 80085f8:	2200      	movs	r2, #0
 80085fa:	4619      	mov	r1, r3
 80085fc:	4819      	ldr	r0, [pc, #100]	; (8008664 <MX_TIM3_Init+0x124>)
 80085fe:	f7fb fdb4 	bl	800416a <HAL_TIM_IC_ConfigChannel>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d004      	beq.n	8008612 <MX_TIM3_Init+0xd2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008608:	f240 517d 	movw	r1, #1405	; 0x57d
 800860c:	4817      	ldr	r0, [pc, #92]	; (800866c <MX_TIM3_Init+0x12c>)
 800860e:	f000 fa2d 	bl	8008a6c <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8008612:	2302      	movs	r3, #2
 8008614:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8008616:	2302      	movs	r3, #2
 8008618:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800861a:	f107 030c 	add.w	r3, r7, #12
 800861e:	2204      	movs	r2, #4
 8008620:	4619      	mov	r1, r3
 8008622:	4810      	ldr	r0, [pc, #64]	; (8008664 <MX_TIM3_Init+0x124>)
 8008624:	f7fb fda1 	bl	800416a <HAL_TIM_IC_ConfigChannel>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	d004      	beq.n	8008638 <MX_TIM3_Init+0xf8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800862e:	f240 5184 	movw	r1, #1412	; 0x584
 8008632:	480e      	ldr	r0, [pc, #56]	; (800866c <MX_TIM3_Init+0x12c>)
 8008634:	f000 fa1a 	bl	8008a6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008638:	2300      	movs	r3, #0
 800863a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800863c:	2300      	movs	r3, #0
 800863e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008640:	1d3b      	adds	r3, r7, #4
 8008642:	4619      	mov	r1, r3
 8008644:	4807      	ldr	r0, [pc, #28]	; (8008664 <MX_TIM3_Init+0x124>)
 8008646:	f7fc fd2f 	bl	80050a8 <HAL_TIMEx_MasterConfigSynchronization>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d004      	beq.n	800865a <MX_TIM3_Init+0x11a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008650:	f240 518b 	movw	r1, #1419	; 0x58b
 8008654:	4805      	ldr	r0, [pc, #20]	; (800866c <MX_TIM3_Init+0x12c>)
 8008656:	f000 fa09 	bl	8008a6c <_Error_Handler>
  }

}
 800865a:	bf00      	nop
 800865c:	3740      	adds	r7, #64	; 0x40
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	20000c80 	.word	0x20000c80
 8008668:	40000400 	.word	0x40000400
 800866c:	0800ccf0 	.word	0x0800ccf0

08008670 <MX_TIM4_Init>:

/* TIM4 init function */
static void MX_TIM4_Init(void)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b090      	sub	sp, #64	; 0x40
 8008674:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_IC_InitTypeDef sConfigIC;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 8008676:	4b47      	ldr	r3, [pc, #284]	; (8008794 <MX_TIM4_Init+0x124>)
 8008678:	4a47      	ldr	r2, [pc, #284]	; (8008798 <MX_TIM4_Init+0x128>)
 800867a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 800867c:	4b45      	ldr	r3, [pc, #276]	; (8008794 <MX_TIM4_Init+0x124>)
 800867e:	2253      	movs	r2, #83	; 0x53
 8008680:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008682:	4b44      	ldr	r3, [pc, #272]	; (8008794 <MX_TIM4_Init+0x124>)
 8008684:	2200      	movs	r2, #0
 8008686:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8008688:	4b42      	ldr	r3, [pc, #264]	; (8008794 <MX_TIM4_Init+0x124>)
 800868a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800868e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008690:	4b40      	ldr	r3, [pc, #256]	; (8008794 <MX_TIM4_Init+0x124>)
 8008692:	2200      	movs	r2, #0
 8008694:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8008696:	483f      	ldr	r0, [pc, #252]	; (8008794 <MX_TIM4_Init+0x124>)
 8008698:	f7fb fa4c 	bl	8003b34 <HAL_TIM_Base_Init>
 800869c:	4603      	mov	r3, r0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d004      	beq.n	80086ac <MX_TIM4_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80086a2:	f44f 61b4 	mov.w	r1, #1440	; 0x5a0
 80086a6:	483d      	ldr	r0, [pc, #244]	; (800879c <MX_TIM4_Init+0x12c>)
 80086a8:	f000 f9e0 	bl	8008a6c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80086ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086b0:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80086b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80086b6:	4619      	mov	r1, r3
 80086b8:	4836      	ldr	r0, [pc, #216]	; (8008794 <MX_TIM4_Init+0x124>)
 80086ba:	f7fb feb9 	bl	8004430 <HAL_TIM_ConfigClockSource>
 80086be:	4603      	mov	r3, r0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d004      	beq.n	80086ce <MX_TIM4_Init+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80086c4:	f240 51a6 	movw	r1, #1446	; 0x5a6
 80086c8:	4834      	ldr	r0, [pc, #208]	; (800879c <MX_TIM4_Init+0x12c>)
 80086ca:	f000 f9cf 	bl	8008a6c <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80086ce:	4831      	ldr	r0, [pc, #196]	; (8008794 <MX_TIM4_Init+0x124>)
 80086d0:	f7fb fae0 	bl	8003c94 <HAL_TIM_IC_Init>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d004      	beq.n	80086e4 <MX_TIM4_Init+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 80086da:	f240 51ab 	movw	r1, #1451	; 0x5ab
 80086de:	482f      	ldr	r0, [pc, #188]	; (800879c <MX_TIM4_Init+0x12c>)
 80086e0:	f000 f9c4 	bl	8008a6c <_Error_Handler>
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80086e4:	2304      	movs	r3, #4
 80086e6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80086e8:	2350      	movs	r3, #80	; 0x50
 80086ea:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80086ec:	2300      	movs	r3, #0
 80086ee:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80086f0:	2300      	movs	r3, #0
 80086f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80086f4:	2300      	movs	r3, #0
 80086f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchronization(&htim4, &sSlaveConfig) != HAL_OK)
 80086f8:	f107 031c 	add.w	r3, r7, #28
 80086fc:	4619      	mov	r1, r3
 80086fe:	4825      	ldr	r0, [pc, #148]	; (8008794 <MX_TIM4_Init+0x124>)
 8008700:	f7fb ff71 	bl	80045e6 <HAL_TIM_SlaveConfigSynchronization>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d004      	beq.n	8008714 <MX_TIM4_Init+0xa4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800870a:	f240 51b5 	movw	r1, #1461	; 0x5b5
 800870e:	4823      	ldr	r0, [pc, #140]	; (800879c <MX_TIM4_Init+0x12c>)
 8008710:	f000 f9ac 	bl	8008a6c <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8008714:	2300      	movs	r3, #0
 8008716:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8008718:	2301      	movs	r3, #1
 800871a:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800871c:	2300      	movs	r3, #0
 800871e:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8008720:	2300      	movs	r3, #0
 8008722:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8008724:	f107 030c 	add.w	r3, r7, #12
 8008728:	2200      	movs	r2, #0
 800872a:	4619      	mov	r1, r3
 800872c:	4819      	ldr	r0, [pc, #100]	; (8008794 <MX_TIM4_Init+0x124>)
 800872e:	f7fb fd1c 	bl	800416a <HAL_TIM_IC_ConfigChannel>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d004      	beq.n	8008742 <MX_TIM4_Init+0xd2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008738:	f240 51be 	movw	r1, #1470	; 0x5be
 800873c:	4817      	ldr	r0, [pc, #92]	; (800879c <MX_TIM4_Init+0x12c>)
 800873e:	f000 f995 	bl	8008a6c <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8008742:	2302      	movs	r3, #2
 8008744:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8008746:	2302      	movs	r3, #2
 8008748:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800874a:	f107 030c 	add.w	r3, r7, #12
 800874e:	2204      	movs	r2, #4
 8008750:	4619      	mov	r1, r3
 8008752:	4810      	ldr	r0, [pc, #64]	; (8008794 <MX_TIM4_Init+0x124>)
 8008754:	f7fb fd09 	bl	800416a <HAL_TIM_IC_ConfigChannel>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d004      	beq.n	8008768 <MX_TIM4_Init+0xf8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800875e:	f240 51c5 	movw	r1, #1477	; 0x5c5
 8008762:	480e      	ldr	r0, [pc, #56]	; (800879c <MX_TIM4_Init+0x12c>)
 8008764:	f000 f982 	bl	8008a6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008768:	2300      	movs	r3, #0
 800876a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800876c:	2300      	movs	r3, #0
 800876e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008770:	1d3b      	adds	r3, r7, #4
 8008772:	4619      	mov	r1, r3
 8008774:	4807      	ldr	r0, [pc, #28]	; (8008794 <MX_TIM4_Init+0x124>)
 8008776:	f7fc fc97 	bl	80050a8 <HAL_TIMEx_MasterConfigSynchronization>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d004      	beq.n	800878a <MX_TIM4_Init+0x11a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008780:	f240 51cc 	movw	r1, #1484	; 0x5cc
 8008784:	4805      	ldr	r0, [pc, #20]	; (800879c <MX_TIM4_Init+0x12c>)
 8008786:	f000 f971 	bl	8008a6c <_Error_Handler>
  }

}
 800878a:	bf00      	nop
 800878c:	3740      	adds	r7, #64	; 0x40
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	20000adc 	.word	0x20000adc
 8008798:	40000800 	.word	0x40000800
 800879c:	0800ccf0 	.word	0x0800ccf0

080087a0 <MX_TIM5_Init>:

/* TIM5 init function */
static void MX_TIM5_Init(void)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b08c      	sub	sp, #48	; 0x30
 80087a4:	af00      	add	r7, sp, #0

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
 80087a6:	4b22      	ldr	r3, [pc, #136]	; (8008830 <MX_TIM5_Init+0x90>)
 80087a8:	4a22      	ldr	r2, [pc, #136]	; (8008834 <MX_TIM5_Init+0x94>)
 80087aa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80087ac:	4b20      	ldr	r3, [pc, #128]	; (8008830 <MX_TIM5_Init+0x90>)
 80087ae:	2200      	movs	r2, #0
 80087b0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80087b2:	4b1f      	ldr	r3, [pc, #124]	; (8008830 <MX_TIM5_Init+0x90>)
 80087b4:	2200      	movs	r2, #0
 80087b6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xffffffff;
 80087b8:	4b1d      	ldr	r3, [pc, #116]	; (8008830 <MX_TIM5_Init+0x90>)
 80087ba:	f04f 32ff 	mov.w	r2, #4294967295
 80087be:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80087c0:	4b1b      	ldr	r3, [pc, #108]	; (8008830 <MX_TIM5_Init+0x90>)
 80087c2:	2200      	movs	r2, #0
 80087c4:	611a      	str	r2, [r3, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80087c6:	2303      	movs	r3, #3
 80087c8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80087ca:	2300      	movs	r3, #0
 80087cc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80087ce:	2301      	movs	r3, #1
 80087d0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80087d2:	2300      	movs	r3, #0
 80087d4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80087d6:	2300      	movs	r3, #0
 80087d8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80087da:	2300      	movs	r3, #0
 80087dc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80087de:	2301      	movs	r3, #1
 80087e0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80087e2:	2300      	movs	r3, #0
 80087e4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80087e6:	2300      	movs	r3, #0
 80087e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80087ea:	f107 030c 	add.w	r3, r7, #12
 80087ee:	4619      	mov	r1, r3
 80087f0:	480f      	ldr	r0, [pc, #60]	; (8008830 <MX_TIM5_Init+0x90>)
 80087f2:	f7fb fae5 	bl	8003dc0 <HAL_TIM_Encoder_Init>
 80087f6:	4603      	mov	r3, r0
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d004      	beq.n	8008806 <MX_TIM5_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 80087fc:	f44f 61bd 	mov.w	r1, #1512	; 0x5e8
 8008800:	480d      	ldr	r0, [pc, #52]	; (8008838 <MX_TIM5_Init+0x98>)
 8008802:	f000 f933 	bl	8008a6c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008806:	2300      	movs	r3, #0
 8008808:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800880a:	2300      	movs	r3, #0
 800880c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800880e:	1d3b      	adds	r3, r7, #4
 8008810:	4619      	mov	r1, r3
 8008812:	4807      	ldr	r0, [pc, #28]	; (8008830 <MX_TIM5_Init+0x90>)
 8008814:	f7fc fc48 	bl	80050a8 <HAL_TIMEx_MasterConfigSynchronization>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d004      	beq.n	8008828 <MX_TIM5_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 800881e:	f240 51ef 	movw	r1, #1519	; 0x5ef
 8008822:	4805      	ldr	r0, [pc, #20]	; (8008838 <MX_TIM5_Init+0x98>)
 8008824:	f000 f922 	bl	8008a6c <_Error_Handler>
  }

}
 8008828:	bf00      	nop
 800882a:	3730      	adds	r7, #48	; 0x30
 800882c:	46bd      	mov	sp, r7
 800882e:	bd80      	pop	{r7, pc}
 8008830:	20000c44 	.word	0x20000c44
 8008834:	40000c00 	.word	0x40000c00
 8008838:	0800ccf0 	.word	0x0800ccf0

0800883c <MX_TIM14_Init>:

/* TIM14 init function */
static void MX_TIM14_Init(void)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	af00      	add	r7, sp, #0

  htim14.Instance = TIM14;
 8008840:	4b0e      	ldr	r3, [pc, #56]	; (800887c <MX_TIM14_Init+0x40>)
 8008842:	4a0f      	ldr	r2, [pc, #60]	; (8008880 <MX_TIM14_Init+0x44>)
 8008844:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 83;
 8008846:	4b0d      	ldr	r3, [pc, #52]	; (800887c <MX_TIM14_Init+0x40>)
 8008848:	2253      	movs	r2, #83	; 0x53
 800884a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800884c:	4b0b      	ldr	r3, [pc, #44]	; (800887c <MX_TIM14_Init+0x40>)
 800884e:	2200      	movs	r2, #0
 8008850:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 0xFFFF;
 8008852:	4b0a      	ldr	r3, [pc, #40]	; (800887c <MX_TIM14_Init+0x40>)
 8008854:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008858:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800885a:	4b08      	ldr	r3, [pc, #32]	; (800887c <MX_TIM14_Init+0x40>)
 800885c:	2200      	movs	r2, #0
 800885e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8008860:	4806      	ldr	r0, [pc, #24]	; (800887c <MX_TIM14_Init+0x40>)
 8008862:	f7fb f967 	bl	8003b34 <HAL_TIM_Base_Init>
 8008866:	4603      	mov	r3, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d004      	beq.n	8008876 <MX_TIM14_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800886c:	f240 51ff 	movw	r1, #1535	; 0x5ff
 8008870:	4804      	ldr	r0, [pc, #16]	; (8008884 <MX_TIM14_Init+0x48>)
 8008872:	f000 f8fb 	bl	8008a6c <_Error_Handler>
  }

}
 8008876:	bf00      	nop
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	2000192c 	.word	0x2000192c
 8008880:	40002000 	.word	0x40002000
 8008884:	0800ccf0 	.word	0x0800ccf0

08008888 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800888c:	4b12      	ldr	r3, [pc, #72]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 800888e:	4a13      	ldr	r2, [pc, #76]	; (80088dc <MX_USART2_UART_Init+0x54>)
 8008890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008892:	4b11      	ldr	r3, [pc, #68]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 8008894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800889a:	4b0f      	ldr	r3, [pc, #60]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 800889c:	2200      	movs	r2, #0
 800889e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80088a0:	4b0d      	ldr	r3, [pc, #52]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 80088a2:	2200      	movs	r2, #0
 80088a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80088a6:	4b0c      	ldr	r3, [pc, #48]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 80088a8:	2200      	movs	r2, #0
 80088aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80088ac:	4b0a      	ldr	r3, [pc, #40]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 80088ae:	220c      	movs	r2, #12
 80088b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80088b2:	4b09      	ldr	r3, [pc, #36]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 80088b4:	2200      	movs	r2, #0
 80088b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80088b8:	4b07      	ldr	r3, [pc, #28]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 80088ba:	2200      	movs	r2, #0
 80088bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80088be:	4806      	ldr	r0, [pc, #24]	; (80088d8 <MX_USART2_UART_Init+0x50>)
 80088c0:	f7fc fca4 	bl	800520c <HAL_UART_Init>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d004      	beq.n	80088d4 <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80088ca:	f240 6112 	movw	r1, #1554	; 0x612
 80088ce:	4804      	ldr	r0, [pc, #16]	; (80088e0 <MX_USART2_UART_Init+0x58>)
 80088d0:	f000 f8cc 	bl	8008a6c <_Error_Handler>
  }

}
 80088d4:	bf00      	nop
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	200010e0 	.word	0x200010e0
 80088dc:	40004400 	.word	0x40004400
 80088e0:	0800ccf0 	.word	0x0800ccf0

080088e4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b082      	sub	sp, #8
 80088e8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80088ea:	2300      	movs	r3, #0
 80088ec:	607b      	str	r3, [r7, #4]
 80088ee:	4a1b      	ldr	r2, [pc, #108]	; (800895c <MX_DMA_Init+0x78>)
 80088f0:	4b1a      	ldr	r3, [pc, #104]	; (800895c <MX_DMA_Init+0x78>)
 80088f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80088f8:	6313      	str	r3, [r2, #48]	; 0x30
 80088fa:	4b18      	ldr	r3, [pc, #96]	; (800895c <MX_DMA_Init+0x78>)
 80088fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008902:	607b      	str	r3, [r7, #4]
 8008904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8008906:	2300      	movs	r3, #0
 8008908:	603b      	str	r3, [r7, #0]
 800890a:	4a14      	ldr	r2, [pc, #80]	; (800895c <MX_DMA_Init+0x78>)
 800890c:	4b13      	ldr	r3, [pc, #76]	; (800895c <MX_DMA_Init+0x78>)
 800890e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008910:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008914:	6313      	str	r3, [r2, #48]	; 0x30
 8008916:	4b11      	ldr	r3, [pc, #68]	; (800895c <MX_DMA_Init+0x78>)
 8008918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800891a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800891e:	603b      	str	r3, [r7, #0]
 8008920:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8008922:	2200      	movs	r2, #0
 8008924:	2100      	movs	r1, #0
 8008926:	2010      	movs	r0, #16
 8008928:	f7f8 fff1 	bl	800190e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800892c:	2010      	movs	r0, #16
 800892e:	f7f9 f80a 	bl	8001946 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8008932:	2200      	movs	r2, #0
 8008934:	2100      	movs	r1, #0
 8008936:	2011      	movs	r0, #17
 8008938:	f7f8 ffe9 	bl	800190e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800893c:	2011      	movs	r0, #17
 800893e:	f7f9 f802 	bl	8001946 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8008942:	2200      	movs	r2, #0
 8008944:	2100      	movs	r1, #0
 8008946:	2038      	movs	r0, #56	; 0x38
 8008948:	f7f8 ffe1 	bl	800190e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800894c:	2038      	movs	r0, #56	; 0x38
 800894e:	f7f8 fffa 	bl	8001946 <HAL_NVIC_EnableIRQ>

}
 8008952:	bf00      	nop
 8008954:	3708      	adds	r7, #8
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	40023800 	.word	0x40023800

08008960 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b08a      	sub	sp, #40	; 0x28
 8008964:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008966:	2300      	movs	r3, #0
 8008968:	613b      	str	r3, [r7, #16]
 800896a:	4a3b      	ldr	r2, [pc, #236]	; (8008a58 <MX_GPIO_Init+0xf8>)
 800896c:	4b3a      	ldr	r3, [pc, #232]	; (8008a58 <MX_GPIO_Init+0xf8>)
 800896e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008970:	f043 0304 	orr.w	r3, r3, #4
 8008974:	6313      	str	r3, [r2, #48]	; 0x30
 8008976:	4b38      	ldr	r3, [pc, #224]	; (8008a58 <MX_GPIO_Init+0xf8>)
 8008978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800897a:	f003 0304 	and.w	r3, r3, #4
 800897e:	613b      	str	r3, [r7, #16]
 8008980:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008982:	2300      	movs	r3, #0
 8008984:	60fb      	str	r3, [r7, #12]
 8008986:	4a34      	ldr	r2, [pc, #208]	; (8008a58 <MX_GPIO_Init+0xf8>)
 8008988:	4b33      	ldr	r3, [pc, #204]	; (8008a58 <MX_GPIO_Init+0xf8>)
 800898a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800898c:	f043 0301 	orr.w	r3, r3, #1
 8008990:	6313      	str	r3, [r2, #48]	; 0x30
 8008992:	4b31      	ldr	r3, [pc, #196]	; (8008a58 <MX_GPIO_Init+0xf8>)
 8008994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008996:	f003 0301 	and.w	r3, r3, #1
 800899a:	60fb      	str	r3, [r7, #12]
 800899c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800899e:	2300      	movs	r3, #0
 80089a0:	60bb      	str	r3, [r7, #8]
 80089a2:	4a2d      	ldr	r2, [pc, #180]	; (8008a58 <MX_GPIO_Init+0xf8>)
 80089a4:	4b2c      	ldr	r3, [pc, #176]	; (8008a58 <MX_GPIO_Init+0xf8>)
 80089a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a8:	f043 0302 	orr.w	r3, r3, #2
 80089ac:	6313      	str	r3, [r2, #48]	; 0x30
 80089ae:	4b2a      	ldr	r3, [pc, #168]	; (8008a58 <MX_GPIO_Init+0xf8>)
 80089b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b2:	f003 0302 	and.w	r3, r3, #2
 80089b6:	60bb      	str	r3, [r7, #8]
 80089b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80089ba:	2300      	movs	r3, #0
 80089bc:	607b      	str	r3, [r7, #4]
 80089be:	4a26      	ldr	r2, [pc, #152]	; (8008a58 <MX_GPIO_Init+0xf8>)
 80089c0:	4b25      	ldr	r3, [pc, #148]	; (8008a58 <MX_GPIO_Init+0xf8>)
 80089c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089c4:	f043 0308 	orr.w	r3, r3, #8
 80089c8:	6313      	str	r3, [r2, #48]	; 0x30
 80089ca:	4b23      	ldr	r3, [pc, #140]	; (8008a58 <MX_GPIO_Init+0xf8>)
 80089cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ce:	f003 0308 	and.w	r3, r3, #8
 80089d2:	607b      	str	r3, [r7, #4]
 80089d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|M2_INB_Pin|M2_INA_Pin|M1_INB_Pin, GPIO_PIN_RESET);
 80089d6:	2200      	movs	r2, #0
 80089d8:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 80089dc:	481f      	ldr	r0, [pc, #124]	; (8008a5c <MX_GPIO_Init+0xfc>)
 80089de:	f7f9 fd21 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M1_INA_GPIO_Port, M1_INA_Pin, GPIO_PIN_RESET);
 80089e2:	2200      	movs	r2, #0
 80089e4:	2104      	movs	r1, #4
 80089e6:	481e      	ldr	r0, [pc, #120]	; (8008a60 <MX_GPIO_Init+0x100>)
 80089e8:	f7f9 fd1c 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin M2_INB_Pin M2_INA_Pin M1_INB_Pin */
  GPIO_InitStruct.Pin = LED_Pin|M2_INB_Pin|M2_INA_Pin|M1_INB_Pin;
 80089ec:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80089f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80089f2:	2301      	movs	r3, #1
 80089f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089f6:	2300      	movs	r3, #0
 80089f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089fa:	2300      	movs	r3, #0
 80089fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80089fe:	f107 0314 	add.w	r3, r7, #20
 8008a02:	4619      	mov	r1, r3
 8008a04:	4815      	ldr	r0, [pc, #84]	; (8008a5c <MX_GPIO_Init+0xfc>)
 8008a06:	f7f9 fb73 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8008a0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008a10:	4b14      	ldr	r3, [pc, #80]	; (8008a64 <MX_GPIO_Init+0x104>)
 8008a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a14:	2300      	movs	r3, #0
 8008a16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8008a18:	f107 0314 	add.w	r3, r7, #20
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	4812      	ldr	r0, [pc, #72]	; (8008a68 <MX_GPIO_Init+0x108>)
 8008a20:	f7f9 fb66 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_INA_Pin */
  GPIO_InitStruct.Pin = M1_INA_Pin;
 8008a24:	2304      	movs	r3, #4
 8008a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a30:	2300      	movs	r3, #0
 8008a32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M1_INA_GPIO_Port, &GPIO_InitStruct);
 8008a34:	f107 0314 	add.w	r3, r7, #20
 8008a38:	4619      	mov	r1, r3
 8008a3a:	4809      	ldr	r0, [pc, #36]	; (8008a60 <MX_GPIO_Init+0x100>)
 8008a3c:	f7f9 fb58 	bl	80020f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8008a40:	2200      	movs	r2, #0
 8008a42:	2100      	movs	r1, #0
 8008a44:	2028      	movs	r0, #40	; 0x28
 8008a46:	f7f8 ff62 	bl	800190e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8008a4a:	2028      	movs	r0, #40	; 0x28
 8008a4c:	f7f8 ff7b 	bl	8001946 <HAL_NVIC_EnableIRQ>

}
 8008a50:	bf00      	nop
 8008a52:	3728      	adds	r7, #40	; 0x28
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	40023800 	.word	0x40023800
 8008a5c:	40020800 	.word	0x40020800
 8008a60:	40020c00 	.word	0x40020c00
 8008a64:	10210000 	.word	0x10210000
 8008a68:	40020400 	.word	0x40020400

08008a6c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8008a76:	e7fe      	b.n	8008a76 <_Error_Handler+0xa>

08008a78 <brake_left_motor>:
static uint16_t const HAL_MOTOR_AUTORELOADREG = 999; // valeur du registre Auto Reload Register du Timers 1

/* Private Functions ------------------------------------------------------------------*/

static void brake_left_motor()
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(motor_id_to_port[LEFT1], motor_id_to_pin[LEFT1], GPIO_PIN_SET);
 8008a7c:	4b07      	ldr	r3, [pc, #28]	; (8008a9c <brake_left_motor+0x24>)
 8008a7e:	2104      	movs	r1, #4
 8008a80:	2201      	movs	r2, #1
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7f9 fcce 	bl	8002424 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor_id_to_port[LEFT2], motor_id_to_pin[LEFT2], GPIO_PIN_SET);
 8008a88:	4b05      	ldr	r3, [pc, #20]	; (8008aa0 <brake_left_motor+0x28>)
 8008a8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008a8e:	2201      	movs	r2, #1
 8008a90:	4618      	mov	r0, r3
 8008a92:	f7f9 fcc7 	bl	8002424 <HAL_GPIO_WritePin>
}
 8008a96:	bf00      	nop
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	40020c00 	.word	0x40020c00
 8008aa0:	40020800 	.word	0x40020800

08008aa4 <brake_right_motor>:

static void brake_right_motor()
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(motor_id_to_port[RIGHT1], motor_id_to_pin[RIGHT1], GPIO_PIN_SET);
 8008aa8:	4b07      	ldr	r3, [pc, #28]	; (8008ac8 <brake_right_motor+0x24>)
 8008aaa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008aae:	2201      	movs	r2, #1
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f7f9 fcb7 	bl	8002424 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor_id_to_port[RIGHT2], motor_id_to_pin[RIGHT2], GPIO_PIN_SET);
 8008ab6:	4b04      	ldr	r3, [pc, #16]	; (8008ac8 <brake_right_motor+0x24>)
 8008ab8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008abc:	2201      	movs	r2, #1
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f7f9 fcb0 	bl	8002424 <HAL_GPIO_WritePin>
}
 8008ac4:	bf00      	nop
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	40020800 	.word	0x40020800

08008acc <cw_left_motor>:

static void cw_left_motor()
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(motor_id_to_port[LEFT1], motor_id_to_pin[LEFT1], GPIO_PIN_RESET);
 8008ad0:	4b07      	ldr	r3, [pc, #28]	; (8008af0 <cw_left_motor+0x24>)
 8008ad2:	2104      	movs	r1, #4
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7f9 fca4 	bl	8002424 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor_id_to_port[LEFT2], motor_id_to_pin[LEFT2], GPIO_PIN_SET);
 8008adc:	4b05      	ldr	r3, [pc, #20]	; (8008af4 <cw_left_motor+0x28>)
 8008ade:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7f9 fc9d 	bl	8002424 <HAL_GPIO_WritePin>
}
 8008aea:	bf00      	nop
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	40020c00 	.word	0x40020c00
 8008af4:	40020800 	.word	0x40020800

08008af8 <cw_right_motor>:

static void cw_right_motor()
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(motor_id_to_port[RIGHT1], motor_id_to_pin[RIGHT1], GPIO_PIN_SET);
 8008afc:	4b07      	ldr	r3, [pc, #28]	; (8008b1c <cw_right_motor+0x24>)
 8008afe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008b02:	2201      	movs	r2, #1
 8008b04:	4618      	mov	r0, r3
 8008b06:	f7f9 fc8d 	bl	8002424 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor_id_to_port[RIGHT2], motor_id_to_pin[RIGHT2], GPIO_PIN_RESET);
 8008b0a:	4b04      	ldr	r3, [pc, #16]	; (8008b1c <cw_right_motor+0x24>)
 8008b0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008b10:	2200      	movs	r2, #0
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7f9 fc86 	bl	8002424 <HAL_GPIO_WritePin>
}
 8008b18:	bf00      	nop
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	40020800 	.word	0x40020800

08008b20 <ccw_left_motor>:

static void ccw_left_motor()
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(motor_id_to_port[LEFT1], motor_id_to_pin[LEFT1], GPIO_PIN_SET);
 8008b24:	4b07      	ldr	r3, [pc, #28]	; (8008b44 <ccw_left_motor+0x24>)
 8008b26:	2104      	movs	r1, #4
 8008b28:	2201      	movs	r2, #1
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7f9 fc7a 	bl	8002424 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor_id_to_port[LEFT2], motor_id_to_pin[LEFT2], GPIO_PIN_RESET);
 8008b30:	4b05      	ldr	r3, [pc, #20]	; (8008b48 <ccw_left_motor+0x28>)
 8008b32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008b36:	2200      	movs	r2, #0
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7f9 fc73 	bl	8002424 <HAL_GPIO_WritePin>
}
 8008b3e:	bf00      	nop
 8008b40:	bd80      	pop	{r7, pc}
 8008b42:	bf00      	nop
 8008b44:	40020c00 	.word	0x40020c00
 8008b48:	40020800 	.word	0x40020800

08008b4c <ccw_right_motor>:

static void ccw_right_motor()
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(motor_id_to_port[RIGHT1], motor_id_to_pin[RIGHT1], GPIO_PIN_RESET);
 8008b50:	4b07      	ldr	r3, [pc, #28]	; (8008b70 <ccw_right_motor+0x24>)
 8008b52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008b56:	2200      	movs	r2, #0
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f7f9 fc63 	bl	8002424 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor_id_to_port[RIGHT2], motor_id_to_pin[RIGHT2], GPIO_PIN_SET);
 8008b5e:	4b04      	ldr	r3, [pc, #16]	; (8008b70 <ccw_right_motor+0x24>)
 8008b60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008b64:	2201      	movs	r2, #1
 8008b66:	4618      	mov	r0, r3
 8008b68:	f7f9 fc5c 	bl	8002424 <HAL_GPIO_WritePin>
}
 8008b6c:	bf00      	nop
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	40020800 	.word	0x40020800

08008b74 <set_left_motor_speed>:

static void set_left_motor_speed(int speed)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
	htim1.Instance->CCR2 = speed; // Here adjust the timer channel
 8008b7c:	4b04      	ldr	r3, [pc, #16]	; (8008b90 <set_left_motor_speed+0x1c>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr
 8008b90:	20001044 	.word	0x20001044

08008b94 <set_right_motor_speed>:

static void set_right_motor_speed(int speed)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
	htim1.Instance->CCR1 = speed; // Here adjust the timer channel
 8008b9c:	4b04      	ldr	r3, [pc, #16]	; (8008bb0 <set_right_motor_speed+0x1c>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr
 8008bb0:	20001044 	.word	0x20001044

08008bb4 <HAL_Motor_Init>:

/* APP Functions ------------------------------------------------------------------*/

void HAL_Motor_Init(void)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	af00      	add	r7, sp, #0
	HAL_Motor_Set(HAL_MOTOR_ALL,HAL_MOTOR_BRAKE,0);
 8008bb8:	2200      	movs	r2, #0
 8008bba:	2100      	movs	r1, #0
 8008bbc:	2002      	movs	r0, #2
 8008bbe:	f000 f80d 	bl	8008bdc <HAL_Motor_Set>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8008bc2:	2100      	movs	r1, #0
 8008bc4:	4804      	ldr	r0, [pc, #16]	; (8008bd8 <HAL_Motor_Init+0x24>)
 8008bc6:	f7fb f831 	bl	8003c2c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8008bca:	2104      	movs	r1, #4
 8008bcc:	4802      	ldr	r0, [pc, #8]	; (8008bd8 <HAL_Motor_Init+0x24>)
 8008bce:	f7fb f82d 	bl	8003c2c <HAL_TIM_PWM_Start>
}
 8008bd2:	bf00      	nop
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20001044 	.word	0x20001044

08008bdc <HAL_Motor_Set>:

void HAL_Motor_Set(HAL_MOTOR_NAME name, HAL_MOTOR_STATE state, int speed)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b082      	sub	sp, #8
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	4603      	mov	r3, r0
 8008be4:	603a      	str	r2, [r7, #0]
 8008be6:	71fb      	strb	r3, [r7, #7]
 8008be8:	460b      	mov	r3, r1
 8008bea:	71bb      	strb	r3, [r7, #6]
    switch(name)
 8008bec:	79fb      	ldrb	r3, [r7, #7]
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d056      	beq.n	8008ca0 <HAL_Motor_Set+0xc4>
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	f000 80a5 	beq.w	8008d42 <HAL_Motor_Set+0x166>
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d000      	beq.n	8008bfe <HAL_Motor_Set+0x22>
            HAL_Motor_Set(HAL_MOTOR_LEFT,state,speed);
            HAL_Motor_Set(HAL_MOTOR_RIGHT,state,speed);
        }
        break;
    }
}
 8008bfc:	e0ae      	b.n	8008d5c <HAL_Motor_Set+0x180>
            if(state==HAL_MOTOR_BRAKE)
 8008bfe:	79bb      	ldrb	r3, [r7, #6]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d11d      	bne.n	8008c40 <HAL_Motor_Set+0x64>
                brake_left_motor();
 8008c04:	f7ff ff38 	bl	8008a78 <brake_left_motor>
                if(speed < 0)
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	da0c      	bge.n	8008c28 <HAL_Motor_Set+0x4c>
                    set_left_motor_speed(constrain(-speed, 0, HAL_MOTOR_AUTORELOADREG));
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	425b      	negs	r3, r3
 8008c12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008c16:	2100      	movs	r1, #0
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f000 ff2d 	bl	8009a78 <constrain>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7ff ffa7 	bl	8008b74 <set_left_motor_speed>
        break;
 8008c26:	e099      	b.n	8008d5c <HAL_Motor_Set+0x180>
                    set_left_motor_speed(constrain(speed, 0, HAL_MOTOR_AUTORELOADREG));
 8008c28:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	2100      	movs	r1, #0
 8008c30:	6838      	ldr	r0, [r7, #0]
 8008c32:	f000 ff21 	bl	8009a78 <constrain>
 8008c36:	4603      	mov	r3, r0
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f7ff ff9b 	bl	8008b74 <set_left_motor_speed>
        break;
 8008c3e:	e08d      	b.n	8008d5c <HAL_Motor_Set+0x180>
                if(speed < 0)
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	da16      	bge.n	8008c74 <HAL_Motor_Set+0x98>
                    cw_left_motor();
 8008c46:	f7ff ff41 	bl	8008acc <cw_left_motor>
                    set_left_motor_speed(constrain(-speed, 0, HAL_MOTOR_AUTORELOADREG*motor_speed_limiter_backward/100));
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	4258      	negs	r0, r3
 8008c4e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008c52:	461a      	mov	r2, r3
 8008c54:	2332      	movs	r3, #50	; 0x32
 8008c56:	fb03 f302 	mul.w	r3, r3, r2
 8008c5a:	4a42      	ldr	r2, [pc, #264]	; (8008d64 <HAL_Motor_Set+0x188>)
 8008c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c60:	095b      	lsrs	r3, r3, #5
 8008c62:	461a      	mov	r2, r3
 8008c64:	2100      	movs	r1, #0
 8008c66:	f000 ff07 	bl	8009a78 <constrain>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7ff ff81 	bl	8008b74 <set_left_motor_speed>
        break;
 8008c72:	e073      	b.n	8008d5c <HAL_Motor_Set+0x180>
                    ccw_left_motor();
 8008c74:	f7ff ff54 	bl	8008b20 <ccw_left_motor>
                    set_left_motor_speed(constrain(speed, 0, HAL_MOTOR_AUTORELOADREG*motor_speed_limiter_forward/100));
 8008c78:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	2364      	movs	r3, #100	; 0x64
 8008c80:	fb03 f302 	mul.w	r3, r3, r2
 8008c84:	4a37      	ldr	r2, [pc, #220]	; (8008d64 <HAL_Motor_Set+0x188>)
 8008c86:	fba2 2303 	umull	r2, r3, r2, r3
 8008c8a:	095b      	lsrs	r3, r3, #5
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	2100      	movs	r1, #0
 8008c90:	6838      	ldr	r0, [r7, #0]
 8008c92:	f000 fef1 	bl	8009a78 <constrain>
 8008c96:	4603      	mov	r3, r0
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7ff ff6b 	bl	8008b74 <set_left_motor_speed>
        break;
 8008c9e:	e05d      	b.n	8008d5c <HAL_Motor_Set+0x180>
            if(state==HAL_MOTOR_BRAKE)
 8008ca0:	79bb      	ldrb	r3, [r7, #6]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d11d      	bne.n	8008ce2 <HAL_Motor_Set+0x106>
                brake_right_motor();
 8008ca6:	f7ff fefd 	bl	8008aa4 <brake_right_motor>
                if(speed < 0)
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	da0c      	bge.n	8008cca <HAL_Motor_Set+0xee>
                	set_right_motor_speed(constrain(-speed, 0, HAL_MOTOR_AUTORELOADREG));
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	425b      	negs	r3, r3
 8008cb4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008cb8:	2100      	movs	r1, #0
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 fedc 	bl	8009a78 <constrain>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7ff ff66 	bl	8008b94 <set_right_motor_speed>
        break;
 8008cc8:	e048      	b.n	8008d5c <HAL_Motor_Set+0x180>
                	set_right_motor_speed(constrain(speed, 0, HAL_MOTOR_AUTORELOADREG));
 8008cca:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008cce:	461a      	mov	r2, r3
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	6838      	ldr	r0, [r7, #0]
 8008cd4:	f000 fed0 	bl	8009a78 <constrain>
 8008cd8:	4603      	mov	r3, r0
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7ff ff5a 	bl	8008b94 <set_right_motor_speed>
        break;
 8008ce0:	e03c      	b.n	8008d5c <HAL_Motor_Set+0x180>
                if(speed < 0)
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	da16      	bge.n	8008d16 <HAL_Motor_Set+0x13a>
                    ccw_right_motor();
 8008ce8:	f7ff ff30 	bl	8008b4c <ccw_right_motor>
                    set_right_motor_speed(constrain(-speed, 0, HAL_MOTOR_AUTORELOADREG*motor_speed_limiter_backward/100));
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	4258      	negs	r0, r3
 8008cf0:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	2332      	movs	r3, #50	; 0x32
 8008cf8:	fb03 f302 	mul.w	r3, r3, r2
 8008cfc:	4a19      	ldr	r2, [pc, #100]	; (8008d64 <HAL_Motor_Set+0x188>)
 8008cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8008d02:	095b      	lsrs	r3, r3, #5
 8008d04:	461a      	mov	r2, r3
 8008d06:	2100      	movs	r1, #0
 8008d08:	f000 feb6 	bl	8009a78 <constrain>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f7ff ff40 	bl	8008b94 <set_right_motor_speed>
        break;
 8008d14:	e022      	b.n	8008d5c <HAL_Motor_Set+0x180>
                    cw_right_motor();
 8008d16:	f7ff feef 	bl	8008af8 <cw_right_motor>
                    set_right_motor_speed(constrain(speed, 0, HAL_MOTOR_AUTORELOADREG*motor_speed_limiter_forward/100));
 8008d1a:	f240 33e7 	movw	r3, #999	; 0x3e7
 8008d1e:	461a      	mov	r2, r3
 8008d20:	2364      	movs	r3, #100	; 0x64
 8008d22:	fb03 f302 	mul.w	r3, r3, r2
 8008d26:	4a0f      	ldr	r2, [pc, #60]	; (8008d64 <HAL_Motor_Set+0x188>)
 8008d28:	fba2 2303 	umull	r2, r3, r2, r3
 8008d2c:	095b      	lsrs	r3, r3, #5
 8008d2e:	461a      	mov	r2, r3
 8008d30:	2100      	movs	r1, #0
 8008d32:	6838      	ldr	r0, [r7, #0]
 8008d34:	f000 fea0 	bl	8009a78 <constrain>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7ff ff2a 	bl	8008b94 <set_right_motor_speed>
        break;
 8008d40:	e00c      	b.n	8008d5c <HAL_Motor_Set+0x180>
            HAL_Motor_Set(HAL_MOTOR_LEFT,state,speed);
 8008d42:	79bb      	ldrb	r3, [r7, #6]
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	4619      	mov	r1, r3
 8008d48:	2000      	movs	r0, #0
 8008d4a:	f7ff ff47 	bl	8008bdc <HAL_Motor_Set>
            HAL_Motor_Set(HAL_MOTOR_RIGHT,state,speed);
 8008d4e:	79bb      	ldrb	r3, [r7, #6]
 8008d50:	683a      	ldr	r2, [r7, #0]
 8008d52:	4619      	mov	r1, r3
 8008d54:	2001      	movs	r0, #1
 8008d56:	f7ff ff41 	bl	8008bdc <HAL_Motor_Set>
        break;
 8008d5a:	bf00      	nop
}
 8008d5c:	bf00      	nop
 8008d5e:	3708      	adds	r7, #8
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}
 8008d64:	51eb851f 	.word	0x51eb851f

08008d68 <HAL_AHRS_Init>:
#define HIGH_G_MAX_AMPLITUDE 0.2f
#define HIGH_M_MAX 0.5f
#define HIGH_M_MIN 0.3f

void HAL_AHRS_Init(AHRS_HandleTypeDef * ahrs, float alpha_ga, float alpha_mh)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b085      	sub	sp, #20
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	ed87 0a02 	vstr	s0, [r7, #8]
 8008d74:	edc7 0a01 	vstr	s1, [r7, #4]
	ahrs->initialized = false;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	701a      	strb	r2, [r3, #0]

	ahrs->alpha_ga = alpha_ga;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	68ba      	ldr	r2, [r7, #8]
 8008d82:	605a      	str	r2, [r3, #4]
	ahrs->alpha_mh = alpha_mh;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	609a      	str	r2, [r3, #8]

	ahrs->gyro_rate_tilt_compensated = (eulers_double){ 0.0f, 0.0f, 0.0f };
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f04f 0200 	mov.w	r2, #0
 8008d90:	60da      	str	r2, [r3, #12]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f04f 0200 	mov.w	r2, #0
 8008d98:	611a      	str	r2, [r3, #16]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f04f 0200 	mov.w	r2, #0
 8008da0:	615a      	str	r2, [r3, #20]
	ahrs->angles_from_acc = (eulers_double){ 0.0f, 0.0f, 0.0f };
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f04f 0200 	mov.w	r2, #0
 8008da8:	619a      	str	r2, [r3, #24]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f04f 0200 	mov.w	r2, #0
 8008db0:	61da      	str	r2, [r3, #28]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f04f 0200 	mov.w	r2, #0
 8008db8:	621a      	str	r2, [r3, #32]
	ahrs->angles_from_gyro = (eulers_double){ 0.0f, 0.0f, 0.0f };
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f04f 0200 	mov.w	r2, #0
 8008dc0:	625a      	str	r2, [r3, #36]	; 0x24
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f04f 0200 	mov.w	r2, #0
 8008dc8:	629a      	str	r2, [r3, #40]	; 0x28
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f04f 0200 	mov.w	r2, #0
 8008dd0:	62da      	str	r2, [r3, #44]	; 0x2c
	ahrs->angles_filtered = (eulers_double){ 0.0f, 0.0f, 0.0f };
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f04f 0200 	mov.w	r2, #0
 8008dd8:	631a      	str	r2, [r3, #48]	; 0x30
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f04f 0200 	mov.w	r2, #0
 8008de0:	635a      	str	r2, [r3, #52]	; 0x34
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f04f 0200 	mov.w	r2, #0
 8008de8:	639a      	str	r2, [r3, #56]	; 0x38

	ahrs->heading = 0.0f;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	f04f 0200 	mov.w	r2, #0
 8008df0:	63da      	str	r2, [r3, #60]	; 0x3c

	ahrs->yaw_from_gyro = 0.0f;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f04f 0200 	mov.w	r2, #0
 8008df8:	641a      	str	r2, [r3, #64]	; 0x40

	ahrs->gravity = 0.0f;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	f04f 0200 	mov.w	r2, #0
 8008e00:	645a      	str	r2, [r3, #68]	; 0x44
	ahrs->high_g = false;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	ahrs->ratio_g = 0.0f;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f04f 0200 	mov.w	r2, #0
 8008e10:	64da      	str	r2, [r3, #76]	; 0x4c

	ahrs->magnetic_field = 0.0f;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f04f 0200 	mov.w	r2, #0
 8008e18:	651a      	str	r2, [r3, #80]	; 0x50
	ahrs->magnetic_dip_angle = 0.0f;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f04f 0200 	mov.w	r2, #0
 8008e20:	655a      	str	r2, [r3, #84]	; 0x54
	ahrs->magnetic_distortion_m = false;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2200      	movs	r2, #0
 8008e26:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8008e2a:	bf00      	nop
 8008e2c:	3714      	adds	r7, #20
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
	...

08008e38 <HAL_AHRS_Process>:

void HAL_AHRS_Process(AHRS_HandleTypeDef * ahrs, float period, float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz)
{
 8008e38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008e3c:	ed2d 8b02 	vpush	{d8}
 8008e40:	b0aa      	sub	sp, #168	; 0xa8
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008e46:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
 8008e4a:	edc7 0a09 	vstr	s1, [r7, #36]	; 0x24
 8008e4e:	ed87 1a08 	vstr	s2, [r7, #32]
 8008e52:	edc7 1a07 	vstr	s3, [r7, #28]
 8008e56:	ed87 2a06 	vstr	s4, [r7, #24]
 8008e5a:	edc7 2a05 	vstr	s5, [r7, #20]
 8008e5e:	ed87 3a04 	vstr	s6, [r7, #16]
 8008e62:	edc7 3a03 	vstr	s7, [r7, #12]
 8008e66:	ed87 4a02 	vstr	s8, [r7, #8]
 8008e6a:	edc7 4a01 	vstr	s9, [r7, #4]
	if(ahrs->initialized)
 8008e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f000 84bc 	beq.w	80097f0 <HAL_AHRS_Process+0x9b8>
	{
		// High-g detection
		ahrs->gravity = sqrt( ax * ax + ay * ay + az * az );
 8008e78:	ed97 7a06 	vldr	s14, [r7, #24]
 8008e7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8008e80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e84:	edd7 6a05 	vldr	s13, [r7, #20]
 8008e88:	edd7 7a05 	vldr	s15, [r7, #20]
 8008e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e94:	edd7 6a04 	vldr	s13, [r7, #16]
 8008e98:	edd7 7a04 	vldr	s15, [r7, #16]
 8008e9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ea0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ea4:	ee17 0a90 	vmov	r0, s15
 8008ea8:	f7f7 fafa 	bl	80004a0 <__aeabi_f2d>
 8008eac:	4603      	mov	r3, r0
 8008eae:	460c      	mov	r4, r1
 8008eb0:	ec44 3b10 	vmov	d0, r3, r4
 8008eb4:	f002 f98c 	bl	800b1d0 <sqrt>
 8008eb8:	ec54 3b10 	vmov	r3, r4, d0
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	f7f7 fe1a 	bl	8000af8 <__aeabi_d2f>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ec8:	645a      	str	r2, [r3, #68]	; 0x44
		ahrs->high_g = ahrs->gravity > HIGH_G_MAX || ahrs->gravity < HIGH_G_MIN;
 8008eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ecc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8008ed0:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8009040 <HAL_AHRS_Process+0x208>
 8008ed4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008edc:	dc09      	bgt.n	8008ef2 <HAL_AHRS_Process+0xba>
 8008ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8008ee4:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8009044 <HAL_AHRS_Process+0x20c>
 8008ee8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ef0:	d501      	bpl.n	8008ef6 <HAL_AHRS_Process+0xbe>
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	e000      	b.n	8008ef8 <HAL_AHRS_Process+0xc0>
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	f003 0301 	and.w	r3, r3, #1
 8008efc:	b2da      	uxtb	r2, r3
 8008efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f00:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		ahrs->ratio_g = fmap(myfabs(ahrs->gravity-HIGH_G_NORM), 0.0f, HIGH_G_MAX_AMPLITUDE, 0.0f, 1.0f);
 8008f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f06:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8008f0a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f12:	eeb0 0a67 	vmov.f32	s0, s15
 8008f16:	f000 fe37 	bl	8009b88 <myfabs>
 8008f1a:	eef0 7a40 	vmov.f32	s15, s0
 8008f1e:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 8008f22:	eddf 1a49 	vldr	s3, [pc, #292]	; 8009048 <HAL_AHRS_Process+0x210>
 8008f26:	ed9f 1a49 	vldr	s2, [pc, #292]	; 800904c <HAL_AHRS_Process+0x214>
 8008f2a:	eddf 0a47 	vldr	s1, [pc, #284]	; 8009048 <HAL_AHRS_Process+0x210>
 8008f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8008f32:	f000 fde3 	bl	8009afc <fmap>
 8008f36:	eef0 7a40 	vmov.f32	s15, s0
 8008f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f3c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

		// Magnetic field distortion
		ahrs->magnetic_field = sqrt( mx * mx + my * my + mz * mz );
 8008f40:	ed97 7a03 	vldr	s14, [r7, #12]
 8008f44:	edd7 7a03 	vldr	s15, [r7, #12]
 8008f48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f4c:	edd7 6a02 	vldr	s13, [r7, #8]
 8008f50:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008f5c:	edd7 6a01 	vldr	s13, [r7, #4]
 8008f60:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f6c:	ee17 0a90 	vmov	r0, s15
 8008f70:	f7f7 fa96 	bl	80004a0 <__aeabi_f2d>
 8008f74:	4603      	mov	r3, r0
 8008f76:	460c      	mov	r4, r1
 8008f78:	ec44 3b10 	vmov	d0, r3, r4
 8008f7c:	f002 f928 	bl	800b1d0 <sqrt>
 8008f80:	ec54 3b10 	vmov	r3, r4, d0
 8008f84:	4618      	mov	r0, r3
 8008f86:	4621      	mov	r1, r4
 8008f88:	f7f7 fdb6 	bl	8000af8 <__aeabi_d2f>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f90:	651a      	str	r2, [r3, #80]	; 0x50
		ahrs->magnetic_dip_angle = AHRSIMU_PI/2 - acos((ax*mx+ay*my+az*mz)/(ahrs->gravity*ahrs->magnetic_field));
 8008f92:	ed97 7a06 	vldr	s14, [r7, #24]
 8008f96:	edd7 7a03 	vldr	s15, [r7, #12]
 8008f9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f9e:	edd7 6a05 	vldr	s13, [r7, #20]
 8008fa2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008fa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008faa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008fae:	edd7 6a04 	vldr	s13, [r7, #16]
 8008fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8008fb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008fba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fc0:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8008fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fc6:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8008fca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008fce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008fd2:	ee16 0a90 	vmov	r0, s13
 8008fd6:	f7f7 fa63 	bl	80004a0 <__aeabi_f2d>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	460c      	mov	r4, r1
 8008fde:	ec44 3b10 	vmov	d0, r3, r4
 8008fe2:	f002 f89d 	bl	800b120 <acos>
 8008fe6:	ec54 3b10 	vmov	r3, r4, d0
 8008fea:	461a      	mov	r2, r3
 8008fec:	4623      	mov	r3, r4
 8008fee:	a112      	add	r1, pc, #72	; (adr r1, 8009038 <HAL_AHRS_Process+0x200>)
 8008ff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ff4:	f7f7 f8f4 	bl	80001e0 <__aeabi_dsub>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	460c      	mov	r4, r1
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	4621      	mov	r1, r4
 8009000:	f7f7 fd7a 	bl	8000af8 <__aeabi_d2f>
 8009004:	4602      	mov	r2, r0
 8009006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009008:	655a      	str	r2, [r3, #84]	; 0x54
		ahrs->magnetic_distortion_m = ahrs->magnetic_field > HIGH_M_MAX || ahrs->magnetic_field < HIGH_G_MIN;
 800900a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800900c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8009010:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009014:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800901c:	dc09      	bgt.n	8009032 <HAL_AHRS_Process+0x1fa>
 800901e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009020:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8009024:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8009044 <HAL_AHRS_Process+0x20c>
 8009028:	eef4 7ac7 	vcmpe.f32	s15, s14
 800902c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009030:	d50e      	bpl.n	8009050 <HAL_AHRS_Process+0x218>
 8009032:	2301      	movs	r3, #1
 8009034:	e00d      	b.n	8009052 <HAL_AHRS_Process+0x21a>
 8009036:	bf00      	nop
 8009038:	60000000 	.word	0x60000000
 800903c:	3ff921fb 	.word	0x3ff921fb
 8009040:	3f99999a 	.word	0x3f99999a
 8009044:	3f4ccccd 	.word	0x3f4ccccd
 8009048:	00000000 	.word	0x00000000
 800904c:	3e4ccccd 	.word	0x3e4ccccd
 8009050:	2300      	movs	r3, #0
 8009052:	f003 0301 	and.w	r3, r3, #1
 8009056:	b2da      	uxtb	r2, r3
 8009058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800905a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		//! ST DT0060 Rev 1

		// Step 1: Compute angle derivatives Phi / Theta / Psi based on current angles
		// Phi / Theta / Psi and on gyroscope data Wx / Wy / Wz

		float cos_phi = cos(ahrs->angles_filtered.roll);
 800905e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009062:	4618      	mov	r0, r3
 8009064:	f7f7 fa1c 	bl	80004a0 <__aeabi_f2d>
 8009068:	4603      	mov	r3, r0
 800906a:	460c      	mov	r4, r1
 800906c:	ec44 3b10 	vmov	d0, r3, r4
 8009070:	f001 ff9a 	bl	800afa8 <cos>
 8009074:	ec54 3b10 	vmov	r3, r4, d0
 8009078:	4618      	mov	r0, r3
 800907a:	4621      	mov	r1, r4
 800907c:	f7f7 fd3c 	bl	8000af8 <__aeabi_d2f>
 8009080:	4603      	mov	r3, r0
 8009082:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		float sin_phi = sin(ahrs->angles_filtered.roll);
 8009086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800908a:	4618      	mov	r0, r3
 800908c:	f7f7 fa08 	bl	80004a0 <__aeabi_f2d>
 8009090:	4603      	mov	r3, r0
 8009092:	460c      	mov	r4, r1
 8009094:	ec44 3b10 	vmov	d0, r3, r4
 8009098:	f001 ffca 	bl	800b030 <sin>
 800909c:	ec54 3b10 	vmov	r3, r4, d0
 80090a0:	4618      	mov	r0, r3
 80090a2:	4621      	mov	r1, r4
 80090a4:	f7f7 fd28 	bl	8000af8 <__aeabi_d2f>
 80090a8:	4603      	mov	r3, r0
 80090aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		float cos_theta = cos(ahrs->angles_filtered.pitch);
 80090ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7f7 f9f4 	bl	80004a0 <__aeabi_f2d>
 80090b8:	4603      	mov	r3, r0
 80090ba:	460c      	mov	r4, r1
 80090bc:	ec44 3b10 	vmov	d0, r3, r4
 80090c0:	f001 ff72 	bl	800afa8 <cos>
 80090c4:	ec54 3b10 	vmov	r3, r4, d0
 80090c8:	4618      	mov	r0, r3
 80090ca:	4621      	mov	r1, r4
 80090cc:	f7f7 fd14 	bl	8000af8 <__aeabi_d2f>
 80090d0:	4603      	mov	r3, r0
 80090d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		float tan_theta = tan(ahrs->angles_filtered.pitch);
 80090d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090da:	4618      	mov	r0, r3
 80090dc:	f7f7 f9e0 	bl	80004a0 <__aeabi_f2d>
 80090e0:	4603      	mov	r3, r0
 80090e2:	460c      	mov	r4, r1
 80090e4:	ec44 3b10 	vmov	d0, r3, r4
 80090e8:	f001 ffea 	bl	800b0c0 <tan>
 80090ec:	ec54 3b10 	vmov	r3, r4, d0
 80090f0:	4618      	mov	r0, r3
 80090f2:	4621      	mov	r1, r4
 80090f4:	f7f7 fd00 	bl	8000af8 <__aeabi_d2f>
 80090f8:	4603      	mov	r3, r0
 80090fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		ahrs->gyro_rate_tilt_compensated.roll = gx + gy * sin_phi * tan_theta + gz * cos_phi * tan_theta;
 80090fe:	ed97 7a08 	vldr	s14, [r7, #32]
 8009102:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8009106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800910a:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800910e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009112:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009116:	ee37 7a27 	vadd.f32	s14, s14, s15
 800911a:	edd7 6a07 	vldr	s13, [r7, #28]
 800911e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8009122:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009126:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800912a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800912e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009134:	edc3 7a04 	vstr	s15, [r3, #16]
		ahrs->gyro_rate_tilt_compensated.pitch = gy * cos_phi - gz * sin_phi;
 8009138:	ed97 7a08 	vldr	s14, [r7, #32]
 800913c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8009140:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009144:	edd7 6a07 	vldr	s13, [r7, #28]
 8009148:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800914c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009150:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009156:	edc3 7a03 	vstr	s15, [r3, #12]
		ahrs->gyro_rate_tilt_compensated.yaw = gy * sin_phi / cos_theta + gz * cos_phi / cos_theta;
 800915a:	ed97 7a08 	vldr	s14, [r7, #32]
 800915e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8009162:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009166:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800916a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800916e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009172:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8009176:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800917a:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 800917e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8009182:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009188:	edc3 7a05 	vstr	s15, [r3, #20]

		// Step 2: Compute updated angles Phi / Theta / Psi based on angles derivatives:
		ahrs->angles_from_gyro.roll = ahrs->angles_filtered.roll + ToRad(ahrs->gyro_rate_tilt_compensated.roll*period);
 800918c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800918e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009190:	4618      	mov	r0, r3
 8009192:	f7f7 f985 	bl	80004a0 <__aeabi_f2d>
 8009196:	4604      	mov	r4, r0
 8009198:	460d      	mov	r5, r1
 800919a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800919c:	ed93 7a04 	vldr	s14, [r3, #16]
 80091a0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80091a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091a8:	ee17 0a90 	vmov	r0, s15
 80091ac:	f7f7 f978 	bl	80004a0 <__aeabi_f2d>
 80091b0:	f20f 43c8 	addw	r3, pc, #1224	; 0x4c8
 80091b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b8:	f7f7 f9c6 	bl	8000548 <__aeabi_dmul>
 80091bc:	4602      	mov	r2, r0
 80091be:	460b      	mov	r3, r1
 80091c0:	4620      	mov	r0, r4
 80091c2:	4629      	mov	r1, r5
 80091c4:	f7f7 f80e 	bl	80001e4 <__adddf3>
 80091c8:	4603      	mov	r3, r0
 80091ca:	460c      	mov	r4, r1
 80091cc:	4618      	mov	r0, r3
 80091ce:	4621      	mov	r1, r4
 80091d0:	f7f7 fc92 	bl	8000af8 <__aeabi_d2f>
 80091d4:	4602      	mov	r2, r0
 80091d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d8:	629a      	str	r2, [r3, #40]	; 0x28
		ahrs->angles_from_gyro.pitch = ahrs->angles_filtered.pitch + ToRad(ahrs->gyro_rate_tilt_compensated.pitch*period);
 80091da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091de:	4618      	mov	r0, r3
 80091e0:	f7f7 f95e 	bl	80004a0 <__aeabi_f2d>
 80091e4:	4604      	mov	r4, r0
 80091e6:	460d      	mov	r5, r1
 80091e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ea:	ed93 7a03 	vldr	s14, [r3, #12]
 80091ee:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80091f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091f6:	ee17 0a90 	vmov	r0, s15
 80091fa:	f7f7 f951 	bl	80004a0 <__aeabi_f2d>
 80091fe:	f20f 437c 	addw	r3, pc, #1148	; 0x47c
 8009202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009206:	f7f7 f99f 	bl	8000548 <__aeabi_dmul>
 800920a:	4602      	mov	r2, r0
 800920c:	460b      	mov	r3, r1
 800920e:	4620      	mov	r0, r4
 8009210:	4629      	mov	r1, r5
 8009212:	f7f6 ffe7 	bl	80001e4 <__adddf3>
 8009216:	4603      	mov	r3, r0
 8009218:	460c      	mov	r4, r1
 800921a:	4618      	mov	r0, r3
 800921c:	4621      	mov	r1, r4
 800921e:	f7f7 fc6b 	bl	8000af8 <__aeabi_d2f>
 8009222:	4602      	mov	r2, r0
 8009224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009226:	625a      	str	r2, [r3, #36]	; 0x24
		ahrs->angles_from_gyro.yaw = ahrs->angles_filtered.yaw + ToRad(ahrs->gyro_rate_tilt_compensated.yaw*period);
 8009228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800922a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800922c:	4618      	mov	r0, r3
 800922e:	f7f7 f937 	bl	80004a0 <__aeabi_f2d>
 8009232:	4604      	mov	r4, r0
 8009234:	460d      	mov	r5, r1
 8009236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009238:	ed93 7a05 	vldr	s14, [r3, #20]
 800923c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009240:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009244:	ee17 0a90 	vmov	r0, s15
 8009248:	f7f7 f92a 	bl	80004a0 <__aeabi_f2d>
 800924c:	f20f 432c 	addw	r3, pc, #1068	; 0x42c
 8009250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009254:	f7f7 f978 	bl	8000548 <__aeabi_dmul>
 8009258:	4602      	mov	r2, r0
 800925a:	460b      	mov	r3, r1
 800925c:	4620      	mov	r0, r4
 800925e:	4629      	mov	r1, r5
 8009260:	f7f6 ffc0 	bl	80001e4 <__adddf3>
 8009264:	4603      	mov	r3, r0
 8009266:	460c      	mov	r4, r1
 8009268:	4618      	mov	r0, r3
 800926a:	4621      	mov	r1, r4
 800926c:	f7f7 fc44 	bl	8000af8 <__aeabi_d2f>
 8009270:	4602      	mov	r2, r0
 8009272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009274:	62da      	str	r2, [r3, #44]	; 0x2c

		// Step 1: computation of Phi (roll angle)

		// Roll: Phi = Atan2( Gy, Gz )

		ahrs->angles_from_acc.roll = fastAtan2(ay,az+ay*0.01);
 8009276:	6938      	ldr	r0, [r7, #16]
 8009278:	f7f7 f912 	bl	80004a0 <__aeabi_f2d>
 800927c:	4604      	mov	r4, r0
 800927e:	460d      	mov	r5, r1
 8009280:	6978      	ldr	r0, [r7, #20]
 8009282:	f7f7 f90d 	bl	80004a0 <__aeabi_f2d>
 8009286:	a3ff      	add	r3, pc, #1020	; (adr r3, 8009684 <HAL_AHRS_Process+0x84c>)
 8009288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928c:	f7f7 f95c 	bl	8000548 <__aeabi_dmul>
 8009290:	4602      	mov	r2, r0
 8009292:	460b      	mov	r3, r1
 8009294:	4620      	mov	r0, r4
 8009296:	4629      	mov	r1, r5
 8009298:	f7f6 ffa4 	bl	80001e4 <__adddf3>
 800929c:	4603      	mov	r3, r0
 800929e:	460c      	mov	r4, r1
 80092a0:	4618      	mov	r0, r3
 80092a2:	4621      	mov	r1, r4
 80092a4:	f7f7 fc28 	bl	8000af8 <__aeabi_d2f>
 80092a8:	4603      	mov	r3, r0
 80092aa:	ee00 3a90 	vmov	s1, r3
 80092ae:	ed97 0a05 	vldr	s0, [r7, #20]
 80092b2:	f000 fc87 	bl	8009bc4 <fastAtan2>
 80092b6:	eef0 7a40 	vmov.f32	s15, s0
 80092ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092bc:	edc3 7a07 	vstr	s15, [r3, #28]

		// use ACC and GYRO according High-G condition (proportional)
		float roll_from_gyro = ahrs->angles_from_gyro.roll;
 80092c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		float roll_from_gyro_and_acc = (1.0f-ahrs->alpha_ga)*ahrs->angles_from_gyro.roll + (ahrs->alpha_ga)*ahrs->angles_from_acc.roll;
 80092c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80092ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80092d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80092d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80092dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e2:	edd3 6a01 	vldr	s13, [r3, #4]
 80092e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e8:	edd3 7a07 	vldr	s15, [r3, #28]
 80092ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092f4:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
		ahrs->angles_filtered.roll =  ahrs->ratio_g*roll_from_gyro + (1.0-ahrs->ratio_g)*roll_from_gyro_and_acc;
 80092f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092fa:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80092fe:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8009302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009306:	ee17 0a90 	vmov	r0, s15
 800930a:	f7f7 f8c9 	bl	80004a0 <__aeabi_f2d>
 800930e:	4604      	mov	r4, r0
 8009310:	460d      	mov	r5, r1
 8009312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009316:	4618      	mov	r0, r3
 8009318:	f7f7 f8c2 	bl	80004a0 <__aeabi_f2d>
 800931c:	4602      	mov	r2, r0
 800931e:	460b      	mov	r3, r1
 8009320:	f04f 0000 	mov.w	r0, #0
 8009324:	49d4      	ldr	r1, [pc, #848]	; (8009678 <HAL_AHRS_Process+0x840>)
 8009326:	f7f6 ff5b 	bl	80001e0 <__aeabi_dsub>
 800932a:	4602      	mov	r2, r0
 800932c:	460b      	mov	r3, r1
 800932e:	4690      	mov	r8, r2
 8009330:	4699      	mov	r9, r3
 8009332:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8009336:	f7f7 f8b3 	bl	80004a0 <__aeabi_f2d>
 800933a:	4602      	mov	r2, r0
 800933c:	460b      	mov	r3, r1
 800933e:	4640      	mov	r0, r8
 8009340:	4649      	mov	r1, r9
 8009342:	f7f7 f901 	bl	8000548 <__aeabi_dmul>
 8009346:	4602      	mov	r2, r0
 8009348:	460b      	mov	r3, r1
 800934a:	4620      	mov	r0, r4
 800934c:	4629      	mov	r1, r5
 800934e:	f7f6 ff49 	bl	80001e4 <__adddf3>
 8009352:	4603      	mov	r3, r0
 8009354:	460c      	mov	r4, r1
 8009356:	4618      	mov	r0, r3
 8009358:	4621      	mov	r1, r4
 800935a:	f7f7 fbcd 	bl	8000af8 <__aeabi_d2f>
 800935e:	4602      	mov	r2, r0
 8009360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009362:	635a      	str	r2, [r3, #52]	; 0x34

		float phi = ahrs->angles_filtered.roll;
 8009364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009368:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

		// Step 2: computation of Theta (pitch angle)

		// Gz2 = Gy * Sin( Phi ) + Gz * Cos( Phi )

		float az2 = ay * sin(phi) + az * cos(phi);
 800936c:	6978      	ldr	r0, [r7, #20]
 800936e:	f7f7 f897 	bl	80004a0 <__aeabi_f2d>
 8009372:	4604      	mov	r4, r0
 8009374:	460d      	mov	r5, r1
 8009376:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800937a:	f7f7 f891 	bl	80004a0 <__aeabi_f2d>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	ec43 2b10 	vmov	d0, r2, r3
 8009386:	f001 fe53 	bl	800b030 <sin>
 800938a:	ec53 2b10 	vmov	r2, r3, d0
 800938e:	4620      	mov	r0, r4
 8009390:	4629      	mov	r1, r5
 8009392:	f7f7 f8d9 	bl	8000548 <__aeabi_dmul>
 8009396:	4603      	mov	r3, r0
 8009398:	460c      	mov	r4, r1
 800939a:	4625      	mov	r5, r4
 800939c:	461c      	mov	r4, r3
 800939e:	6938      	ldr	r0, [r7, #16]
 80093a0:	f7f7 f87e 	bl	80004a0 <__aeabi_f2d>
 80093a4:	4680      	mov	r8, r0
 80093a6:	4689      	mov	r9, r1
 80093a8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80093ac:	f7f7 f878 	bl	80004a0 <__aeabi_f2d>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	ec43 2b10 	vmov	d0, r2, r3
 80093b8:	f001 fdf6 	bl	800afa8 <cos>
 80093bc:	ec53 2b10 	vmov	r2, r3, d0
 80093c0:	4640      	mov	r0, r8
 80093c2:	4649      	mov	r1, r9
 80093c4:	f7f7 f8c0 	bl	8000548 <__aeabi_dmul>
 80093c8:	4602      	mov	r2, r0
 80093ca:	460b      	mov	r3, r1
 80093cc:	4620      	mov	r0, r4
 80093ce:	4629      	mov	r1, r5
 80093d0:	f7f6 ff08 	bl	80001e4 <__adddf3>
 80093d4:	4603      	mov	r3, r0
 80093d6:	460c      	mov	r4, r1
 80093d8:	4618      	mov	r0, r3
 80093da:	4621      	mov	r1, r4
 80093dc:	f7f7 fb8c 	bl	8000af8 <__aeabi_d2f>
 80093e0:	4603      	mov	r3, r0
 80093e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

		// Pitch: Theta = Atan( -Gx / Gz2)

		ahrs->angles_from_acc.pitch = fastAtan2(-ax,az2);
 80093e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80093ea:	eef1 7a67 	vneg.f32	s15, s15
 80093ee:	edd7 0a22 	vldr	s1, [r7, #136]	; 0x88
 80093f2:	eeb0 0a67 	vmov.f32	s0, s15
 80093f6:	f000 fbe5 	bl	8009bc4 <fastAtan2>
 80093fa:	eef0 7a40 	vmov.f32	s15, s0
 80093fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009400:	edc3 7a06 	vstr	s15, [r3, #24]

		// use ACC and GYRO according High-G condition (proportional)
		float pitch_from_gyro = ahrs->angles_from_gyro.pitch;
 8009404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009408:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		float pitch_from_gyro_and_acc = (1.0f-ahrs->alpha_ga)*ahrs->angles_from_gyro.pitch + (ahrs->alpha_ga)*ahrs->angles_from_acc.pitch;
 800940c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800940e:	edd3 7a01 	vldr	s15, [r3, #4]
 8009412:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009416:	ee37 7a67 	vsub.f32	s14, s14, s15
 800941a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800941c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8009420:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009426:	edd3 6a01 	vldr	s13, [r3, #4]
 800942a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800942c:	edd3 7a06 	vldr	s15, [r3, #24]
 8009430:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009434:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009438:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
		ahrs->angles_filtered.pitch =  ahrs->ratio_g*pitch_from_gyro + (1.0-ahrs->ratio_g)*pitch_from_gyro_and_acc;
 800943c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800943e:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8009442:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800944a:	ee17 0a90 	vmov	r0, s15
 800944e:	f7f7 f827 	bl	80004a0 <__aeabi_f2d>
 8009452:	4604      	mov	r4, r0
 8009454:	460d      	mov	r5, r1
 8009456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800945a:	4618      	mov	r0, r3
 800945c:	f7f7 f820 	bl	80004a0 <__aeabi_f2d>
 8009460:	4602      	mov	r2, r0
 8009462:	460b      	mov	r3, r1
 8009464:	f04f 0000 	mov.w	r0, #0
 8009468:	4983      	ldr	r1, [pc, #524]	; (8009678 <HAL_AHRS_Process+0x840>)
 800946a:	f7f6 feb9 	bl	80001e0 <__aeabi_dsub>
 800946e:	4602      	mov	r2, r0
 8009470:	460b      	mov	r3, r1
 8009472:	4690      	mov	r8, r2
 8009474:	4699      	mov	r9, r3
 8009476:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800947a:	f7f7 f811 	bl	80004a0 <__aeabi_f2d>
 800947e:	4602      	mov	r2, r0
 8009480:	460b      	mov	r3, r1
 8009482:	4640      	mov	r0, r8
 8009484:	4649      	mov	r1, r9
 8009486:	f7f7 f85f 	bl	8000548 <__aeabi_dmul>
 800948a:	4602      	mov	r2, r0
 800948c:	460b      	mov	r3, r1
 800948e:	4620      	mov	r0, r4
 8009490:	4629      	mov	r1, r5
 8009492:	f7f6 fea7 	bl	80001e4 <__adddf3>
 8009496:	4603      	mov	r3, r0
 8009498:	460c      	mov	r4, r1
 800949a:	4618      	mov	r0, r3
 800949c:	4621      	mov	r1, r4
 800949e:	f7f7 fb2b 	bl	8000af8 <__aeabi_d2f>
 80094a2:	4602      	mov	r2, r0
 80094a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094a6:	631a      	str	r2, [r3, #48]	; 0x30

		// Note: if Theta = +/-90 deg, then Gy and Gz are near-zero and Gz2 is also nearzero;
		// division by zero should not be performed, Theta = -90 deg if Gx>0, and Theta= +90 deg if Gx<0;
		// Gx cannot be zero

		float theta = ahrs->angles_filtered.pitch;
 80094a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ac:	67fb      	str	r3, [r7, #124]	; 0x7c

		// Step 3: computation of Psi (yaw angle)

		// By2 = Bz * Sin( Phi )  By * Cos( Phi )

		float my2 = mz * sin(phi) - my * cos(phi);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f7f6 fff6 	bl	80004a0 <__aeabi_f2d>
 80094b4:	4604      	mov	r4, r0
 80094b6:	460d      	mov	r5, r1
 80094b8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80094bc:	f7f6 fff0 	bl	80004a0 <__aeabi_f2d>
 80094c0:	4602      	mov	r2, r0
 80094c2:	460b      	mov	r3, r1
 80094c4:	ec43 2b10 	vmov	d0, r2, r3
 80094c8:	f001 fdb2 	bl	800b030 <sin>
 80094cc:	ec53 2b10 	vmov	r2, r3, d0
 80094d0:	4620      	mov	r0, r4
 80094d2:	4629      	mov	r1, r5
 80094d4:	f7f7 f838 	bl	8000548 <__aeabi_dmul>
 80094d8:	4603      	mov	r3, r0
 80094da:	460c      	mov	r4, r1
 80094dc:	4625      	mov	r5, r4
 80094de:	461c      	mov	r4, r3
 80094e0:	68b8      	ldr	r0, [r7, #8]
 80094e2:	f7f6 ffdd 	bl	80004a0 <__aeabi_f2d>
 80094e6:	4680      	mov	r8, r0
 80094e8:	4689      	mov	r9, r1
 80094ea:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80094ee:	f7f6 ffd7 	bl	80004a0 <__aeabi_f2d>
 80094f2:	4602      	mov	r2, r0
 80094f4:	460b      	mov	r3, r1
 80094f6:	ec43 2b10 	vmov	d0, r2, r3
 80094fa:	f001 fd55 	bl	800afa8 <cos>
 80094fe:	ec53 2b10 	vmov	r2, r3, d0
 8009502:	4640      	mov	r0, r8
 8009504:	4649      	mov	r1, r9
 8009506:	f7f7 f81f 	bl	8000548 <__aeabi_dmul>
 800950a:	4602      	mov	r2, r0
 800950c:	460b      	mov	r3, r1
 800950e:	4620      	mov	r0, r4
 8009510:	4629      	mov	r1, r5
 8009512:	f7f6 fe65 	bl	80001e0 <__aeabi_dsub>
 8009516:	4603      	mov	r3, r0
 8009518:	460c      	mov	r4, r1
 800951a:	4618      	mov	r0, r3
 800951c:	4621      	mov	r1, r4
 800951e:	f7f7 faeb 	bl	8000af8 <__aeabi_d2f>
 8009522:	4603      	mov	r3, r0
 8009524:	67bb      	str	r3, [r7, #120]	; 0x78

		// Bz2 = By * Sin( Phi ) + Bz * Cos( Phi )

		float mz2 = my * sin(phi) + mz * cos(phi);
 8009526:	68b8      	ldr	r0, [r7, #8]
 8009528:	f7f6 ffba 	bl	80004a0 <__aeabi_f2d>
 800952c:	4604      	mov	r4, r0
 800952e:	460d      	mov	r5, r1
 8009530:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8009534:	f7f6 ffb4 	bl	80004a0 <__aeabi_f2d>
 8009538:	4602      	mov	r2, r0
 800953a:	460b      	mov	r3, r1
 800953c:	ec43 2b10 	vmov	d0, r2, r3
 8009540:	f001 fd76 	bl	800b030 <sin>
 8009544:	ec53 2b10 	vmov	r2, r3, d0
 8009548:	4620      	mov	r0, r4
 800954a:	4629      	mov	r1, r5
 800954c:	f7f6 fffc 	bl	8000548 <__aeabi_dmul>
 8009550:	4603      	mov	r3, r0
 8009552:	460c      	mov	r4, r1
 8009554:	4625      	mov	r5, r4
 8009556:	461c      	mov	r4, r3
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f7f6 ffa1 	bl	80004a0 <__aeabi_f2d>
 800955e:	4680      	mov	r8, r0
 8009560:	4689      	mov	r9, r1
 8009562:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8009566:	f7f6 ff9b 	bl	80004a0 <__aeabi_f2d>
 800956a:	4602      	mov	r2, r0
 800956c:	460b      	mov	r3, r1
 800956e:	ec43 2b10 	vmov	d0, r2, r3
 8009572:	f001 fd19 	bl	800afa8 <cos>
 8009576:	ec53 2b10 	vmov	r2, r3, d0
 800957a:	4640      	mov	r0, r8
 800957c:	4649      	mov	r1, r9
 800957e:	f7f6 ffe3 	bl	8000548 <__aeabi_dmul>
 8009582:	4602      	mov	r2, r0
 8009584:	460b      	mov	r3, r1
 8009586:	4620      	mov	r0, r4
 8009588:	4629      	mov	r1, r5
 800958a:	f7f6 fe2b 	bl	80001e4 <__adddf3>
 800958e:	4603      	mov	r3, r0
 8009590:	460c      	mov	r4, r1
 8009592:	4618      	mov	r0, r3
 8009594:	4621      	mov	r1, r4
 8009596:	f7f7 faaf 	bl	8000af8 <__aeabi_d2f>
 800959a:	4603      	mov	r3, r0
 800959c:	677b      	str	r3, [r7, #116]	; 0x74

		// Bx3 = Bx * Cos( Theta ) + Bz2 * Sin( Theta )

		float mx3 = mx * cos(theta) + mz2 * sin(theta);
 800959e:	68f8      	ldr	r0, [r7, #12]
 80095a0:	f7f6 ff7e 	bl	80004a0 <__aeabi_f2d>
 80095a4:	4604      	mov	r4, r0
 80095a6:	460d      	mov	r5, r1
 80095a8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80095aa:	f7f6 ff79 	bl	80004a0 <__aeabi_f2d>
 80095ae:	4602      	mov	r2, r0
 80095b0:	460b      	mov	r3, r1
 80095b2:	ec43 2b10 	vmov	d0, r2, r3
 80095b6:	f001 fcf7 	bl	800afa8 <cos>
 80095ba:	ec53 2b10 	vmov	r2, r3, d0
 80095be:	4620      	mov	r0, r4
 80095c0:	4629      	mov	r1, r5
 80095c2:	f7f6 ffc1 	bl	8000548 <__aeabi_dmul>
 80095c6:	4603      	mov	r3, r0
 80095c8:	460c      	mov	r4, r1
 80095ca:	4625      	mov	r5, r4
 80095cc:	461c      	mov	r4, r3
 80095ce:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80095d0:	f7f6 ff66 	bl	80004a0 <__aeabi_f2d>
 80095d4:	4680      	mov	r8, r0
 80095d6:	4689      	mov	r9, r1
 80095d8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80095da:	f7f6 ff61 	bl	80004a0 <__aeabi_f2d>
 80095de:	4602      	mov	r2, r0
 80095e0:	460b      	mov	r3, r1
 80095e2:	ec43 2b10 	vmov	d0, r2, r3
 80095e6:	f001 fd23 	bl	800b030 <sin>
 80095ea:	ec53 2b10 	vmov	r2, r3, d0
 80095ee:	4640      	mov	r0, r8
 80095f0:	4649      	mov	r1, r9
 80095f2:	f7f6 ffa9 	bl	8000548 <__aeabi_dmul>
 80095f6:	4602      	mov	r2, r0
 80095f8:	460b      	mov	r3, r1
 80095fa:	4620      	mov	r0, r4
 80095fc:	4629      	mov	r1, r5
 80095fe:	f7f6 fdf1 	bl	80001e4 <__adddf3>
 8009602:	4603      	mov	r3, r0
 8009604:	460c      	mov	r4, r1
 8009606:	4618      	mov	r0, r3
 8009608:	4621      	mov	r1, r4
 800960a:	f7f7 fa75 	bl	8000af8 <__aeabi_d2f>
 800960e:	4603      	mov	r3, r0
 8009610:	673b      	str	r3, [r7, #112]	; 0x70

		// Yaw: Psi = Atan2( By2 , Bx3)

		float heading = fastAtan2(my2,mx3);
 8009612:	edd7 0a1c 	vldr	s1, [r7, #112]	; 0x70
 8009616:	ed97 0a1e 	vldr	s0, [r7, #120]	; 0x78
 800961a:	f000 fad3 	bl	8009bc4 <fastAtan2>
 800961e:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c

		// TODO : use magnetic distortion to invalidate MAG heading for yaw
		// TODO : change using proportion of both meas*ures between gyro yaw and heading

		// complementary filter between tilt compensated magnetometer heading and gyro
		if(heading < ahrs->angles_filtered.yaw - AHRSIMU_PI*1.5f)
 8009622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009624:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8009628:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800968c <HAL_AHRS_Process+0x854>
 800962c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8009630:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009634:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800963c:	dd34      	ble.n	80096a8 <HAL_AHRS_Process+0x870>
		{
			ahrs->angles_filtered.yaw = (1.0f-ahrs->alpha_mh)*ahrs->angles_from_gyro.yaw + (ahrs->alpha_mh)*(heading+AHRSIMU_PI*2.0f);
 800963e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009640:	edd3 7a02 	vldr	s15, [r3, #8]
 8009644:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009648:	ee37 7a67 	vsub.f32	s14, s14, s15
 800964c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800964e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8009652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009658:	edd3 6a02 	vldr	s13, [r3, #8]
 800965c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009660:	ed9f 6a0d 	vldr	s12, [pc, #52]	; 8009698 <HAL_AHRS_Process+0x860>
 8009664:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009668:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800966c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009672:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
 8009676:	e05a      	b.n	800972e <HAL_AHRS_Process+0x8f6>
 8009678:	3ff00000 	.word	0x3ff00000
 800967c:	a252dd11 	.word	0xa252dd11
 8009680:	3f91df46 	.word	0x3f91df46
 8009684:	47ae147b 	.word	0x47ae147b
 8009688:	3f847ae1 	.word	0x3f847ae1
 800968c:	4096cbe4 	.word	0x4096cbe4
 8009690:	40490fdb 	.word	0x40490fdb
 8009694:	c0490fdb 	.word	0xc0490fdb
 8009698:	40c90fdb 	.word	0x40c90fdb
 800969c:	43340000 	.word	0x43340000
 80096a0:	c3340000 	.word	0xc3340000
 80096a4:	43b40000 	.word	0x43b40000
		}
		else if (heading > ahrs->angles_filtered.yaw + AHRSIMU_PI*1.5f)
 80096a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096aa:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80096ae:	ed1f 7a09 	vldr	s14, [pc, #-36]	; 800968c <HAL_AHRS_Process+0x854>
 80096b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80096b6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80096ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096c2:	d51c      	bpl.n	80096fe <HAL_AHRS_Process+0x8c6>
		{
			ahrs->angles_filtered.yaw = (1.0f-ahrs->alpha_mh)*ahrs->angles_from_gyro.yaw + (ahrs->alpha_mh)*(heading-AHRSIMU_PI*2.0f);
 80096c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80096ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80096ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80096d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096d4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80096d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096de:	edd3 6a02 	vldr	s13, [r3, #8]
 80096e2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80096e6:	ed1f 6a14 	vldr	s12, [pc, #-80]	; 8009698 <HAL_AHRS_Process+0x860>
 80096ea:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80096ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096f8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
 80096fc:	e017      	b.n	800972e <HAL_AHRS_Process+0x8f6>
		}
		else
			ahrs->angles_filtered.yaw = (1.0f-ahrs->alpha_mh)*ahrs->angles_from_gyro.yaw + (ahrs->alpha_mh)*heading;
 80096fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009700:	edd3 7a02 	vldr	s15, [r3, #8]
 8009704:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009708:	ee37 7a67 	vsub.f32	s14, s14, s15
 800970c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800970e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8009712:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009718:	edd3 6a02 	vldr	s13, [r3, #8]
 800971c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009720:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800972a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

		if(ahrs->angles_filtered.yaw>AHRSIMU_PI)
 800972e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009730:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8009734:	ed1f 7a2a 	vldr	s14, [pc, #-168]	; 8009690 <HAL_AHRS_Process+0x858>
 8009738:	eef4 7ac7 	vcmpe.f32	s15, s14
 800973c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009740:	dd09      	ble.n	8009756 <HAL_AHRS_Process+0x91e>
			ahrs->angles_filtered.yaw -= AHRSIMU_PI*2.0f;
 8009742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009744:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8009748:	ed1f 7a2d 	vldr	s14, [pc, #-180]	; 8009698 <HAL_AHRS_Process+0x860>
 800974c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009752:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		if(ahrs->angles_filtered.yaw<-AHRSIMU_PI)
 8009756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009758:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800975c:	ed1f 7a33 	vldr	s14, [pc, #-204]	; 8009694 <HAL_AHRS_Process+0x85c>
 8009760:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009768:	d509      	bpl.n	800977e <HAL_AHRS_Process+0x946>
			ahrs->angles_filtered.yaw += AHRSIMU_PI*2.0f;
 800976a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800976c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8009770:	ed1f 7a37 	vldr	s14, [pc, #-220]	; 8009698 <HAL_AHRS_Process+0x860>
 8009774:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800977a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		// field value, which happens when there are no magnetic anomalies and hard/soft
		// iron effects are compensated: Bx2 + By2	+ Bz2 = B.
		// Gyroscope data can be used to update the e-compass output when the
		// magnetometer data cannot be used.

		ahrs->yaw_from_gyro += (ahrs->gyro_rate_tilt_compensated.yaw*period);
 800977e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009780:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8009784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009786:	edd3 6a05 	vldr	s13, [r3, #20]
 800978a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800978e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009798:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

		if(ahrs->yaw_from_gyro>180.0f)
 800979c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800979e:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80097a2:	ed1f 7a42 	vldr	s14, [pc, #-264]	; 800969c <HAL_AHRS_Process+0x864>
 80097a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ae:	dd09      	ble.n	80097c4 <HAL_AHRS_Process+0x98c>
			ahrs->yaw_from_gyro -= 360.0f;
 80097b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097b2:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80097b6:	ed1f 7a45 	vldr	s14, [pc, #-276]	; 80096a4 <HAL_AHRS_Process+0x86c>
 80097ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80097be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097c0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		if(ahrs->yaw_from_gyro<-180.0f)
 80097c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097c6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80097ca:	ed1f 7a4b 	vldr	s14, [pc, #-300]	; 80096a0 <HAL_AHRS_Process+0x868>
 80097ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d6:	d400      	bmi.n	80097da <HAL_AHRS_Process+0x9a2>

		ahrs->yaw_from_gyro = ToDeg(ahrs->angles_filtered.yaw);

		ahrs->initialized = true;
	}
}
 80097d8:	e13e      	b.n	8009a58 <HAL_AHRS_Process+0xc20>
			ahrs->yaw_from_gyro += 360.0f;
 80097da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097dc:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80097e0:	ed1f 7a50 	vldr	s14, [pc, #-320]	; 80096a4 <HAL_AHRS_Process+0x86c>
 80097e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80097e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097ea:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
}
 80097ee:	e133      	b.n	8009a58 <HAL_AHRS_Process+0xc20>
		ahrs->angles_from_acc.roll = fastAtan2(ay,az+ay*0.01);
 80097f0:	6938      	ldr	r0, [r7, #16]
 80097f2:	f7f6 fe55 	bl	80004a0 <__aeabi_f2d>
 80097f6:	4604      	mov	r4, r0
 80097f8:	460d      	mov	r5, r1
 80097fa:	6978      	ldr	r0, [r7, #20]
 80097fc:	f7f6 fe50 	bl	80004a0 <__aeabi_f2d>
 8009800:	a399      	add	r3, pc, #612	; (adr r3, 8009a68 <HAL_AHRS_Process+0xc30>)
 8009802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009806:	f7f6 fe9f 	bl	8000548 <__aeabi_dmul>
 800980a:	4602      	mov	r2, r0
 800980c:	460b      	mov	r3, r1
 800980e:	4620      	mov	r0, r4
 8009810:	4629      	mov	r1, r5
 8009812:	f7f6 fce7 	bl	80001e4 <__adddf3>
 8009816:	4603      	mov	r3, r0
 8009818:	460c      	mov	r4, r1
 800981a:	4618      	mov	r0, r3
 800981c:	4621      	mov	r1, r4
 800981e:	f7f7 f96b 	bl	8000af8 <__aeabi_d2f>
 8009822:	4603      	mov	r3, r0
 8009824:	ee00 3a90 	vmov	s1, r3
 8009828:	ed97 0a05 	vldr	s0, [r7, #20]
 800982c:	f000 f9ca 	bl	8009bc4 <fastAtan2>
 8009830:	eef0 7a40 	vmov.f32	s15, s0
 8009834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009836:	edc3 7a07 	vstr	s15, [r3, #28]
		ahrs->angles_filtered.roll = ahrs->angles_from_acc.roll;
 800983a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800983c:	69da      	ldr	r2, [r3, #28]
 800983e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009840:	635a      	str	r2, [r3, #52]	; 0x34
		double phi = ahrs->angles_filtered.roll;
 8009842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009846:	4618      	mov	r0, r3
 8009848:	f7f6 fe2a 	bl	80004a0 <__aeabi_f2d>
 800984c:	4603      	mov	r3, r0
 800984e:	460c      	mov	r4, r1
 8009850:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		double az2 = ay * sin(phi) + az * cos(phi);
 8009854:	6978      	ldr	r0, [r7, #20]
 8009856:	f7f6 fe23 	bl	80004a0 <__aeabi_f2d>
 800985a:	4604      	mov	r4, r0
 800985c:	460d      	mov	r5, r1
 800985e:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8009862:	f001 fbe5 	bl	800b030 <sin>
 8009866:	ec53 2b10 	vmov	r2, r3, d0
 800986a:	4620      	mov	r0, r4
 800986c:	4629      	mov	r1, r5
 800986e:	f7f6 fe6b 	bl	8000548 <__aeabi_dmul>
 8009872:	4603      	mov	r3, r0
 8009874:	460c      	mov	r4, r1
 8009876:	4625      	mov	r5, r4
 8009878:	461c      	mov	r4, r3
 800987a:	6938      	ldr	r0, [r7, #16]
 800987c:	f7f6 fe10 	bl	80004a0 <__aeabi_f2d>
 8009880:	4680      	mov	r8, r0
 8009882:	4689      	mov	r9, r1
 8009884:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8009888:	f001 fb8e 	bl	800afa8 <cos>
 800988c:	ec53 2b10 	vmov	r2, r3, d0
 8009890:	4640      	mov	r0, r8
 8009892:	4649      	mov	r1, r9
 8009894:	f7f6 fe58 	bl	8000548 <__aeabi_dmul>
 8009898:	4602      	mov	r2, r0
 800989a:	460b      	mov	r3, r1
 800989c:	4620      	mov	r0, r4
 800989e:	4629      	mov	r1, r5
 80098a0:	f7f6 fca0 	bl	80001e4 <__adddf3>
 80098a4:	4603      	mov	r3, r0
 80098a6:	460c      	mov	r4, r1
 80098a8:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		ahrs->angles_from_acc.pitch = fastAtan2(-ax,az2);
 80098ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80098b0:	eeb1 8a67 	vneg.f32	s16, s15
 80098b4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80098b8:	f7f7 f91e 	bl	8000af8 <__aeabi_d2f>
 80098bc:	4603      	mov	r3, r0
 80098be:	ee00 3a90 	vmov	s1, r3
 80098c2:	eeb0 0a48 	vmov.f32	s0, s16
 80098c6:	f000 f97d 	bl	8009bc4 <fastAtan2>
 80098ca:	eef0 7a40 	vmov.f32	s15, s0
 80098ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098d0:	edc3 7a06 	vstr	s15, [r3, #24]
		ahrs->angles_filtered.pitch = ahrs->angles_from_acc.pitch;
 80098d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098d6:	699a      	ldr	r2, [r3, #24]
 80098d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098da:	631a      	str	r2, [r3, #48]	; 0x30
		double theta = ahrs->angles_filtered.pitch;
 80098dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098e0:	4618      	mov	r0, r3
 80098e2:	f7f6 fddd 	bl	80004a0 <__aeabi_f2d>
 80098e6:	4603      	mov	r3, r0
 80098e8:	460c      	mov	r4, r1
 80098ea:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		double my2 = mz * sin(phi) - my * cos(phi);
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f7f6 fdd6 	bl	80004a0 <__aeabi_f2d>
 80098f4:	4604      	mov	r4, r0
 80098f6:	460d      	mov	r5, r1
 80098f8:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80098fc:	f001 fb98 	bl	800b030 <sin>
 8009900:	ec53 2b10 	vmov	r2, r3, d0
 8009904:	4620      	mov	r0, r4
 8009906:	4629      	mov	r1, r5
 8009908:	f7f6 fe1e 	bl	8000548 <__aeabi_dmul>
 800990c:	4603      	mov	r3, r0
 800990e:	460c      	mov	r4, r1
 8009910:	4625      	mov	r5, r4
 8009912:	461c      	mov	r4, r3
 8009914:	68b8      	ldr	r0, [r7, #8]
 8009916:	f7f6 fdc3 	bl	80004a0 <__aeabi_f2d>
 800991a:	4680      	mov	r8, r0
 800991c:	4689      	mov	r9, r1
 800991e:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8009922:	f001 fb41 	bl	800afa8 <cos>
 8009926:	ec53 2b10 	vmov	r2, r3, d0
 800992a:	4640      	mov	r0, r8
 800992c:	4649      	mov	r1, r9
 800992e:	f7f6 fe0b 	bl	8000548 <__aeabi_dmul>
 8009932:	4602      	mov	r2, r0
 8009934:	460b      	mov	r3, r1
 8009936:	4620      	mov	r0, r4
 8009938:	4629      	mov	r1, r5
 800993a:	f7f6 fc51 	bl	80001e0 <__aeabi_dsub>
 800993e:	4603      	mov	r3, r0
 8009940:	460c      	mov	r4, r1
 8009942:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		double mz2 = my * sin(phi) + mz * cos(phi);
 8009946:	68b8      	ldr	r0, [r7, #8]
 8009948:	f7f6 fdaa 	bl	80004a0 <__aeabi_f2d>
 800994c:	4604      	mov	r4, r0
 800994e:	460d      	mov	r5, r1
 8009950:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8009954:	f001 fb6c 	bl	800b030 <sin>
 8009958:	ec53 2b10 	vmov	r2, r3, d0
 800995c:	4620      	mov	r0, r4
 800995e:	4629      	mov	r1, r5
 8009960:	f7f6 fdf2 	bl	8000548 <__aeabi_dmul>
 8009964:	4603      	mov	r3, r0
 8009966:	460c      	mov	r4, r1
 8009968:	4625      	mov	r5, r4
 800996a:	461c      	mov	r4, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f7f6 fd97 	bl	80004a0 <__aeabi_f2d>
 8009972:	4680      	mov	r8, r0
 8009974:	4689      	mov	r9, r1
 8009976:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 800997a:	f001 fb15 	bl	800afa8 <cos>
 800997e:	ec53 2b10 	vmov	r2, r3, d0
 8009982:	4640      	mov	r0, r8
 8009984:	4649      	mov	r1, r9
 8009986:	f7f6 fddf 	bl	8000548 <__aeabi_dmul>
 800998a:	4602      	mov	r2, r0
 800998c:	460b      	mov	r3, r1
 800998e:	4620      	mov	r0, r4
 8009990:	4629      	mov	r1, r5
 8009992:	f7f6 fc27 	bl	80001e4 <__adddf3>
 8009996:	4603      	mov	r3, r0
 8009998:	460c      	mov	r4, r1
 800999a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		double mx3 = mx * cos(theta) + mz2 * sin(theta);
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f7f6 fd7e 	bl	80004a0 <__aeabi_f2d>
 80099a4:	4604      	mov	r4, r0
 80099a6:	460d      	mov	r5, r1
 80099a8:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 80099ac:	f001 fafc 	bl	800afa8 <cos>
 80099b0:	ec53 2b10 	vmov	r2, r3, d0
 80099b4:	4620      	mov	r0, r4
 80099b6:	4629      	mov	r1, r5
 80099b8:	f7f6 fdc6 	bl	8000548 <__aeabi_dmul>
 80099bc:	4603      	mov	r3, r0
 80099be:	460c      	mov	r4, r1
 80099c0:	4625      	mov	r5, r4
 80099c2:	461c      	mov	r4, r3
 80099c4:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 80099c8:	f001 fb32 	bl	800b030 <sin>
 80099cc:	ec51 0b10 	vmov	r0, r1, d0
 80099d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80099d4:	f7f6 fdb8 	bl	8000548 <__aeabi_dmul>
 80099d8:	4602      	mov	r2, r0
 80099da:	460b      	mov	r3, r1
 80099dc:	4620      	mov	r0, r4
 80099de:	4629      	mov	r1, r5
 80099e0:	f7f6 fc00 	bl	80001e4 <__adddf3>
 80099e4:	4603      	mov	r3, r0
 80099e6:	460c      	mov	r4, r1
 80099e8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		double heading = fastAtan2(my2,mx3);
 80099ec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80099f0:	f7f7 f882 	bl	8000af8 <__aeabi_d2f>
 80099f4:	4604      	mov	r4, r0
 80099f6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80099fa:	f7f7 f87d 	bl	8000af8 <__aeabi_d2f>
 80099fe:	4603      	mov	r3, r0
 8009a00:	ee00 3a90 	vmov	s1, r3
 8009a04:	ee00 4a10 	vmov	s0, r4
 8009a08:	f000 f8dc 	bl	8009bc4 <fastAtan2>
 8009a0c:	ee10 3a10 	vmov	r3, s0
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7f6 fd45 	bl	80004a0 <__aeabi_f2d>
 8009a16:	4603      	mov	r3, r0
 8009a18:	460c      	mov	r4, r1
 8009a1a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		ahrs->angles_filtered.yaw = heading;
 8009a1e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009a22:	f7f7 f869 	bl	8000af8 <__aeabi_d2f>
 8009a26:	4602      	mov	r2, r0
 8009a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a2a:	639a      	str	r2, [r3, #56]	; 0x38
		ahrs->yaw_from_gyro = ToDeg(ahrs->angles_filtered.yaw);
 8009a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a30:	4618      	mov	r0, r3
 8009a32:	f7f6 fd35 	bl	80004a0 <__aeabi_f2d>
 8009a36:	a30e      	add	r3, pc, #56	; (adr r3, 8009a70 <HAL_AHRS_Process+0xc38>)
 8009a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3c:	f7f6 fd84 	bl	8000548 <__aeabi_dmul>
 8009a40:	4603      	mov	r3, r0
 8009a42:	460c      	mov	r4, r1
 8009a44:	4618      	mov	r0, r3
 8009a46:	4621      	mov	r1, r4
 8009a48:	f7f7 f856 	bl	8000af8 <__aeabi_d2f>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a50:	641a      	str	r2, [r3, #64]	; 0x40
		ahrs->initialized = true;
 8009a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a54:	2201      	movs	r2, #1
 8009a56:	701a      	strb	r2, [r3, #0]
}
 8009a58:	bf00      	nop
 8009a5a:	37a8      	adds	r7, #168	; 0xa8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	ecbd 8b02 	vpop	{d8}
 8009a62:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009a66:	bf00      	nop
 8009a68:	47ae147b 	.word	0x47ae147b
 8009a6c:	3f847ae1 	.word	0x3f847ae1
 8009a70:	1a63cbb0 	.word	0x1a63cbb0
 8009a74:	404ca5dc 	.word	0x404ca5dc

08009a78 <constrain>:
#include "mymath.h"
#include <math.h>

int32_t constrain(int32_t x, int32_t min, int32_t max)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	607a      	str	r2, [r7, #4]
    if(x<min)
 8009a84:	68fa      	ldr	r2, [r7, #12]
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	da01      	bge.n	8009a90 <constrain+0x18>
        return min;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	e006      	b.n	8009a9e <constrain+0x26>
    else if(x>max)
 8009a90:	68fa      	ldr	r2, [r7, #12]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	dd01      	ble.n	8009a9c <constrain+0x24>
        return max;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	e000      	b.n	8009a9e <constrain+0x26>
    else
        return x;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3714      	adds	r7, #20
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa8:	4770      	bx	lr

08009aaa <fconstrain>:

float fconstrain(float x, float min, float max)
{
 8009aaa:	b480      	push	{r7}
 8009aac:	b085      	sub	sp, #20
 8009aae:	af00      	add	r7, sp, #0
 8009ab0:	ed87 0a03 	vstr	s0, [r7, #12]
 8009ab4:	edc7 0a02 	vstr	s1, [r7, #8]
 8009ab8:	ed87 1a01 	vstr	s2, [r7, #4]
    if(x<min)
 8009abc:	ed97 7a03 	vldr	s14, [r7, #12]
 8009ac0:	edd7 7a02 	vldr	s15, [r7, #8]
 8009ac4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009acc:	d501      	bpl.n	8009ad2 <fconstrain+0x28>
        return min;
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	e00b      	b.n	8009aea <fconstrain+0x40>
    else if(x>max)
 8009ad2:	ed97 7a03 	vldr	s14, [r7, #12]
 8009ad6:	edd7 7a01 	vldr	s15, [r7, #4]
 8009ada:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ae2:	dd01      	ble.n	8009ae8 <fconstrain+0x3e>
        return max;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	e000      	b.n	8009aea <fconstrain+0x40>
    else
        return x;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	ee07 3a90 	vmov	s15, r3
}
 8009aee:	eeb0 0a67 	vmov.f32	s0, s15
 8009af2:	3714      	adds	r7, #20
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <fmap>:
    else
        return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

float fmap(float x, float in_min, float in_max, float out_min, float out_max)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b087      	sub	sp, #28
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	ed87 0a05 	vstr	s0, [r7, #20]
 8009b06:	edc7 0a04 	vstr	s1, [r7, #16]
 8009b0a:	ed87 1a03 	vstr	s2, [r7, #12]
 8009b0e:	edc7 1a02 	vstr	s3, [r7, #8]
 8009b12:	ed87 2a01 	vstr	s4, [r7, #4]
    if(x<=in_min)
 8009b16:	ed97 7a05 	vldr	s14, [r7, #20]
 8009b1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b26:	d802      	bhi.n	8009b2e <fmap+0x32>
        return out_min;
 8009b28:	edd7 7a02 	vldr	s15, [r7, #8]
 8009b2c:	e025      	b.n	8009b7a <fmap+0x7e>
    else if(x>=in_max)
 8009b2e:	ed97 7a05 	vldr	s14, [r7, #20]
 8009b32:	edd7 7a03 	vldr	s15, [r7, #12]
 8009b36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b3e:	db02      	blt.n	8009b46 <fmap+0x4a>
        return out_max;
 8009b40:	edd7 7a01 	vldr	s15, [r7, #4]
 8009b44:	e019      	b.n	8009b7a <fmap+0x7e>
    else
        return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8009b46:	ed97 7a05 	vldr	s14, [r7, #20]
 8009b4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009b52:	edd7 6a01 	vldr	s13, [r7, #4]
 8009b56:	edd7 7a02 	vldr	s15, [r7, #8]
 8009b5a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009b5e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009b62:	ed97 7a03 	vldr	s14, [r7, #12]
 8009b66:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b72:	edd7 7a02 	vldr	s15, [r7, #8]
 8009b76:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8009b7a:	eeb0 0a67 	vmov.f32	s0, s15
 8009b7e:	371c      	adds	r7, #28
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <myfabs>:
//    else
//        return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
//}

float myfabs(float n)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b083      	sub	sp, #12
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	ed87 0a01 	vstr	s0, [r7, #4]
    if(n >= 0.0)return n; //if positive, return without ant change
 8009b92:	edd7 7a01 	vldr	s15, [r7, #4]
 8009b96:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b9e:	db02      	blt.n	8009ba6 <myfabs+0x1e>
 8009ba0:	edd7 7a01 	vldr	s15, [r7, #4]
 8009ba4:	e005      	b.n	8009bb2 <myfabs+0x2a>
    else return 0 - n; //if negative, return a positive version
 8009ba6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8009bc0 <myfabs+0x38>
 8009baa:	edd7 7a01 	vldr	s15, [r7, #4]
 8009bae:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8009bb2:	eeb0 0a67 	vmov.f32	s0, s15
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr
 8009bc0:	00000000 	.word	0x00000000

08009bc4 <fastAtan2>:
//    if(n >= 0.0)return n; //if positive, return without ant change
//    else return 0 - n; //if negative, return a positive version
//}

float fastAtan2( float y, float x)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b083      	sub	sp, #12
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	ed87 0a01 	vstr	s0, [r7, #4]
 8009bce:	edc7 0a00 	vstr	s1, [r7]
  static float atan;
  static float z;
  if ( x == 0.0f )
 8009bd2:	edd7 7a00 	vldr	s15, [r7]
 8009bd6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bde:	d116      	bne.n	8009c0e <fastAtan2+0x4a>
  {
    if ( y > 0.0f ) return PIBY2_FLOAT;
 8009be0:	edd7 7a01 	vldr	s15, [r7, #4]
 8009be4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bec:	dd02      	ble.n	8009bf4 <fastAtan2+0x30>
 8009bee:	eddf 7a46 	vldr	s15, [pc, #280]	; 8009d08 <fastAtan2+0x144>
 8009bf2:	e081      	b.n	8009cf8 <fastAtan2+0x134>
    if ( y == 0.0f ) return 0.0f;
 8009bf4:	edd7 7a01 	vldr	s15, [r7, #4]
 8009bf8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c00:	d102      	bne.n	8009c08 <fastAtan2+0x44>
 8009c02:	eddf 7a42 	vldr	s15, [pc, #264]	; 8009d0c <fastAtan2+0x148>
 8009c06:	e077      	b.n	8009cf8 <fastAtan2+0x134>
    return -PIBY2_FLOAT;
 8009c08:	eddf 7a41 	vldr	s15, [pc, #260]	; 8009d10 <fastAtan2+0x14c>
 8009c0c:	e074      	b.n	8009cf8 <fastAtan2+0x134>
  }
  z = y / x;
 8009c0e:	edd7 6a01 	vldr	s13, [r7, #4]
 8009c12:	ed97 7a00 	vldr	s14, [r7]
 8009c16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c1a:	4b3e      	ldr	r3, [pc, #248]	; (8009d14 <fastAtan2+0x150>)
 8009c1c:	edc3 7a00 	vstr	s15, [r3]
  if ( fabs( z ) < 1.0f )
 8009c20:	4b3c      	ldr	r3, [pc, #240]	; (8009d14 <fastAtan2+0x150>)
 8009c22:	edd3 7a00 	vldr	s15, [r3]
 8009c26:	eef0 7ae7 	vabs.f32	s15, s15
 8009c2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009c2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c36:	d535      	bpl.n	8009ca4 <fastAtan2+0xe0>
  {
    atan = z/(1.0f + 0.28f*z*z);
 8009c38:	4b36      	ldr	r3, [pc, #216]	; (8009d14 <fastAtan2+0x150>)
 8009c3a:	edd3 6a00 	vldr	s13, [r3]
 8009c3e:	4b35      	ldr	r3, [pc, #212]	; (8009d14 <fastAtan2+0x150>)
 8009c40:	edd3 7a00 	vldr	s15, [r3]
 8009c44:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8009d18 <fastAtan2+0x154>
 8009c48:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009c4c:	4b31      	ldr	r3, [pc, #196]	; (8009d14 <fastAtan2+0x150>)
 8009c4e:	edd3 7a00 	vldr	s15, [r3]
 8009c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009c5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c62:	4b2e      	ldr	r3, [pc, #184]	; (8009d1c <fastAtan2+0x158>)
 8009c64:	edc3 7a00 	vstr	s15, [r3]
    if ( x < 0.0f )
 8009c68:	edd7 7a00 	vldr	s15, [r7]
 8009c6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c74:	d53d      	bpl.n	8009cf2 <fastAtan2+0x12e>
    {
      if ( y < 0.0f ) return atan - PI_FLOAT;
 8009c76:	edd7 7a01 	vldr	s15, [r7, #4]
 8009c7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c82:	d507      	bpl.n	8009c94 <fastAtan2+0xd0>
 8009c84:	4b25      	ldr	r3, [pc, #148]	; (8009d1c <fastAtan2+0x158>)
 8009c86:	edd3 7a00 	vldr	s15, [r3]
 8009c8a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009d20 <fastAtan2+0x15c>
 8009c8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c92:	e031      	b.n	8009cf8 <fastAtan2+0x134>
      return atan + PI_FLOAT;
 8009c94:	4b21      	ldr	r3, [pc, #132]	; (8009d1c <fastAtan2+0x158>)
 8009c96:	edd3 7a00 	vldr	s15, [r3]
 8009c9a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8009d20 <fastAtan2+0x15c>
 8009c9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009ca2:	e029      	b.n	8009cf8 <fastAtan2+0x134>
    }
  }
  else
  {
    atan = PIBY2_FLOAT - z/(z*z + 0.28f);
 8009ca4:	4b1b      	ldr	r3, [pc, #108]	; (8009d14 <fastAtan2+0x150>)
 8009ca6:	edd3 6a00 	vldr	s13, [r3]
 8009caa:	4b1a      	ldr	r3, [pc, #104]	; (8009d14 <fastAtan2+0x150>)
 8009cac:	ed93 7a00 	vldr	s14, [r3]
 8009cb0:	4b18      	ldr	r3, [pc, #96]	; (8009d14 <fastAtan2+0x150>)
 8009cb2:	edd3 7a00 	vldr	s15, [r3]
 8009cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cba:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009d18 <fastAtan2+0x154>
 8009cbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cc6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8009d08 <fastAtan2+0x144>
 8009cca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cce:	4b13      	ldr	r3, [pc, #76]	; (8009d1c <fastAtan2+0x158>)
 8009cd0:	edc3 7a00 	vstr	s15, [r3]
    if ( y < 0.0f ) return atan - PI_FLOAT;
 8009cd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8009cd8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ce0:	d507      	bpl.n	8009cf2 <fastAtan2+0x12e>
 8009ce2:	4b0e      	ldr	r3, [pc, #56]	; (8009d1c <fastAtan2+0x158>)
 8009ce4:	edd3 7a00 	vldr	s15, [r3]
 8009ce8:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8009d20 <fastAtan2+0x15c>
 8009cec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009cf0:	e002      	b.n	8009cf8 <fastAtan2+0x134>
  }
  return atan;
 8009cf2:	4b0a      	ldr	r3, [pc, #40]	; (8009d1c <fastAtan2+0x158>)
 8009cf4:	edd3 7a00 	vldr	s15, [r3]
}
 8009cf8:	eeb0 0a67 	vmov.f32	s0, s15
 8009cfc:	370c      	adds	r7, #12
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d04:	4770      	bx	lr
 8009d06:	bf00      	nop
 8009d08:	3fc90fda 	.word	0x3fc90fda
 8009d0c:	00000000 	.word	0x00000000
 8009d10:	bfc90fda 	.word	0xbfc90fda
 8009d14:	200009ec 	.word	0x200009ec
 8009d18:	3e8f5c29 	.word	0x3e8f5c29
 8009d1c:	200009f0 	.word	0x200009f0
 8009d20:	40490fdb 	.word	0x40490fdb

08009d24 <reset_pid_win>:
  	// end up the process without actuator saturation
   	return output_clamped;
}

void reset_pid_win( pid_win_handler * handler )
{
 8009d24:	b490      	push	{r4, r7}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
    handler->old_error = 0.0;
 8009d2c:	687a      	ldr	r2, [r7, #4]
 8009d2e:	f04f 0300 	mov.w	r3, #0
 8009d32:	f04f 0400 	mov.w	r4, #0
 8009d36:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
    handler->old_dterm = 0.0;
 8009d3a:	687a      	ldr	r2, [r7, #4]
 8009d3c:	f04f 0300 	mov.w	r3, #0
 8009d40:	f04f 0400 	mov.w	r4, #0
 8009d44:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
    for(int index=0;index<PID_WIN_SIZE;++index)
 8009d48:	2300      	movs	r3, #0
 8009d4a:	60fb      	str	r3, [r7, #12]
 8009d4c:	e00d      	b.n	8009d6a <reset_pid_win+0x46>
    	handler->integral_window[index] = 0.0;
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	3308      	adds	r3, #8
 8009d54:	00db      	lsls	r3, r3, #3
 8009d56:	441a      	add	r2, r3
 8009d58:	f04f 0300 	mov.w	r3, #0
 8009d5c:	f04f 0400 	mov.w	r4, #0
 8009d60:	e882 0018 	stmia.w	r2, {r3, r4}
    for(int index=0;index<PID_WIN_SIZE;++index)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	3301      	adds	r3, #1
 8009d68:	60fb      	str	r3, [r7, #12]
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2b7f      	cmp	r3, #127	; 0x7f
 8009d6e:	ddee      	ble.n	8009d4e <reset_pid_win+0x2a>
    handler->integral_window_index = 0;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2200      	movs	r2, #0
 8009d74:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
}
 8009d78:	bf00      	nop
 8009d7a:	3710      	adds	r7, #16
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bc90      	pop	{r4, r7}
 8009d80:	4770      	bx	lr
	...

08009d84 <process_pid_win>:

double process_pid_win( pid_win_handler * handler, double error )
{
 8009d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d88:	b091      	sub	sp, #68	; 0x44
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	60f8      	str	r0, [r7, #12]
 8009d8e:	ed87 0b00 	vstr	d0, [r7]
    // calculate every terms
	double pterm = error**handler->kp;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009d9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d9e:	f7f6 fbd3 	bl	8000548 <__aeabi_dmul>
 8009da2:	4603      	mov	r3, r0
 8009da4:	460c      	mov	r4, r1
 8009da6:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    //float dterm = (error-handler->old_error)**handler->kd;
	double dterm = (1.0-handler->alpha)*handler->old_dterm + handler->alpha*(error-handler->old_error)**handler->kd;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8009db0:	461a      	mov	r2, r3
 8009db2:	4623      	mov	r3, r4
 8009db4:	f04f 0000 	mov.w	r0, #0
 8009db8:	4967      	ldr	r1, [pc, #412]	; (8009f58 <process_pid_win+0x1d4>)
 8009dba:	f7f6 fa11 	bl	80001e0 <__aeabi_dsub>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	460c      	mov	r4, r1
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	4621      	mov	r1, r4
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8009dcc:	461a      	mov	r2, r3
 8009dce:	4623      	mov	r3, r4
 8009dd0:	f7f6 fbba 	bl	8000548 <__aeabi_dmul>
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	460c      	mov	r4, r1
 8009dd8:	4698      	mov	r8, r3
 8009dda:	46a1      	mov	r9, r4
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8009de8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009dec:	f7f6 f9f8 	bl	80001e0 <__aeabi_dsub>
 8009df0:	4602      	mov	r2, r0
 8009df2:	460b      	mov	r3, r1
 8009df4:	4620      	mov	r0, r4
 8009df6:	4629      	mov	r1, r5
 8009df8:	f7f6 fba6 	bl	8000548 <__aeabi_dmul>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	460c      	mov	r4, r1
 8009e00:	4618      	mov	r0, r3
 8009e02:	4621      	mov	r1, r4
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	cb18      	ldmia	r3, {r3, r4}
 8009e0a:	461a      	mov	r2, r3
 8009e0c:	4623      	mov	r3, r4
 8009e0e:	f7f6 fb9b 	bl	8000548 <__aeabi_dmul>
 8009e12:	4603      	mov	r3, r0
 8009e14:	460c      	mov	r4, r1
 8009e16:	461a      	mov	r2, r3
 8009e18:	4623      	mov	r3, r4
 8009e1a:	4640      	mov	r0, r8
 8009e1c:	4649      	mov	r1, r9
 8009e1e:	f7f6 f9e1 	bl	80001e4 <__adddf3>
 8009e22:	4603      	mov	r3, r0
 8009e24:	460c      	mov	r4, r1
 8009e26:	e9c7 3408 	strd	r3, r4, [r7, #32]
    // window integral
    handler->integral_window[handler->integral_window_index] = error;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f8d3 3440 	ldr.w	r3, [r3, #1088]	; 0x440
 8009e30:	68fa      	ldr	r2, [r7, #12]
 8009e32:	3308      	adds	r3, #8
 8009e34:	00db      	lsls	r3, r3, #3
 8009e36:	441a      	add	r2, r3
 8009e38:	e897 0018 	ldmia.w	r7, {r3, r4}
 8009e3c:	e882 0018 	stmia.w	r2, {r3, r4}
    ++handler->integral_window_index;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f8d3 3440 	ldr.w	r3, [r3, #1088]	; 0x440
 8009e46:	1c5a      	adds	r2, r3, #1
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
    if(handler->integral_window_index > handler->integral_window_size)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f8d3 2440 	ldr.w	r2, [r3, #1088]	; 0x440
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6a1b      	ldr	r3, [r3, #32]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d903      	bls.n	8009e64 <process_pid_win+0xe0>
    	handler->integral_window_index = 0;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
    double iterm = 0.0;
 8009e64:	f04f 0300 	mov.w	r3, #0
 8009e68:	f04f 0400 	mov.w	r4, #0
 8009e6c:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    for(int index=0;index<PID_WIN_SIZE;++index)
 8009e70:	2300      	movs	r3, #0
 8009e72:	637b      	str	r3, [r7, #52]	; 0x34
 8009e74:	e012      	b.n	8009e9c <process_pid_win+0x118>
    	iterm+=handler->integral_window[index];
 8009e76:	68fa      	ldr	r2, [r7, #12]
 8009e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e7a:	3308      	adds	r3, #8
 8009e7c:	00db      	lsls	r3, r3, #3
 8009e7e:	4413      	add	r3, r2
 8009e80:	cb18      	ldmia	r3, {r3, r4}
 8009e82:	461a      	mov	r2, r3
 8009e84:	4623      	mov	r3, r4
 8009e86:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009e8a:	f7f6 f9ab 	bl	80001e4 <__adddf3>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	460c      	mov	r4, r1
 8009e92:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    for(int index=0;index<PID_WIN_SIZE;++index)
 8009e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e98:	3301      	adds	r3, #1
 8009e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8009e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e9e:	2b7f      	cmp	r3, #127	; 0x7f
 8009ea0:	dde9      	ble.n	8009e76 <process_pid_win+0xf2>
    iterm *= *handler->ki;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	cb18      	ldmia	r3, {r3, r4}
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	4623      	mov	r3, r4
 8009eac:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009eb0:	f7f6 fb4a 	bl	8000548 <__aeabi_dmul>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	460c      	mov	r4, r1
 8009eb8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    // sum up every terms and clamp the output
    double output = pterm + iterm + dterm;
 8009ebc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009ec0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009ec4:	f7f6 f98e 	bl	80001e4 <__adddf3>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	460c      	mov	r4, r1
 8009ecc:	4618      	mov	r0, r3
 8009ece:	4621      	mov	r1, r4
 8009ed0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009ed4:	f7f6 f986 	bl	80001e4 <__adddf3>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	460c      	mov	r4, r1
 8009edc:	e9c7 3406 	strd	r3, r4, [r7, #24]
    double output_clamped =  fconstrain(output,handler->min,handler->max);
 8009ee0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009ee4:	f7f6 fe08 	bl	8000af8 <__aeabi_d2f>
 8009ee8:	4605      	mov	r5, r0
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	4621      	mov	r1, r4
 8009ef4:	f7f6 fe00 	bl	8000af8 <__aeabi_d2f>
 8009ef8:	4606      	mov	r6, r0
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8009f00:	4618      	mov	r0, r3
 8009f02:	4621      	mov	r1, r4
 8009f04:	f7f6 fdf8 	bl	8000af8 <__aeabi_d2f>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	ee01 3a10 	vmov	s2, r3
 8009f0e:	ee00 6a90 	vmov	s1, r6
 8009f12:	ee00 5a10 	vmov	s0, r5
 8009f16:	f7ff fdc8 	bl	8009aaa <fconstrain>
 8009f1a:	ee10 3a10 	vmov	r3, s0
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f7f6 fabe 	bl	80004a0 <__aeabi_f2d>
 8009f24:	4603      	mov	r3, r0
 8009f26:	460c      	mov	r4, r1
 8009f28:	e9c7 3404 	strd	r3, r4, [r7, #16]
	// update this PID & calculate new condition
	handler->old_error = error;
 8009f2c:	68fa      	ldr	r2, [r7, #12]
 8009f2e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8009f32:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	handler->old_dterm = dterm;
 8009f36:	68fa      	ldr	r2, [r7, #12]
 8009f38:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009f3c:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
  	// end up the process without actuator saturation
   	return output_clamped;
 8009f40:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009f44:	ec44 3b17 	vmov	d7, r3, r4
}
 8009f48:	eeb0 0a47 	vmov.f32	s0, s14
 8009f4c:	eef0 0a67 	vmov.f32	s1, s15
 8009f50:	3744      	adds	r7, #68	; 0x44
 8009f52:	46bd      	mov	sp, r7
 8009f54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f58:	3ff00000 	.word	0x3ff00000

08009f5c <HAL_PPM_SUM_Input_Init>:

void HAL_PPM_SUM_Input_Init(
		HAL_PPM_SUM_Input_HandleTypeDef * hppmi,
		TIM_HandleTypeDef * htim
)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
	hppmi->htim = htim;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	683a      	ldr	r2, [r7, #0]
 8009f6a:	601a      	str	r2, [r3, #0]
	memset(hppmi->times,0,SBUS_CHANNEL_COUNT*sizeof(uint16_t));
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	3304      	adds	r3, #4
 8009f70:	2212      	movs	r2, #18
 8009f72:	2100      	movs	r1, #0
 8009f74:	4618      	mov	r0, r3
 8009f76:	f001 f80c 	bl	800af92 <memset>
	hppmi->time_index = 0;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	619a      	str	r2, [r3, #24]
	hppmi->full = 0;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2200      	movs	r2, #0
 8009f84:	61da      	str	r2, [r3, #28]
	hppmi->full_timestamp = 0;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	621a      	str	r2, [r3, #32]
	HAL_TIM_IC_Start_IT(hppmi->htim,TIM_CHANNEL_1);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2100      	movs	r1, #0
 8009f92:	4618      	mov	r0, r3
 8009f94:	f7f9 feb4 	bl	8003d00 <HAL_TIM_IC_Start_IT>
	HAL_PPM_SUM_Input_handles[HAL_PPM_SUM_Input_handles_count++]=hppmi;
 8009f98:	4b06      	ldr	r3, [pc, #24]	; (8009fb4 <HAL_PPM_SUM_Input_Init+0x58>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	1c5a      	adds	r2, r3, #1
 8009f9e:	4905      	ldr	r1, [pc, #20]	; (8009fb4 <HAL_PPM_SUM_Input_Init+0x58>)
 8009fa0:	600a      	str	r2, [r1, #0]
 8009fa2:	4905      	ldr	r1, [pc, #20]	; (8009fb8 <HAL_PPM_SUM_Input_Init+0x5c>)
 8009fa4:	687a      	ldr	r2, [r7, #4]
 8009fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009faa:	bf00      	nop
 8009fac:	3708      	adds	r7, #8
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20000a00 	.word	0x20000a00
 8009fb8:	200009f4 	.word	0x200009f4

08009fbc <HAL_PPM_SUM_Input_Get>:

int32_t HAL_PPM_SUM_Input_Get(
		HAL_PPM_SUM_Input_HandleTypeDef * hppmi,
		uint32_t channel,
		uint32_t * timestamp)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	607a      	str	r2, [r7, #4]
	if(hppmi->full)
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	69db      	ldr	r3, [r3, #28]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00c      	beq.n	8009fea <HAL_PPM_SUM_Input_Get+0x2e>
	{
		if(timestamp)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d003      	beq.n	8009fde <HAL_PPM_SUM_Input_Get+0x22>
		{
			* timestamp=hppmi->full_timestamp;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6a1a      	ldr	r2, [r3, #32]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	601a      	str	r2, [r3, #0]
		}
		return hppmi->times[channel];
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	005b      	lsls	r3, r3, #1
 8009fe4:	4413      	add	r3, r2
 8009fe6:	889b      	ldrh	r3, [r3, #4]
 8009fe8:	e000      	b.n	8009fec <HAL_PPM_SUM_Input_Get+0x30>
	}
	else
		return 0;
 8009fea:	2300      	movs	r3, #0
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3714      	adds	r7, #20
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_PPM_SUM_Input_ISR>:

void HAL_PPM_SUM_Input_ISR(TIM_HandleTypeDef *htim)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
	for(uint32_t index=0;index<HAL_PPM_SUM_Input_handles_count;++index)
 800a000:	2300      	movs	r3, #0
 800a002:	617b      	str	r3, [r7, #20]
 800a004:	e03d      	b.n	800a082 <HAL_PPM_SUM_Input_ISR+0x8a>
	{
		HAL_PPM_SUM_Input_HandleTypeDef * ppmi = HAL_PPM_SUM_Input_handles[index];
 800a006:	4a23      	ldr	r2, [pc, #140]	; (800a094 <HAL_PPM_SUM_Input_ISR+0x9c>)
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a00e:	613b      	str	r3, [r7, #16]
		// PPM SUM decoding
		if(htim==ppmi->htim)
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	429a      	cmp	r2, r3
 800a018:	d130      	bne.n	800a07c <HAL_PPM_SUM_Input_ISR+0x84>
		{
			uint32_t width = __HAL_TIM_GET_COMPARE(ppmi->htim,TIM_CHANNEL_1); // 1000 .. 2000
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a022:	60fb      	str	r3, [r7, #12]
			if(width>3000)
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d902      	bls.n	800a034 <HAL_PPM_SUM_Input_ISR+0x3c>
				ppmi->time_index = 0;
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	2200      	movs	r2, #0
 800a032:	619a      	str	r2, [r3, #24]
			ppmi->times[ppmi->time_index++] = width;
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	699b      	ldr	r3, [r3, #24]
 800a038:	1c59      	adds	r1, r3, #1
 800a03a:	693a      	ldr	r2, [r7, #16]
 800a03c:	6191      	str	r1, [r2, #24]
 800a03e:	68fa      	ldr	r2, [r7, #12]
 800a040:	b291      	uxth	r1, r2
 800a042:	693a      	ldr	r2, [r7, #16]
 800a044:	005b      	lsls	r3, r3, #1
 800a046:	4413      	add	r3, r2
 800a048:	460a      	mov	r2, r1
 800a04a:	809a      	strh	r2, [r3, #4]
			ppmi->time_index%=SBUS_CHANNEL_COUNT;
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	6999      	ldr	r1, [r3, #24]
 800a050:	4b11      	ldr	r3, [pc, #68]	; (800a098 <HAL_PPM_SUM_Input_ISR+0xa0>)
 800a052:	fba3 2301 	umull	r2, r3, r3, r1
 800a056:	085a      	lsrs	r2, r3, #1
 800a058:	4613      	mov	r3, r2
 800a05a:	00db      	lsls	r3, r3, #3
 800a05c:	4413      	add	r3, r2
 800a05e:	1aca      	subs	r2, r1, r3
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	619a      	str	r2, [r3, #24]
			if(ppmi->time_index==0)
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	699b      	ldr	r3, [r3, #24]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d107      	bne.n	800a07c <HAL_PPM_SUM_Input_ISR+0x84>
			{
				ppmi->full = 1;
 800a06c:	693b      	ldr	r3, [r7, #16]
 800a06e:	2201      	movs	r2, #1
 800a070:	61da      	str	r2, [r3, #28]
				ppmi->full_timestamp = HAL_GetTick();
 800a072:	f7f6 ff7f 	bl	8000f74 <HAL_GetTick>
 800a076:	4602      	mov	r2, r0
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	621a      	str	r2, [r3, #32]
	for(uint32_t index=0;index<HAL_PPM_SUM_Input_handles_count;++index)
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	3301      	adds	r3, #1
 800a080:	617b      	str	r3, [r7, #20]
 800a082:	4b06      	ldr	r3, [pc, #24]	; (800a09c <HAL_PPM_SUM_Input_ISR+0xa4>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	697a      	ldr	r2, [r7, #20]
 800a088:	429a      	cmp	r2, r3
 800a08a:	d3bc      	bcc.n	800a006 <HAL_PPM_SUM_Input_ISR+0xe>
			}
		}
	}
}
 800a08c:	bf00      	nop
 800a08e:	3718      	adds	r7, #24
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}
 800a094:	200009f4 	.word	0x200009f4
 800a098:	38e38e39 	.word	0x38e38e39
 800a09c:	20000a00 	.word	0x20000a00

0800a0a0 <HAL_Serial_Init>:
uint32_t serial_counter = 0;



void HAL_Serial_Init(UART_HandleTypeDef * huart, HAL_Serial_Handler * hserial)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
    hserial->huart = huart;
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	601a      	str	r2, [r3, #0]
	hserial->tx_dma = 0;
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
    hserial->rx_tail_ptr = hserial->rx_circular_buffer;
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
	hserial_table[serial_counter++]=hserial;
 800a0c4:	4b0b      	ldr	r3, [pc, #44]	; (800a0f4 <HAL_Serial_Init+0x54>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	1c5a      	adds	r2, r3, #1
 800a0ca:	490a      	ldr	r1, [pc, #40]	; (800a0f4 <HAL_Serial_Init+0x54>)
 800a0cc:	600a      	str	r2, [r1, #0]
 800a0ce:	490a      	ldr	r1, [pc, #40]	; (800a0f8 <HAL_Serial_Init+0x58>)
 800a0d0:	683a      	ldr	r2, [r7, #0]
 800a0d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    HAL_UART_Receive_DMA(hserial->huart, hserial->rx_circular_buffer,size_of_rx_circular_buffer);
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	6818      	ldr	r0, [r3, #0]
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a0e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a0e4:	4619      	mov	r1, r3
 800a0e6:	f7fb f94b 	bl	8005380 <HAL_UART_Receive_DMA>
}
 800a0ea:	bf00      	nop
 800a0ec:	3708      	adds	r7, #8
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	20000a14 	.word	0x20000a14
 800a0f8:	20000a04 	.word	0x20000a04

0800a0fc <HAL_Serial_Available>:

int HAL_Serial_Available(HAL_Serial_Handler * hserial)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
    if(hserial->huart == 0)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d101      	bne.n	800a110 <HAL_Serial_Available+0x14>
        return 0;
 800a10c:	2300      	movs	r3, #0
 800a10e:	e01c      	b.n	800a14a <HAL_Serial_Available+0x4e>
    uint8_t const * head = hserial->rx_circular_buffer + size_of_rx_circular_buffer - __HAL_DMA_GET_COUNTER(hserial->huart->hdmarx);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800a124:	4413      	add	r3, r2
 800a126:	60fb      	str	r3, [r7, #12]
    uint8_t const * tail = hserial->rx_tail_ptr;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a12e:	60bb      	str	r3, [r7, #8]
    if( head>=tail )
 800a130:	68fa      	ldr	r2, [r7, #12]
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	429a      	cmp	r2, r3
 800a136:	d303      	bcc.n	800a140 <HAL_Serial_Available+0x44>
        return head-tail;
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	e004      	b.n	800a14a <HAL_Serial_Available+0x4e>
    else
        return head-tail+size_of_rx_circular_buffer;
 800a140:	68fa      	ldr	r2, [r7, #12]
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	1ad3      	subs	r3, r2, r3
 800a146:	f503 6380 	add.w	r3, r3, #1024	; 0x400
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3714      	adds	r7, #20
 800a14e:	46bd      	mov	sp, r7
 800a150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a154:	4770      	bx	lr

0800a156 <HAL_Serial_GetChar>:

char HAL_Serial_GetChar(HAL_Serial_Handler * hserial)
{
 800a156:	b480      	push	{r7}
 800a158:	b087      	sub	sp, #28
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	6078      	str	r0, [r7, #4]
    if(hserial->huart == 0)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d101      	bne.n	800a16a <HAL_Serial_GetChar+0x14>
        return 0;
 800a166:	2300      	movs	r3, #0
 800a168:	e031      	b.n	800a1ce <HAL_Serial_GetChar+0x78>
    uint8_t const * head = hserial->rx_circular_buffer + size_of_rx_circular_buffer - __HAL_DMA_GET_COUNTER(hserial->huart->hdmarx);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800a17e:	4413      	add	r3, r2
 800a180:	617b      	str	r3, [r7, #20]
    uint8_t const * tail = hserial->rx_tail_ptr;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a188:	613b      	str	r3, [r7, #16]
    if(head!=tail)
 800a18a:	697a      	ldr	r2, [r7, #20]
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d01c      	beq.n	800a1cc <HAL_Serial_GetChar+0x76>
    {
        char c =  *hserial->rx_tail_ptr++;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a198:	1c59      	adds	r1, r3, #1
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	73fb      	strb	r3, [r7, #15]
        if(hserial->rx_tail_ptr>=hserial->rx_circular_buffer + size_of_rx_circular_buffer)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a1b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d307      	bcc.n	800a1c8 <HAL_Serial_GetChar+0x72>
            hserial->rx_tail_ptr-=size_of_rx_circular_buffer;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a1be:	f5a3 6280 	sub.w	r2, r3, #1024	; 0x400
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
        return c;
 800a1c8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ca:	e000      	b.n	800a1ce <HAL_Serial_GetChar+0x78>
    }
    else
        return 0;
 800a1cc:	2300      	movs	r3, #0
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	371c      	adds	r7, #28
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d8:	4770      	bx	lr

0800a1da <HAL_Serial_Write>:
    }
    return counter;
}

int HAL_Serial_Write(HAL_Serial_Handler * hserial, uint8_t const * ptr, int len )
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b088      	sub	sp, #32
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	60f8      	str	r0, [r7, #12]
 800a1e2:	60b9      	str	r1, [r7, #8]
 800a1e4:	607a      	str	r2, [r7, #4]
    if(hserial->huart == 0)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d101      	bne.n	800a1f2 <HAL_Serial_Write+0x18>
        return 0;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	e02f      	b.n	800a252 <HAL_Serial_Write+0x78>
    while(hserial->tx_dma!=0);
 800a1f2:	bf00      	nop
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d1fa      	bne.n	800a1f4 <HAL_Serial_Write+0x1a>
    hserial->tx_dma=1;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2201      	movs	r2, #1
 800a202:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
    // copy user buffer to serial internal tx buffer
    uint8_t const * ptr_end = ptr + len;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	68ba      	ldr	r2, [r7, #8]
 800a20a:	4413      	add	r3, r2
 800a20c:	61bb      	str	r3, [r7, #24]
    uint8_t * dst = hserial->tx_buffer;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3304      	adds	r3, #4
 800a212:	61fb      	str	r3, [r7, #28]
    while( ptr < ptr_end )
 800a214:	e007      	b.n	800a226 <HAL_Serial_Write+0x4c>
    {
        *dst++=*ptr++;
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	1c5a      	adds	r2, r3, #1
 800a21a:	61fa      	str	r2, [r7, #28]
 800a21c:	68ba      	ldr	r2, [r7, #8]
 800a21e:	1c51      	adds	r1, r2, #1
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	7812      	ldrb	r2, [r2, #0]
 800a224:	701a      	strb	r2, [r3, #0]
    while( ptr < ptr_end )
 800a226:	68ba      	ldr	r2, [r7, #8]
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	429a      	cmp	r2, r3
 800a22c:	d3f3      	bcc.n	800a216 <HAL_Serial_Write+0x3c>
    }
    // transmit serial internal tx buffer using DMA if no DMA running
    HAL_StatusTypeDef result = HAL_UART_Transmit_DMA(hserial->huart, hserial->tx_buffer,len);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	6818      	ldr	r0, [r3, #0]
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	3304      	adds	r3, #4
 800a236:	687a      	ldr	r2, [r7, #4]
 800a238:	b292      	uxth	r2, r2
 800a23a:	4619      	mov	r1, r3
 800a23c:	f7fb f834 	bl	80052a8 <HAL_UART_Transmit_DMA>
 800a240:	4603      	mov	r3, r0
 800a242:	75fb      	strb	r3, [r7, #23]
    if(result!=HAL_OK)
 800a244:	7dfb      	ldrb	r3, [r7, #23]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d002      	beq.n	800a250 <HAL_Serial_Write+0x76>
    {
    	HAL_Delay(100);
 800a24a:	2064      	movs	r0, #100	; 0x64
 800a24c:	f7f6 fe9e 	bl	8000f8c <HAL_Delay>
    }
    //HAL_UART_Transmit(hserial->huart, hserial->tx_buffer,len,100);
    return len;
 800a250:	687b      	ldr	r3, [r7, #4]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3720      	adds	r7, #32
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
	...

0800a25c <HAL_UART_TxCpltCallback>:
	HAL_Delay(100);

}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
    static int id = 0;
    for(id=0;id!=serial_counter;++id)
 800a264:	4b18      	ldr	r3, [pc, #96]	; (800a2c8 <HAL_UART_TxCpltCallback+0x6c>)
 800a266:	2200      	movs	r2, #0
 800a268:	601a      	str	r2, [r3, #0]
 800a26a:	e01f      	b.n	800a2ac <HAL_UART_TxCpltCallback+0x50>
    {
        if(hserial_table[id]->huart == huart && hserial_table[id]->tx_dma == 1)
 800a26c:	4b16      	ldr	r3, [pc, #88]	; (800a2c8 <HAL_UART_TxCpltCallback+0x6c>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a16      	ldr	r2, [pc, #88]	; (800a2cc <HAL_UART_TxCpltCallback+0x70>)
 800a272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a276:	681a      	ldr	r2, [r3, #0]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d111      	bne.n	800a2a2 <HAL_UART_TxCpltCallback+0x46>
 800a27e:	4b12      	ldr	r3, [pc, #72]	; (800a2c8 <HAL_UART_TxCpltCallback+0x6c>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a12      	ldr	r2, [pc, #72]	; (800a2cc <HAL_UART_TxCpltCallback+0x70>)
 800a284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a288:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a28c:	2b01      	cmp	r3, #1
 800a28e:	d108      	bne.n	800a2a2 <HAL_UART_TxCpltCallback+0x46>
        {
    	   hserial_table[id]->tx_dma = 0;
 800a290:	4b0d      	ldr	r3, [pc, #52]	; (800a2c8 <HAL_UART_TxCpltCallback+0x6c>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	4a0d      	ldr	r2, [pc, #52]	; (800a2cc <HAL_UART_TxCpltCallback+0x70>)
 800a296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a29a:	2200      	movs	r2, #0
 800a29c:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
           break;
 800a2a0:	e00b      	b.n	800a2ba <HAL_UART_TxCpltCallback+0x5e>
    for(id=0;id!=serial_counter;++id)
 800a2a2:	4b09      	ldr	r3, [pc, #36]	; (800a2c8 <HAL_UART_TxCpltCallback+0x6c>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	4a07      	ldr	r2, [pc, #28]	; (800a2c8 <HAL_UART_TxCpltCallback+0x6c>)
 800a2aa:	6013      	str	r3, [r2, #0]
 800a2ac:	4b06      	ldr	r3, [pc, #24]	; (800a2c8 <HAL_UART_TxCpltCallback+0x6c>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	4b07      	ldr	r3, [pc, #28]	; (800a2d0 <HAL_UART_TxCpltCallback+0x74>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d1d8      	bne.n	800a26c <HAL_UART_TxCpltCallback+0x10>
        }
    }
}
 800a2ba:	bf00      	nop
 800a2bc:	370c      	adds	r7, #12
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c4:	4770      	bx	lr
 800a2c6:	bf00      	nop
 800a2c8:	20000a18 	.word	0x20000a18
 800a2cc:	20000a04 	.word	0x20000a04
 800a2d0:	20000a14 	.word	0x20000a14

0800a2d4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b087      	sub	sp, #28
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	60b9      	str	r1, [r7, #8]
 800a2de:	607a      	str	r2, [r7, #4]
	int div = 1;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800a2e4:	e004      	b.n	800a2f0 <ts_itoa+0x1c>
		div *= base;
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	fb02 f303 	mul.w	r3, r2, r3
 800a2ee:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	68ba      	ldr	r2, [r7, #8]
 800a2f4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d2f3      	bcs.n	800a2e6 <ts_itoa+0x12>

	while (div != 0)
 800a2fe:	e029      	b.n	800a354 <ts_itoa+0x80>
	{
		int num = d/div;
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	68ba      	ldr	r2, [r7, #8]
 800a304:	fbb2 f3f3 	udiv	r3, r2, r3
 800a308:	613b      	str	r3, [r7, #16]
		d = d%div;
 800a30a:	697a      	ldr	r2, [r7, #20]
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a312:	fb02 f201 	mul.w	r2, r2, r1
 800a316:	1a9b      	subs	r3, r3, r2
 800a318:	60bb      	str	r3, [r7, #8]
		div /= base;
 800a31a:	697a      	ldr	r2, [r7, #20]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	fb92 f3f3 	sdiv	r3, r2, r3
 800a322:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	2b09      	cmp	r3, #9
 800a328:	dd0a      	ble.n	800a340 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	1c59      	adds	r1, r3, #1
 800a330:	68fa      	ldr	r2, [r7, #12]
 800a332:	6011      	str	r1, [r2, #0]
 800a334:	693a      	ldr	r2, [r7, #16]
 800a336:	b2d2      	uxtb	r2, r2
 800a338:	3237      	adds	r2, #55	; 0x37
 800a33a:	b2d2      	uxtb	r2, r2
 800a33c:	701a      	strb	r2, [r3, #0]
 800a33e:	e009      	b.n	800a354 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	1c59      	adds	r1, r3, #1
 800a346:	68fa      	ldr	r2, [r7, #12]
 800a348:	6011      	str	r1, [r2, #0]
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	b2d2      	uxtb	r2, r2
 800a34e:	3230      	adds	r2, #48	; 0x30
 800a350:	b2d2      	uxtb	r2, r2
 800a352:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d1d2      	bne.n	800a300 <ts_itoa+0x2c>
	}
}
 800a35a:	bf00      	nop
 800a35c:	371c      	adds	r7, #28
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800a366:	b580      	push	{r7, lr}
 800a368:	b088      	sub	sp, #32
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	60f8      	str	r0, [r7, #12]
 800a36e:	60b9      	str	r1, [r7, #8]
 800a370:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800a376:	e07d      	b.n	800a474 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	2b25      	cmp	r3, #37	; 0x25
 800a37e:	d171      	bne.n	800a464 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	3301      	adds	r3, #1
 800a384:	60bb      	str	r3, [r7, #8]
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	2b64      	cmp	r3, #100	; 0x64
 800a38c:	d01e      	beq.n	800a3cc <ts_formatstring+0x66>
 800a38e:	2b64      	cmp	r3, #100	; 0x64
 800a390:	dc06      	bgt.n	800a3a0 <ts_formatstring+0x3a>
 800a392:	2b58      	cmp	r3, #88	; 0x58
 800a394:	d050      	beq.n	800a438 <ts_formatstring+0xd2>
 800a396:	2b63      	cmp	r3, #99	; 0x63
 800a398:	d00e      	beq.n	800a3b8 <ts_formatstring+0x52>
 800a39a:	2b25      	cmp	r3, #37	; 0x25
 800a39c:	d058      	beq.n	800a450 <ts_formatstring+0xea>
 800a39e:	e05d      	b.n	800a45c <ts_formatstring+0xf6>
 800a3a0:	2b73      	cmp	r3, #115	; 0x73
 800a3a2:	d02b      	beq.n	800a3fc <ts_formatstring+0x96>
 800a3a4:	2b73      	cmp	r3, #115	; 0x73
 800a3a6:	dc02      	bgt.n	800a3ae <ts_formatstring+0x48>
 800a3a8:	2b69      	cmp	r3, #105	; 0x69
 800a3aa:	d00f      	beq.n	800a3cc <ts_formatstring+0x66>
 800a3ac:	e056      	b.n	800a45c <ts_formatstring+0xf6>
 800a3ae:	2b75      	cmp	r3, #117	; 0x75
 800a3b0:	d037      	beq.n	800a422 <ts_formatstring+0xbc>
 800a3b2:	2b78      	cmp	r3, #120	; 0x78
 800a3b4:	d040      	beq.n	800a438 <ts_formatstring+0xd2>
 800a3b6:	e051      	b.n	800a45c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	1c5a      	adds	r2, r3, #1
 800a3bc:	60fa      	str	r2, [r7, #12]
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	1d11      	adds	r1, r2, #4
 800a3c2:	6079      	str	r1, [r7, #4]
 800a3c4:	6812      	ldr	r2, [r2, #0]
 800a3c6:	b2d2      	uxtb	r2, r2
 800a3c8:	701a      	strb	r2, [r3, #0]
				break;
 800a3ca:	e047      	b.n	800a45c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	1d1a      	adds	r2, r3, #4
 800a3d0:	607a      	str	r2, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800a3d6:	69fb      	ldr	r3, [r7, #28]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	da07      	bge.n	800a3ec <ts_formatstring+0x86>
					{
						val *= -1;
 800a3dc:	69fb      	ldr	r3, [r7, #28]
 800a3de:	425b      	negs	r3, r3
 800a3e0:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	1c5a      	adds	r2, r3, #1
 800a3e6:	60fa      	str	r2, [r7, #12]
 800a3e8:	222d      	movs	r2, #45	; 0x2d
 800a3ea:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800a3ec:	69f9      	ldr	r1, [r7, #28]
 800a3ee:	f107 030c 	add.w	r3, r7, #12
 800a3f2:	220a      	movs	r2, #10
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7ff ff6d 	bl	800a2d4 <ts_itoa>
				}
				break;
 800a3fa:	e02f      	b.n	800a45c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	1d1a      	adds	r2, r3, #4
 800a400:	607a      	str	r2, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800a406:	e007      	b.n	800a418 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	1c5a      	adds	r2, r3, #1
 800a40c:	60fa      	str	r2, [r7, #12]
 800a40e:	69ba      	ldr	r2, [r7, #24]
 800a410:	1c51      	adds	r1, r2, #1
 800a412:	61b9      	str	r1, [r7, #24]
 800a414:	7812      	ldrb	r2, [r2, #0]
 800a416:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	781b      	ldrb	r3, [r3, #0]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1f3      	bne.n	800a408 <ts_formatstring+0xa2>
					}
				}
				break;
 800a420:	e01c      	b.n	800a45c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	1d1a      	adds	r2, r3, #4
 800a426:	607a      	str	r2, [r7, #4]
 800a428:	6819      	ldr	r1, [r3, #0]
 800a42a:	f107 030c 	add.w	r3, r7, #12
 800a42e:	220a      	movs	r2, #10
 800a430:	4618      	mov	r0, r3
 800a432:	f7ff ff4f 	bl	800a2d4 <ts_itoa>
				break;
 800a436:	e011      	b.n	800a45c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	1d1a      	adds	r2, r3, #4
 800a43c:	607a      	str	r2, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4619      	mov	r1, r3
 800a442:	f107 030c 	add.w	r3, r7, #12
 800a446:	2210      	movs	r2, #16
 800a448:	4618      	mov	r0, r3
 800a44a:	f7ff ff43 	bl	800a2d4 <ts_itoa>
				break;
 800a44e:	e005      	b.n	800a45c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	1c5a      	adds	r2, r3, #1
 800a454:	60fa      	str	r2, [r7, #12]
 800a456:	2225      	movs	r2, #37	; 0x25
 800a458:	701a      	strb	r2, [r3, #0]
				  break;
 800a45a:	bf00      	nop
			}
			fmt++;
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	3301      	adds	r3, #1
 800a460:	60bb      	str	r3, [r7, #8]
 800a462:	e007      	b.n	800a474 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	1c5a      	adds	r2, r3, #1
 800a468:	60fa      	str	r2, [r7, #12]
 800a46a:	68ba      	ldr	r2, [r7, #8]
 800a46c:	1c51      	adds	r1, r2, #1
 800a46e:	60b9      	str	r1, [r7, #8]
 800a470:	7812      	ldrb	r2, [r2, #0]
 800a472:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f47f af7d 	bne.w	800a378 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2200      	movs	r2, #0
 800a482:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	461a      	mov	r2, r3
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	1ad3      	subs	r3, r2, r3
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3720      	adds	r7, #32
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]
	int length = 0;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 800a4a2:	e081      	b.n	800a5a8 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	2b25      	cmp	r3, #37	; 0x25
 800a4aa:	d177      	bne.n	800a59c <ts_formatlength+0x108>
		{
			++fmt;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	3b58      	subs	r3, #88	; 0x58
 800a4b8:	2b20      	cmp	r3, #32
 800a4ba:	d86a      	bhi.n	800a592 <ts_formatlength+0xfe>
 800a4bc:	a201      	add	r2, pc, #4	; (adr r2, 800a4c4 <ts_formatlength+0x30>)
 800a4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c2:	bf00      	nop
 800a4c4:	0800a585 	.word	0x0800a585
 800a4c8:	0800a593 	.word	0x0800a593
 800a4cc:	0800a593 	.word	0x0800a593
 800a4d0:	0800a593 	.word	0x0800a593
 800a4d4:	0800a593 	.word	0x0800a593
 800a4d8:	0800a593 	.word	0x0800a593
 800a4dc:	0800a593 	.word	0x0800a593
 800a4e0:	0800a593 	.word	0x0800a593
 800a4e4:	0800a593 	.word	0x0800a593
 800a4e8:	0800a593 	.word	0x0800a593
 800a4ec:	0800a593 	.word	0x0800a593
 800a4f0:	0800a549 	.word	0x0800a549
 800a4f4:	0800a557 	.word	0x0800a557
 800a4f8:	0800a593 	.word	0x0800a593
 800a4fc:	0800a593 	.word	0x0800a593
 800a500:	0800a593 	.word	0x0800a593
 800a504:	0800a593 	.word	0x0800a593
 800a508:	0800a557 	.word	0x0800a557
 800a50c:	0800a593 	.word	0x0800a593
 800a510:	0800a593 	.word	0x0800a593
 800a514:	0800a593 	.word	0x0800a593
 800a518:	0800a593 	.word	0x0800a593
 800a51c:	0800a593 	.word	0x0800a593
 800a520:	0800a593 	.word	0x0800a593
 800a524:	0800a593 	.word	0x0800a593
 800a528:	0800a593 	.word	0x0800a593
 800a52c:	0800a593 	.word	0x0800a593
 800a530:	0800a565 	.word	0x0800a565
 800a534:	0800a593 	.word	0x0800a593
 800a538:	0800a557 	.word	0x0800a557
 800a53c:	0800a593 	.word	0x0800a593
 800a540:	0800a593 	.word	0x0800a593
 800a544:	0800a585 	.word	0x0800a585
			{
			  case 'c':
		  		  va_arg(va, int);
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	3304      	adds	r3, #4
 800a54c:	603b      	str	r3, [r7, #0]
				  ++length;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	3301      	adds	r3, #1
 800a552:	60fb      	str	r3, [r7, #12]
				  break;
 800a554:	e025      	b.n	800a5a2 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	330b      	adds	r3, #11
 800a55a:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	3304      	adds	r3, #4
 800a560:	603b      	str	r3, [r7, #0]
				  break;
 800a562:	e01e      	b.n	800a5a2 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	1d1a      	adds	r2, r3, #4
 800a568:	603a      	str	r2, [r7, #0]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 800a56e:	e002      	b.n	800a576 <ts_formatlength+0xe2>
			  			  ++length;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	3301      	adds	r3, #1
 800a574:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	1c5a      	adds	r2, r3, #1
 800a57a:	60ba      	str	r2, [r7, #8]
 800a57c:	781b      	ldrb	r3, [r3, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d1f6      	bne.n	800a570 <ts_formatlength+0xdc>
			  	  }
				  break;
 800a582:	e00e      	b.n	800a5a2 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	3308      	adds	r3, #8
 800a588:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	3304      	adds	r3, #4
 800a58e:	603b      	str	r3, [r7, #0]
				  break;
 800a590:	e007      	b.n	800a5a2 <ts_formatlength+0x10e>
			  default:
				  ++length;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	3301      	adds	r3, #1
 800a596:	60fb      	str	r3, [r7, #12]
				  break;
 800a598:	bf00      	nop
 800a59a:	e002      	b.n	800a5a2 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	3301      	adds	r3, #1
 800a5a0:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	607b      	str	r3, [r7, #4]
	while (*fmt)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	f47f af79 	bne.w	800a4a4 <ts_formatlength+0x10>
	}
	return length;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3714      	adds	r7, #20
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <HAL_Serial_Print>:

int HAL_Serial_Print(HAL_Serial_Handler * hserial,const char *fmt, ...)
{
 800a5c0:	b40e      	push	{r1, r2, r3}
 800a5c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a5c6:	b086      	sub	sp, #24
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
	int length = 0;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	617b      	str	r3, [r7, #20]
	va_list va;
	va_start(va, fmt);
 800a5d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a5d4:	60bb      	str	r3, [r7, #8]
	length = ts_formatlength(fmt, va);
 800a5d6:	68b9      	ldr	r1, [r7, #8]
 800a5d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800a5da:	f7ff ff5b 	bl	800a494 <ts_formatlength>
 800a5de:	6178      	str	r0, [r7, #20]
	va_end(va);
	{
 800a5e0:	466b      	mov	r3, sp
 800a5e2:	461e      	mov	r6, r3
		char buf[length];
 800a5e4:	6979      	ldr	r1, [r7, #20]
 800a5e6:	1e4b      	subs	r3, r1, #1
 800a5e8:	613b      	str	r3, [r7, #16]
 800a5ea:	460b      	mov	r3, r1
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	f04f 0300 	mov.w	r3, #0
 800a5f2:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800a5f6:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800a5fa:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800a5fe:	460b      	mov	r3, r1
 800a600:	461a      	mov	r2, r3
 800a602:	f04f 0300 	mov.w	r3, #0
 800a606:	00dd      	lsls	r5, r3, #3
 800a608:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a60c:	00d4      	lsls	r4, r2, #3
 800a60e:	460b      	mov	r3, r1
 800a610:	3307      	adds	r3, #7
 800a612:	08db      	lsrs	r3, r3, #3
 800a614:	00db      	lsls	r3, r3, #3
 800a616:	ebad 0d03 	sub.w	sp, sp, r3
 800a61a:	466b      	mov	r3, sp
 800a61c:	3300      	adds	r3, #0
 800a61e:	60fb      	str	r3, [r7, #12]
		va_start(va, fmt);
 800a620:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a624:	60bb      	str	r3, [r7, #8]
		length = ts_formatstring(buf, fmt, va);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	68ba      	ldr	r2, [r7, #8]
 800a62a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a62c:	4618      	mov	r0, r3
 800a62e:	f7ff fe9a 	bl	800a366 <ts_formatstring>
 800a632:	6178      	str	r0, [r7, #20]
		length = HAL_Serial_Write(hserial, (uint8_t*)buf, length);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	697a      	ldr	r2, [r7, #20]
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7ff fdcd 	bl	800a1da <HAL_Serial_Write>
 800a640:	6178      	str	r0, [r7, #20]
 800a642:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 800a644:	697b      	ldr	r3, [r7, #20]
}
 800a646:	4618      	mov	r0, r3
 800a648:	3718      	adds	r7, #24
 800a64a:	46bd      	mov	sp, r7
 800a64c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a650:	b003      	add	sp, #12
 800a652:	4770      	bx	lr

0800a654 <next_speed>:
 */

#include "speed.h"

void next_speed(float * current_speed_ms, float target_speed_ms, float acceleration_mss, float deceleration_mss, uint32_t delta_time_ms )
{
 800a654:	b5b0      	push	{r4, r5, r7, lr}
 800a656:	b086      	sub	sp, #24
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6178      	str	r0, [r7, #20]
 800a65c:	ed87 0a04 	vstr	s0, [r7, #16]
 800a660:	edc7 0a03 	vstr	s1, [r7, #12]
 800a664:	ed87 1a02 	vstr	s2, [r7, #8]
 800a668:	6079      	str	r1, [r7, #4]
	if(*current_speed_ms<target_speed_ms)
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	ed93 7a00 	vldr	s14, [r3]
 800a670:	edd7 7a04 	vldr	s15, [r7, #16]
 800a674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a67c:	d536      	bpl.n	800a6ec <next_speed+0x98>
	{
		*current_speed_ms += (float)delta_time_ms * acceleration_mss / 1000.0;
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	4618      	mov	r0, r3
 800a684:	f7f5 ff0c 	bl	80004a0 <__aeabi_f2d>
 800a688:	4604      	mov	r4, r0
 800a68a:	460d      	mov	r5, r1
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	ee07 3a90 	vmov	s15, r3
 800a692:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a696:	edd7 7a03 	vldr	s15, [r7, #12]
 800a69a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a69e:	ee17 0a90 	vmov	r0, s15
 800a6a2:	f7f5 fefd 	bl	80004a0 <__aeabi_f2d>
 800a6a6:	f04f 0200 	mov.w	r2, #0
 800a6aa:	4b33      	ldr	r3, [pc, #204]	; (800a778 <next_speed+0x124>)
 800a6ac:	f7f6 f876 	bl	800079c <__aeabi_ddiv>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	f7f5 fd94 	bl	80001e4 <__adddf3>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	460c      	mov	r4, r1
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	4621      	mov	r1, r4
 800a6c4:	f7f6 fa18 	bl	8000af8 <__aeabi_d2f>
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	601a      	str	r2, [r3, #0]
		if(*current_speed_ms>target_speed_ms)
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	ed93 7a00 	vldr	s14, [r3]
 800a6d4:	edd7 7a04 	vldr	s15, [r7, #16]
 800a6d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a6dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6e0:	dc00      	bgt.n	800a6e4 <next_speed+0x90>
	{
		*current_speed_ms -= (float)delta_time_ms * deceleration_mss / 1000.0;
		if(*current_speed_ms<target_speed_ms)
			*current_speed_ms = target_speed_ms;
	}
}
 800a6e2:	e044      	b.n	800a76e <next_speed+0x11a>
			*current_speed_ms = target_speed_ms;
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	693a      	ldr	r2, [r7, #16]
 800a6e8:	601a      	str	r2, [r3, #0]
}
 800a6ea:	e040      	b.n	800a76e <next_speed+0x11a>
	else if(*current_speed_ms>target_speed_ms)
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	ed93 7a00 	vldr	s14, [r3]
 800a6f2:	edd7 7a04 	vldr	s15, [r7, #16]
 800a6f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6fe:	dc00      	bgt.n	800a702 <next_speed+0xae>
}
 800a700:	e035      	b.n	800a76e <next_speed+0x11a>
		*current_speed_ms -= (float)delta_time_ms * deceleration_mss / 1000.0;
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4618      	mov	r0, r3
 800a708:	f7f5 feca 	bl	80004a0 <__aeabi_f2d>
 800a70c:	4604      	mov	r4, r0
 800a70e:	460d      	mov	r5, r1
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	ee07 3a90 	vmov	s15, r3
 800a716:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a71a:	edd7 7a02 	vldr	s15, [r7, #8]
 800a71e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a722:	ee17 0a90 	vmov	r0, s15
 800a726:	f7f5 febb 	bl	80004a0 <__aeabi_f2d>
 800a72a:	f04f 0200 	mov.w	r2, #0
 800a72e:	4b12      	ldr	r3, [pc, #72]	; (800a778 <next_speed+0x124>)
 800a730:	f7f6 f834 	bl	800079c <__aeabi_ddiv>
 800a734:	4602      	mov	r2, r0
 800a736:	460b      	mov	r3, r1
 800a738:	4620      	mov	r0, r4
 800a73a:	4629      	mov	r1, r5
 800a73c:	f7f5 fd50 	bl	80001e0 <__aeabi_dsub>
 800a740:	4603      	mov	r3, r0
 800a742:	460c      	mov	r4, r1
 800a744:	4618      	mov	r0, r3
 800a746:	4621      	mov	r1, r4
 800a748:	f7f6 f9d6 	bl	8000af8 <__aeabi_d2f>
 800a74c:	4602      	mov	r2, r0
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	601a      	str	r2, [r3, #0]
		if(*current_speed_ms<target_speed_ms)
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	ed93 7a00 	vldr	s14, [r3]
 800a758:	edd7 7a04 	vldr	s15, [r7, #16]
 800a75c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a764:	d400      	bmi.n	800a768 <next_speed+0x114>
}
 800a766:	e002      	b.n	800a76e <next_speed+0x11a>
			*current_speed_ms = target_speed_ms;
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	693a      	ldr	r2, [r7, #16]
 800a76c:	601a      	str	r2, [r3, #0]
}
 800a76e:	bf00      	nop
 800a770:	3718      	adds	r7, #24
 800a772:	46bd      	mov	sp, r7
 800a774:	bdb0      	pop	{r4, r5, r7, pc}
 800a776:	bf00      	nop
 800a778:	408f4000 	.word	0x408f4000

0800a77c <accelaration_until_distance_left>:

// distance left (m), current speed(m/s), end speed (m/s) ==> acceleration (m/s/s)
float accelaration_until_distance_left(float current_speed_ms, float final_speed_ms, float distance_left_m )
{
 800a77c:	b5b0      	push	{r4, r5, r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	ed87 0a03 	vstr	s0, [r7, #12]
 800a786:	edc7 0a02 	vstr	s1, [r7, #8]
 800a78a:	ed87 1a01 	vstr	s2, [r7, #4]
    if(distance_left_m<=0)
 800a78e:	edd7 7a01 	vldr	s15, [r7, #4]
 800a792:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a79a:	d801      	bhi.n	800a7a0 <accelaration_until_distance_left+0x24>
        return -999.0;
 800a79c:	4b18      	ldr	r3, [pc, #96]	; (800a800 <accelaration_until_distance_left+0x84>)
 800a79e:	e027      	b.n	800a7f0 <accelaration_until_distance_left+0x74>
    else
        return (final_speed_ms*final_speed_ms-current_speed_ms*current_speed_ms)/(2.0*distance_left_m);
 800a7a0:	ed97 7a02 	vldr	s14, [r7, #8]
 800a7a4:	edd7 7a02 	vldr	s15, [r7, #8]
 800a7a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a7ac:	edd7 6a03 	vldr	s13, [r7, #12]
 800a7b0:	edd7 7a03 	vldr	s15, [r7, #12]
 800a7b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a7b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a7bc:	ee17 0a90 	vmov	r0, s15
 800a7c0:	f7f5 fe6e 	bl	80004a0 <__aeabi_f2d>
 800a7c4:	4604      	mov	r4, r0
 800a7c6:	460d      	mov	r5, r1
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f7f5 fe69 	bl	80004a0 <__aeabi_f2d>
 800a7ce:	4602      	mov	r2, r0
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	f7f5 fd07 	bl	80001e4 <__adddf3>
 800a7d6:	4602      	mov	r2, r0
 800a7d8:	460b      	mov	r3, r1
 800a7da:	4620      	mov	r0, r4
 800a7dc:	4629      	mov	r1, r5
 800a7de:	f7f5 ffdd 	bl	800079c <__aeabi_ddiv>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	460c      	mov	r4, r1
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	4621      	mov	r1, r4
 800a7ea:	f7f6 f985 	bl	8000af8 <__aeabi_d2f>
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	ee07 3a90 	vmov	s15, r3
}
 800a7f4:	eeb0 0a67 	vmov.f32	s0, s15
 800a7f8:	3710      	adds	r7, #16
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bdb0      	pop	{r4, r5, r7, pc}
 800a7fe:	bf00      	nop
 800a800:	c479c000 	.word	0xc479c000

0800a804 <accelaration_until_angle_left>:

// evaluate the deceleration (deg/s) from angle_left_deg (deg), current_speed_dps (deg/s), end final_speed_dps (deg/s)
float accelaration_until_angle_left(float current_speed_dps, float final_speed_dps, float angle_left_deg )
{
 800a804:	b5b0      	push	{r4, r5, r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	ed87 0a03 	vstr	s0, [r7, #12]
 800a80e:	edc7 0a02 	vstr	s1, [r7, #8]
 800a812:	ed87 1a01 	vstr	s2, [r7, #4]
    if(angle_left_deg<=0)
 800a816:	edd7 7a01 	vldr	s15, [r7, #4]
 800a81a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a81e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a822:	d801      	bhi.n	800a828 <accelaration_until_angle_left+0x24>
        return -999.0;
 800a824:	4b18      	ldr	r3, [pc, #96]	; (800a888 <accelaration_until_angle_left+0x84>)
 800a826:	e027      	b.n	800a878 <accelaration_until_angle_left+0x74>
    else
        return (final_speed_dps*final_speed_dps-current_speed_dps*current_speed_dps)/(2.0*angle_left_deg);
 800a828:	ed97 7a02 	vldr	s14, [r7, #8]
 800a82c:	edd7 7a02 	vldr	s15, [r7, #8]
 800a830:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a834:	edd7 6a03 	vldr	s13, [r7, #12]
 800a838:	edd7 7a03 	vldr	s15, [r7, #12]
 800a83c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a840:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a844:	ee17 0a90 	vmov	r0, s15
 800a848:	f7f5 fe2a 	bl	80004a0 <__aeabi_f2d>
 800a84c:	4604      	mov	r4, r0
 800a84e:	460d      	mov	r5, r1
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f7f5 fe25 	bl	80004a0 <__aeabi_f2d>
 800a856:	4602      	mov	r2, r0
 800a858:	460b      	mov	r3, r1
 800a85a:	f7f5 fcc3 	bl	80001e4 <__adddf3>
 800a85e:	4602      	mov	r2, r0
 800a860:	460b      	mov	r3, r1
 800a862:	4620      	mov	r0, r4
 800a864:	4629      	mov	r1, r5
 800a866:	f7f5 ff99 	bl	800079c <__aeabi_ddiv>
 800a86a:	4603      	mov	r3, r0
 800a86c:	460c      	mov	r4, r1
 800a86e:	4618      	mov	r0, r3
 800a870:	4621      	mov	r1, r4
 800a872:	f7f6 f941 	bl	8000af8 <__aeabi_d2f>
 800a876:	4603      	mov	r3, r0
 800a878:	ee07 3a90 	vmov	s15, r3
}
 800a87c:	eeb0 0a67 	vmov.f32	s0, s15
 800a880:	3710      	adds	r7, #16
 800a882:	46bd      	mov	sp, r7
 800a884:	bdb0      	pop	{r4, r5, r7, pc}
 800a886:	bf00      	nop
 800a888:	c479c000 	.word	0xc479c000

0800a88c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a890:	2003      	movs	r0, #3
 800a892:	f7f7 f831 	bl	80018f8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800a896:	2200      	movs	r2, #0
 800a898:	2100      	movs	r1, #0
 800a89a:	f06f 000b 	mvn.w	r0, #11
 800a89e:	f7f7 f836 	bl	800190e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	f06f 000a 	mvn.w	r0, #10
 800a8aa:	f7f7 f830 	bl	800190e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	f06f 0009 	mvn.w	r0, #9
 800a8b6:	f7f7 f82a 	bl	800190e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	2100      	movs	r1, #0
 800a8be:	f06f 0004 	mvn.w	r0, #4
 800a8c2:	f7f7 f824 	bl	800190e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	f06f 0003 	mvn.w	r0, #3
 800a8ce:	f7f7 f81e 	bl	800190e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	f06f 0001 	mvn.w	r0, #1
 800a8da:	f7f7 f818 	bl	800190e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800a8de:	2200      	movs	r2, #0
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e6:	f7f7 f812 	bl	800190e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a8ea:	bf00      	nop
 800a8ec:	bd80      	pop	{r7, pc}
	...

0800a8f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b088      	sub	sp, #32
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a29      	ldr	r2, [pc, #164]	; (800a9a4 <HAL_ADC_MspInit+0xb4>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d14b      	bne.n	800a99a <HAL_ADC_MspInit+0xaa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a902:	2300      	movs	r3, #0
 800a904:	60bb      	str	r3, [r7, #8]
 800a906:	4a28      	ldr	r2, [pc, #160]	; (800a9a8 <HAL_ADC_MspInit+0xb8>)
 800a908:	4b27      	ldr	r3, [pc, #156]	; (800a9a8 <HAL_ADC_MspInit+0xb8>)
 800a90a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a90c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a910:	6453      	str	r3, [r2, #68]	; 0x44
 800a912:	4b25      	ldr	r3, [pc, #148]	; (800a9a8 <HAL_ADC_MspInit+0xb8>)
 800a914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a91a:	60bb      	str	r3, [r7, #8]
 800a91c:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800a91e:	2301      	movs	r3, #1
 800a920:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a922:	2303      	movs	r3, #3
 800a924:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a926:	2300      	movs	r3, #0
 800a928:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a92a:	f107 030c 	add.w	r3, r7, #12
 800a92e:	4619      	mov	r1, r3
 800a930:	481e      	ldr	r0, [pc, #120]	; (800a9ac <HAL_ADC_MspInit+0xbc>)
 800a932:	f7f7 fbdd 	bl	80020f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800a936:	4b1e      	ldr	r3, [pc, #120]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a938:	4a1e      	ldr	r2, [pc, #120]	; (800a9b4 <HAL_ADC_MspInit+0xc4>)
 800a93a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800a93c:	4b1c      	ldr	r3, [pc, #112]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a93e:	2200      	movs	r2, #0
 800a940:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a942:	4b1b      	ldr	r3, [pc, #108]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a944:	2200      	movs	r2, #0
 800a946:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a948:	4b19      	ldr	r3, [pc, #100]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a94a:	2200      	movs	r2, #0
 800a94c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800a94e:	4b18      	ldr	r3, [pc, #96]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a950:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a954:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a956:	4b16      	ldr	r3, [pc, #88]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a958:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a95c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a95e:	4b14      	ldr	r3, [pc, #80]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a960:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a964:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800a966:	4b12      	ldr	r3, [pc, #72]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a968:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a96c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800a96e:	4b10      	ldr	r3, [pc, #64]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a970:	2200      	movs	r2, #0
 800a972:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a974:	4b0e      	ldr	r3, [pc, #56]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a976:	2200      	movs	r2, #0
 800a978:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800a97a:	480d      	ldr	r0, [pc, #52]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a97c:	f7f7 f820 	bl	80019c0 <HAL_DMA_Init>
 800a980:	4603      	mov	r3, r0
 800a982:	2b00      	cmp	r3, #0
 800a984:	d003      	beq.n	800a98e <HAL_ADC_MspInit+0x9e>
    {
      _Error_Handler(__FILE__, __LINE__);
 800a986:	2176      	movs	r1, #118	; 0x76
 800a988:	480b      	ldr	r0, [pc, #44]	; (800a9b8 <HAL_ADC_MspInit+0xc8>)
 800a98a:	f7fe f86f 	bl	8008a6c <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	4a07      	ldr	r2, [pc, #28]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a992:	639a      	str	r2, [r3, #56]	; 0x38
 800a994:	4a06      	ldr	r2, [pc, #24]	; (800a9b0 <HAL_ADC_MspInit+0xc0>)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800a99a:	bf00      	nop
 800a99c:	3720      	adds	r7, #32
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}
 800a9a2:	bf00      	nop
 800a9a4:	40012000 	.word	0x40012000
 800a9a8:	40023800 	.word	0x40023800
 800a9ac:	40020800 	.word	0x40020800
 800a9b0:	20000fe4 	.word	0x20000fe4
 800a9b4:	40026410 	.word	0x40026410
 800a9b8:	0800cd00 	.word	0x0800cd00

0800a9bc <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b088      	sub	sp, #32
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4a12      	ldr	r2, [pc, #72]	; (800aa14 <HAL_I2C_MspInit+0x58>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d11e      	bne.n	800aa0c <HAL_I2C_MspInit+0x50>
  
    /**I2C1 GPIO Configuration    
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800a9ce:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800a9d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a9d4:	2312      	movs	r3, #18
 800a9d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a9d8:	2301      	movs	r3, #1
 800a9da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9dc:	2303      	movs	r3, #3
 800a9de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a9e0:	2304      	movs	r3, #4
 800a9e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a9e4:	f107 030c 	add.w	r3, r7, #12
 800a9e8:	4619      	mov	r1, r3
 800a9ea:	480b      	ldr	r0, [pc, #44]	; (800aa18 <HAL_I2C_MspInit+0x5c>)
 800a9ec:	f7f7 fb80 	bl	80020f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	60bb      	str	r3, [r7, #8]
 800a9f4:	4a09      	ldr	r2, [pc, #36]	; (800aa1c <HAL_I2C_MspInit+0x60>)
 800a9f6:	4b09      	ldr	r3, [pc, #36]	; (800aa1c <HAL_I2C_MspInit+0x60>)
 800a9f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a9fe:	6413      	str	r3, [r2, #64]	; 0x40
 800aa00:	4b06      	ldr	r3, [pc, #24]	; (800aa1c <HAL_I2C_MspInit+0x60>)
 800aa02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa08:	60bb      	str	r3, [r7, #8]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800aa0c:	bf00      	nop
 800aa0e:	3720      	adds	r7, #32
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}
 800aa14:	40005400 	.word	0x40005400
 800aa18:	40020400 	.word	0x40020400
 800aa1c:	40023800 	.word	0x40023800

0800aa20 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b08c      	sub	sp, #48	; 0x30
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM1)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	4a3c      	ldr	r2, [pc, #240]	; (800ab20 <HAL_TIM_Base_MspInit+0x100>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d10e      	bne.n	800aa50 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800aa32:	2300      	movs	r3, #0
 800aa34:	61bb      	str	r3, [r7, #24]
 800aa36:	4a3b      	ldr	r2, [pc, #236]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aa38:	4b3a      	ldr	r3, [pc, #232]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aa3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa3c:	f043 0301 	orr.w	r3, r3, #1
 800aa40:	6453      	str	r3, [r2, #68]	; 0x44
 800aa42:	4b38      	ldr	r3, [pc, #224]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aa44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa46:	f003 0301 	and.w	r3, r3, #1
 800aa4a:	61bb      	str	r3, [r7, #24]
 800aa4c:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 800aa4e:	e062      	b.n	800ab16 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a34      	ldr	r2, [pc, #208]	; (800ab28 <HAL_TIM_Base_MspInit+0x108>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d126      	bne.n	800aaa8 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	617b      	str	r3, [r7, #20]
 800aa5e:	4a31      	ldr	r2, [pc, #196]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aa60:	4b30      	ldr	r3, [pc, #192]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aa62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa64:	f043 0302 	orr.w	r3, r3, #2
 800aa68:	6413      	str	r3, [r2, #64]	; 0x40
 800aa6a:	4b2e      	ldr	r3, [pc, #184]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aa6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa6e:	f003 0302 	and.w	r3, r3, #2
 800aa72:	617b      	str	r3, [r7, #20]
 800aa74:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800aa76:	2340      	movs	r3, #64	; 0x40
 800aa78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa7a:	2302      	movs	r3, #2
 800aa7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aa82:	2300      	movs	r3, #0
 800aa84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800aa86:	2302      	movs	r3, #2
 800aa88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa8a:	f107 031c 	add.w	r3, r7, #28
 800aa8e:	4619      	mov	r1, r3
 800aa90:	4826      	ldr	r0, [pc, #152]	; (800ab2c <HAL_TIM_Base_MspInit+0x10c>)
 800aa92:	f7f7 fb2d 	bl	80020f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800aa96:	2200      	movs	r2, #0
 800aa98:	2100      	movs	r1, #0
 800aa9a:	201d      	movs	r0, #29
 800aa9c:	f7f6 ff37 	bl	800190e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800aaa0:	201d      	movs	r0, #29
 800aaa2:	f7f6 ff50 	bl	8001946 <HAL_NVIC_EnableIRQ>
}
 800aaa6:	e036      	b.n	800ab16 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a20      	ldr	r2, [pc, #128]	; (800ab30 <HAL_TIM_Base_MspInit+0x110>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d11e      	bne.n	800aaf0 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800aab2:	2300      	movs	r3, #0
 800aab4:	613b      	str	r3, [r7, #16]
 800aab6:	4a1b      	ldr	r2, [pc, #108]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aab8:	4b1a      	ldr	r3, [pc, #104]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aaba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aabc:	f043 0304 	orr.w	r3, r3, #4
 800aac0:	6413      	str	r3, [r2, #64]	; 0x40
 800aac2:	4b18      	ldr	r3, [pc, #96]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800aac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aac6:	f003 0304 	and.w	r3, r3, #4
 800aaca:	613b      	str	r3, [r7, #16]
 800aacc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800aace:	2340      	movs	r3, #64	; 0x40
 800aad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aad2:	2302      	movs	r3, #2
 800aad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aad6:	2300      	movs	r3, #0
 800aad8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aada:	2300      	movs	r3, #0
 800aadc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800aade:	2302      	movs	r3, #2
 800aae0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800aae2:	f107 031c 	add.w	r3, r7, #28
 800aae6:	4619      	mov	r1, r3
 800aae8:	4812      	ldr	r0, [pc, #72]	; (800ab34 <HAL_TIM_Base_MspInit+0x114>)
 800aaea:	f7f7 fb01 	bl	80020f0 <HAL_GPIO_Init>
}
 800aaee:	e012      	b.n	800ab16 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM14)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a10      	ldr	r2, [pc, #64]	; (800ab38 <HAL_TIM_Base_MspInit+0x118>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	d10d      	bne.n	800ab16 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800aafa:	2300      	movs	r3, #0
 800aafc:	60fb      	str	r3, [r7, #12]
 800aafe:	4a09      	ldr	r2, [pc, #36]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800ab00:	4b08      	ldr	r3, [pc, #32]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800ab02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab08:	6413      	str	r3, [r2, #64]	; 0x40
 800ab0a:	4b06      	ldr	r3, [pc, #24]	; (800ab24 <HAL_TIM_Base_MspInit+0x104>)
 800ab0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab12:	60fb      	str	r3, [r7, #12]
 800ab14:	68fb      	ldr	r3, [r7, #12]
}
 800ab16:	bf00      	nop
 800ab18:	3730      	adds	r7, #48	; 0x30
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}
 800ab1e:	bf00      	nop
 800ab20:	40010000 	.word	0x40010000
 800ab24:	40023800 	.word	0x40023800
 800ab28:	40000400 	.word	0x40000400
 800ab2c:	40020000 	.word	0x40020000
 800ab30:	40000800 	.word	0x40000800
 800ab34:	40020400 	.word	0x40020400
 800ab38:	40002000 	.word	0x40002000

0800ab3c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b08a      	sub	sp, #40	; 0x28
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_encoder->Instance==TIM2)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab4c:	d12f      	bne.n	800abae <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ab4e:	2300      	movs	r3, #0
 800ab50:	613b      	str	r3, [r7, #16]
 800ab52:	4a2a      	ldr	r2, [pc, #168]	; (800abfc <HAL_TIM_Encoder_MspInit+0xc0>)
 800ab54:	4b29      	ldr	r3, [pc, #164]	; (800abfc <HAL_TIM_Encoder_MspInit+0xc0>)
 800ab56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab58:	f043 0301 	orr.w	r3, r3, #1
 800ab5c:	6413      	str	r3, [r2, #64]	; 0x40
 800ab5e:	4b27      	ldr	r3, [pc, #156]	; (800abfc <HAL_TIM_Encoder_MspInit+0xc0>)
 800ab60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab62:	f003 0301 	and.w	r3, r3, #1
 800ab66:	613b      	str	r3, [r7, #16]
 800ab68:	693b      	ldr	r3, [r7, #16]
  
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800ab6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ab6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab70:	2302      	movs	r3, #2
 800ab72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab74:	2300      	movs	r3, #0
 800ab76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ab80:	f107 0314 	add.w	r3, r7, #20
 800ab84:	4619      	mov	r1, r3
 800ab86:	481e      	ldr	r0, [pc, #120]	; (800ac00 <HAL_TIM_Encoder_MspInit+0xc4>)
 800ab88:	f7f7 fab2 	bl	80020f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800ab8c:	2308      	movs	r3, #8
 800ab8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab90:	2302      	movs	r3, #2
 800ab92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab94:	2300      	movs	r3, #0
 800ab96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ab98:	2300      	movs	r3, #0
 800ab9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800aba0:	f107 0314 	add.w	r3, r7, #20
 800aba4:	4619      	mov	r1, r3
 800aba6:	4817      	ldr	r0, [pc, #92]	; (800ac04 <HAL_TIM_Encoder_MspInit+0xc8>)
 800aba8:	f7f7 faa2 	bl	80020f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800abac:	e022      	b.n	800abf4 <HAL_TIM_Encoder_MspInit+0xb8>
  else if(htim_encoder->Instance==TIM5)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	4a15      	ldr	r2, [pc, #84]	; (800ac08 <HAL_TIM_Encoder_MspInit+0xcc>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d11d      	bne.n	800abf4 <HAL_TIM_Encoder_MspInit+0xb8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800abb8:	2300      	movs	r3, #0
 800abba:	60fb      	str	r3, [r7, #12]
 800abbc:	4a0f      	ldr	r2, [pc, #60]	; (800abfc <HAL_TIM_Encoder_MspInit+0xc0>)
 800abbe:	4b0f      	ldr	r3, [pc, #60]	; (800abfc <HAL_TIM_Encoder_MspInit+0xc0>)
 800abc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abc2:	f043 0308 	orr.w	r3, r3, #8
 800abc6:	6413      	str	r3, [r2, #64]	; 0x40
 800abc8:	4b0c      	ldr	r3, [pc, #48]	; (800abfc <HAL_TIM_Encoder_MspInit+0xc0>)
 800abca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abcc:	f003 0308 	and.w	r3, r3, #8
 800abd0:	60fb      	str	r3, [r7, #12]
 800abd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800abd4:	2303      	movs	r3, #3
 800abd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abd8:	2302      	movs	r3, #2
 800abda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abdc:	2300      	movs	r3, #0
 800abde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800abe0:	2300      	movs	r3, #0
 800abe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800abe4:	2302      	movs	r3, #2
 800abe6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800abe8:	f107 0314 	add.w	r3, r7, #20
 800abec:	4619      	mov	r1, r3
 800abee:	4804      	ldr	r0, [pc, #16]	; (800ac00 <HAL_TIM_Encoder_MspInit+0xc4>)
 800abf0:	f7f7 fa7e 	bl	80020f0 <HAL_GPIO_Init>
}
 800abf4:	bf00      	nop
 800abf6:	3728      	adds	r7, #40	; 0x28
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	40023800 	.word	0x40023800
 800ac00:	40020000 	.word	0x40020000
 800ac04:	40020400 	.word	0x40020400
 800ac08:	40000c00 	.word	0x40000c00

0800ac0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b088      	sub	sp, #32
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4a0b      	ldr	r2, [pc, #44]	; (800ac48 <HAL_TIM_MspPostInit+0x3c>)
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d110      	bne.n	800ac40 <HAL_TIM_MspPostInit+0x34>
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = M2_PWM_Pin|M1_PWM_Pin;
 800ac1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ac22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac24:	2302      	movs	r3, #2
 800ac26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac28:	2300      	movs	r3, #0
 800ac2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800ac30:	2301      	movs	r3, #1
 800ac32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac34:	f107 030c 	add.w	r3, r7, #12
 800ac38:	4619      	mov	r1, r3
 800ac3a:	4804      	ldr	r0, [pc, #16]	; (800ac4c <HAL_TIM_MspPostInit+0x40>)
 800ac3c:	f7f7 fa58 	bl	80020f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800ac40:	bf00      	nop
 800ac42:	3720      	adds	r7, #32
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	40010000 	.word	0x40010000
 800ac4c:	40020000 	.word	0x40020000

0800ac50 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b088      	sub	sp, #32
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4a48      	ldr	r2, [pc, #288]	; (800ad80 <HAL_UART_MspInit+0x130>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	f040 8089 	bne.w	800ad76 <HAL_UART_MspInit+0x126>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800ac64:	2300      	movs	r3, #0
 800ac66:	60bb      	str	r3, [r7, #8]
 800ac68:	4a46      	ldr	r2, [pc, #280]	; (800ad84 <HAL_UART_MspInit+0x134>)
 800ac6a:	4b46      	ldr	r3, [pc, #280]	; (800ad84 <HAL_UART_MspInit+0x134>)
 800ac6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ac72:	6413      	str	r3, [r2, #64]	; 0x40
 800ac74:	4b43      	ldr	r3, [pc, #268]	; (800ad84 <HAL_UART_MspInit+0x134>)
 800ac76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac7c:	60bb      	str	r3, [r7, #8]
 800ac7e:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800ac80:	230c      	movs	r3, #12
 800ac82:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac84:	2302      	movs	r3, #2
 800ac86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac8c:	2303      	movs	r3, #3
 800ac8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ac90:	2307      	movs	r3, #7
 800ac92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac94:	f107 030c 	add.w	r3, r7, #12
 800ac98:	4619      	mov	r1, r3
 800ac9a:	483b      	ldr	r0, [pc, #236]	; (800ad88 <HAL_UART_MspInit+0x138>)
 800ac9c:	f7f7 fa28 	bl	80020f0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800aca0:	4b3a      	ldr	r3, [pc, #232]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800aca2:	4a3b      	ldr	r2, [pc, #236]	; (800ad90 <HAL_UART_MspInit+0x140>)
 800aca4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800aca6:	4b39      	ldr	r3, [pc, #228]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800aca8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800acac:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800acae:	4b37      	ldr	r3, [pc, #220]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acb0:	2200      	movs	r2, #0
 800acb2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800acb4:	4b35      	ldr	r3, [pc, #212]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acb6:	2200      	movs	r2, #0
 800acb8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800acba:	4b34      	ldr	r3, [pc, #208]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800acc0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800acc2:	4b32      	ldr	r3, [pc, #200]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acc4:	2200      	movs	r2, #0
 800acc6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800acc8:	4b30      	ldr	r3, [pc, #192]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acca:	2200      	movs	r2, #0
 800accc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800acce:	4b2f      	ldr	r3, [pc, #188]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800acd4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800acd6:	4b2d      	ldr	r3, [pc, #180]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acd8:	2200      	movs	r2, #0
 800acda:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800acdc:	4b2b      	ldr	r3, [pc, #172]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acde:	2200      	movs	r2, #0
 800ace0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800ace2:	482a      	ldr	r0, [pc, #168]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800ace4:	f7f6 fe6c 	bl	80019c0 <HAL_DMA_Init>
 800ace8:	4603      	mov	r3, r0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d004      	beq.n	800acf8 <HAL_UART_MspInit+0xa8>
    {
      _Error_Handler(__FILE__, __LINE__);
 800acee:	f240 2106 	movw	r1, #518	; 0x206
 800acf2:	4828      	ldr	r0, [pc, #160]	; (800ad94 <HAL_UART_MspInit+0x144>)
 800acf4:	f7fd feba 	bl	8008a6c <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	4a24      	ldr	r2, [pc, #144]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800acfc:	635a      	str	r2, [r3, #52]	; 0x34
 800acfe:	4a23      	ldr	r2, [pc, #140]	; (800ad8c <HAL_UART_MspInit+0x13c>)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800ad04:	4b24      	ldr	r3, [pc, #144]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad06:	4a25      	ldr	r2, [pc, #148]	; (800ad9c <HAL_UART_MspInit+0x14c>)
 800ad08:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800ad0a:	4b23      	ldr	r3, [pc, #140]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ad10:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ad12:	4b21      	ldr	r3, [pc, #132]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad14:	2240      	movs	r2, #64	; 0x40
 800ad16:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ad18:	4b1f      	ldr	r3, [pc, #124]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ad1e:	4b1e      	ldr	r3, [pc, #120]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ad24:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ad26:	4b1c      	ldr	r3, [pc, #112]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad28:	2200      	movs	r2, #0
 800ad2a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ad2c:	4b1a      	ldr	r3, [pc, #104]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad2e:	2200      	movs	r2, #0
 800ad30:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800ad32:	4b19      	ldr	r3, [pc, #100]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad34:	2200      	movs	r2, #0
 800ad36:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ad38:	4b17      	ldr	r3, [pc, #92]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ad3e:	4b16      	ldr	r3, [pc, #88]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad40:	2200      	movs	r2, #0
 800ad42:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800ad44:	4814      	ldr	r0, [pc, #80]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad46:	f7f6 fe3b 	bl	80019c0 <HAL_DMA_Init>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d004      	beq.n	800ad5a <HAL_UART_MspInit+0x10a>
    {
      _Error_Handler(__FILE__, __LINE__);
 800ad50:	f44f 7106 	mov.w	r1, #536	; 0x218
 800ad54:	480f      	ldr	r0, [pc, #60]	; (800ad94 <HAL_UART_MspInit+0x144>)
 800ad56:	f7fd fe89 	bl	8008a6c <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a0e      	ldr	r2, [pc, #56]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad5e:	631a      	str	r2, [r3, #48]	; 0x30
 800ad60:	4a0d      	ldr	r2, [pc, #52]	; (800ad98 <HAL_UART_MspInit+0x148>)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800ad66:	2200      	movs	r2, #0
 800ad68:	2100      	movs	r1, #0
 800ad6a:	2026      	movs	r0, #38	; 0x26
 800ad6c:	f7f6 fdcf 	bl	800190e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800ad70:	2026      	movs	r0, #38	; 0x26
 800ad72:	f7f6 fde8 	bl	8001946 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800ad76:	bf00      	nop
 800ad78:	3720      	adds	r7, #32
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}
 800ad7e:	bf00      	nop
 800ad80:	40004400 	.word	0x40004400
 800ad84:	40023800 	.word	0x40023800
 800ad88:	40020000 	.word	0x40020000
 800ad8c:	20000a7c 	.word	0x20000a7c
 800ad90:	40026088 	.word	0x40026088
 800ad94:	0800cd00 	.word	0x0800cd00
 800ad98:	20000d04 	.word	0x20000d04
 800ad9c:	400260a0 	.word	0x400260a0

0800ada0 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 800ada0:	b480      	push	{r7}
 800ada2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800ada4:	bf00      	nop
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr

0800adae <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800adae:	b480      	push	{r7}
 800adb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800adb2:	e7fe      	b.n	800adb2 <HardFault_Handler+0x4>

0800adb4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800adb4:	b480      	push	{r7}
 800adb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800adb8:	e7fe      	b.n	800adb8 <MemManage_Handler+0x4>

0800adba <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800adba:	b480      	push	{r7}
 800adbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800adbe:	e7fe      	b.n	800adbe <BusFault_Handler+0x4>

0800adc0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800adc0:	b480      	push	{r7}
 800adc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800adc4:	e7fe      	b.n	800adc4 <UsageFault_Handler+0x4>

0800adc6 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 800adc6:	b480      	push	{r7}
 800adc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800adca:	bf00      	nop
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800add4:	b480      	push	{r7}
 800add6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800add8:	bf00      	nop
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr

0800ade2 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800ade2:	b480      	push	{r7}
 800ade4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ade6:	bf00      	nop
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr

0800adf0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800adf4:	f7f6 f8aa 	bl	8000f4c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800adf8:	f7f6 fddc 	bl	80019b4 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800adfc:	bf00      	nop
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <DMA1_Stream5_IRQHandler>:

/**
* @brief This function handles DMA1 stream5 global interrupt.
*/
void DMA1_Stream5_IRQHandler(void)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800ae04:	4802      	ldr	r0, [pc, #8]	; (800ae10 <DMA1_Stream5_IRQHandler+0x10>)
 800ae06:	f7f6 ff0b 	bl	8001c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800ae0a:	bf00      	nop
 800ae0c:	bd80      	pop	{r7, pc}
 800ae0e:	bf00      	nop
 800ae10:	20000a7c 	.word	0x20000a7c

0800ae14 <DMA1_Stream6_IRQHandler>:

/**
* @brief This function handles DMA1 stream6 global interrupt.
*/
void DMA1_Stream6_IRQHandler(void)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800ae18:	4802      	ldr	r0, [pc, #8]	; (800ae24 <DMA1_Stream6_IRQHandler+0x10>)
 800ae1a:	f7f6 ff01 	bl	8001c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800ae1e:	bf00      	nop
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	bf00      	nop
 800ae24:	20000d04 	.word	0x20000d04

0800ae28 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800ae2c:	4802      	ldr	r0, [pc, #8]	; (800ae38 <TIM3_IRQHandler+0x10>)
 800ae2e:	f7f9 f894 	bl	8003f5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800ae32:	bf00      	nop
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	20000c80 	.word	0x20000c80

0800ae3c <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800ae40:	4802      	ldr	r0, [pc, #8]	; (800ae4c <USART2_IRQHandler+0x10>)
 800ae42:	f7fa fb1d 	bl	8005480 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800ae46:	bf00      	nop
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	200010e0 	.word	0x200010e0

0800ae50 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800ae54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ae58:	f7f7 fafe 	bl	8002458 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800ae5c:	bf00      	nop
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800ae64:	4802      	ldr	r0, [pc, #8]	; (800ae70 <DMA2_Stream0_IRQHandler+0x10>)
 800ae66:	f7f6 fedb 	bl	8001c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800ae6a:	bf00      	nop
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	20000fe4 	.word	0x20000fe4

0800ae74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ae74:	b480      	push	{r7}
 800ae76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ae78:	4a16      	ldr	r2, [pc, #88]	; (800aed4 <SystemInit+0x60>)
 800ae7a:	4b16      	ldr	r3, [pc, #88]	; (800aed4 <SystemInit+0x60>)
 800ae7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ae84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800ae88:	4a13      	ldr	r2, [pc, #76]	; (800aed8 <SystemInit+0x64>)
 800ae8a:	4b13      	ldr	r3, [pc, #76]	; (800aed8 <SystemInit+0x64>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f043 0301 	orr.w	r3, r3, #1
 800ae92:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800ae94:	4b10      	ldr	r3, [pc, #64]	; (800aed8 <SystemInit+0x64>)
 800ae96:	2200      	movs	r2, #0
 800ae98:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800ae9a:	4a0f      	ldr	r2, [pc, #60]	; (800aed8 <SystemInit+0x64>)
 800ae9c:	4b0e      	ldr	r3, [pc, #56]	; (800aed8 <SystemInit+0x64>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800aea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aea8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800aeaa:	4b0b      	ldr	r3, [pc, #44]	; (800aed8 <SystemInit+0x64>)
 800aeac:	4a0b      	ldr	r2, [pc, #44]	; (800aedc <SystemInit+0x68>)
 800aeae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800aeb0:	4a09      	ldr	r2, [pc, #36]	; (800aed8 <SystemInit+0x64>)
 800aeb2:	4b09      	ldr	r3, [pc, #36]	; (800aed8 <SystemInit+0x64>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aeba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800aebc:	4b06      	ldr	r3, [pc, #24]	; (800aed8 <SystemInit+0x64>)
 800aebe:	2200      	movs	r2, #0
 800aec0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800aec2:	4b04      	ldr	r3, [pc, #16]	; (800aed4 <SystemInit+0x60>)
 800aec4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800aec8:	609a      	str	r2, [r3, #8]
#endif
}
 800aeca:	bf00      	nop
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr
 800aed4:	e000ed00 	.word	0xe000ed00
 800aed8:	40023800 	.word	0x40023800
 800aedc:	24003010 	.word	0x24003010

0800aee0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800aee0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800af18 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800aee4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800aee6:	e003      	b.n	800aef0 <LoopCopyDataInit>

0800aee8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800aee8:	4b0c      	ldr	r3, [pc, #48]	; (800af1c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800aeea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800aeec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800aeee:	3104      	adds	r1, #4

0800aef0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800aef0:	480b      	ldr	r0, [pc, #44]	; (800af20 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800aef2:	4b0c      	ldr	r3, [pc, #48]	; (800af24 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800aef4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800aef6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800aef8:	d3f6      	bcc.n	800aee8 <CopyDataInit>
  ldr  r2, =_sbss
 800aefa:	4a0b      	ldr	r2, [pc, #44]	; (800af28 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800aefc:	e002      	b.n	800af04 <LoopFillZerobss>

0800aefe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800aefe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800af00:	f842 3b04 	str.w	r3, [r2], #4

0800af04 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800af04:	4b09      	ldr	r3, [pc, #36]	; (800af2c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800af06:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800af08:	d3f9      	bcc.n	800aefe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800af0a:	f7ff ffb3 	bl	800ae74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800af0e:	f000 f811 	bl	800af34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800af12:	f7fb fe1d 	bl	8006b50 <main>
  bx  lr    
 800af16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800af18:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800af1c:	0800d060 	.word	0x0800d060
  ldr  r0, =_sdata
 800af20:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800af24:	20000934 	.word	0x20000934
  ldr  r2, =_sbss
 800af28:	20000938 	.word	0x20000938
  ldr  r3, = _ebss
 800af2c:	200019b0 	.word	0x200019b0

0800af30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800af30:	e7fe      	b.n	800af30 <ADC_IRQHandler>
	...

0800af34 <__libc_init_array>:
 800af34:	b570      	push	{r4, r5, r6, lr}
 800af36:	4e0d      	ldr	r6, [pc, #52]	; (800af6c <__libc_init_array+0x38>)
 800af38:	4c0d      	ldr	r4, [pc, #52]	; (800af70 <__libc_init_array+0x3c>)
 800af3a:	1ba4      	subs	r4, r4, r6
 800af3c:	10a4      	asrs	r4, r4, #2
 800af3e:	2500      	movs	r5, #0
 800af40:	42a5      	cmp	r5, r4
 800af42:	d109      	bne.n	800af58 <__libc_init_array+0x24>
 800af44:	4e0b      	ldr	r6, [pc, #44]	; (800af74 <__libc_init_array+0x40>)
 800af46:	4c0c      	ldr	r4, [pc, #48]	; (800af78 <__libc_init_array+0x44>)
 800af48:	f001 fe88 	bl	800cc5c <_init>
 800af4c:	1ba4      	subs	r4, r4, r6
 800af4e:	10a4      	asrs	r4, r4, #2
 800af50:	2500      	movs	r5, #0
 800af52:	42a5      	cmp	r5, r4
 800af54:	d105      	bne.n	800af62 <__libc_init_array+0x2e>
 800af56:	bd70      	pop	{r4, r5, r6, pc}
 800af58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800af5c:	4798      	blx	r3
 800af5e:	3501      	adds	r5, #1
 800af60:	e7ee      	b.n	800af40 <__libc_init_array+0xc>
 800af62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800af66:	4798      	blx	r3
 800af68:	3501      	adds	r5, #1
 800af6a:	e7f2      	b.n	800af52 <__libc_init_array+0x1e>
 800af6c:	0800d058 	.word	0x0800d058
 800af70:	0800d058 	.word	0x0800d058
 800af74:	0800d058 	.word	0x0800d058
 800af78:	0800d05c 	.word	0x0800d05c

0800af7c <memcpy>:
 800af7c:	b510      	push	{r4, lr}
 800af7e:	1e43      	subs	r3, r0, #1
 800af80:	440a      	add	r2, r1
 800af82:	4291      	cmp	r1, r2
 800af84:	d100      	bne.n	800af88 <memcpy+0xc>
 800af86:	bd10      	pop	{r4, pc}
 800af88:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af90:	e7f7      	b.n	800af82 <memcpy+0x6>

0800af92 <memset>:
 800af92:	4402      	add	r2, r0
 800af94:	4603      	mov	r3, r0
 800af96:	4293      	cmp	r3, r2
 800af98:	d100      	bne.n	800af9c <memset+0xa>
 800af9a:	4770      	bx	lr
 800af9c:	f803 1b01 	strb.w	r1, [r3], #1
 800afa0:	e7f9      	b.n	800af96 <memset+0x4>
 800afa2:	0000      	movs	r0, r0
 800afa4:	0000      	movs	r0, r0
	...

0800afa8 <cos>:
 800afa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afaa:	ec51 0b10 	vmov	r0, r1, d0
 800afae:	4a1e      	ldr	r2, [pc, #120]	; (800b028 <cos+0x80>)
 800afb0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800afb4:	4293      	cmp	r3, r2
 800afb6:	dc06      	bgt.n	800afc6 <cos+0x1e>
 800afb8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800b020 <cos+0x78>
 800afbc:	f000 fe64 	bl	800bc88 <__kernel_cos>
 800afc0:	ec51 0b10 	vmov	r0, r1, d0
 800afc4:	e007      	b.n	800afd6 <cos+0x2e>
 800afc6:	4a19      	ldr	r2, [pc, #100]	; (800b02c <cos+0x84>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	dd09      	ble.n	800afe0 <cos+0x38>
 800afcc:	ee10 2a10 	vmov	r2, s0
 800afd0:	460b      	mov	r3, r1
 800afd2:	f7f5 f905 	bl	80001e0 <__aeabi_dsub>
 800afd6:	ec41 0b10 	vmov	d0, r0, r1
 800afda:	b005      	add	sp, #20
 800afdc:	f85d fb04 	ldr.w	pc, [sp], #4
 800afe0:	4668      	mov	r0, sp
 800afe2:	f000 fbad 	bl	800b740 <__ieee754_rem_pio2>
 800afe6:	f000 0003 	and.w	r0, r0, #3
 800afea:	2801      	cmp	r0, #1
 800afec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800aff0:	ed9d 0b00 	vldr	d0, [sp]
 800aff4:	d007      	beq.n	800b006 <cos+0x5e>
 800aff6:	2802      	cmp	r0, #2
 800aff8:	d00e      	beq.n	800b018 <cos+0x70>
 800affa:	2800      	cmp	r0, #0
 800affc:	d0de      	beq.n	800afbc <cos+0x14>
 800affe:	2001      	movs	r0, #1
 800b000:	f001 fa7a 	bl	800c4f8 <__kernel_sin>
 800b004:	e7dc      	b.n	800afc0 <cos+0x18>
 800b006:	f001 fa77 	bl	800c4f8 <__kernel_sin>
 800b00a:	ec53 2b10 	vmov	r2, r3, d0
 800b00e:	ee10 0a10 	vmov	r0, s0
 800b012:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b016:	e7de      	b.n	800afd6 <cos+0x2e>
 800b018:	f000 fe36 	bl	800bc88 <__kernel_cos>
 800b01c:	e7f5      	b.n	800b00a <cos+0x62>
 800b01e:	bf00      	nop
	...
 800b028:	3fe921fb 	.word	0x3fe921fb
 800b02c:	7fefffff 	.word	0x7fefffff

0800b030 <sin>:
 800b030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b032:	ec51 0b10 	vmov	r0, r1, d0
 800b036:	4a20      	ldr	r2, [pc, #128]	; (800b0b8 <sin+0x88>)
 800b038:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b03c:	4293      	cmp	r3, r2
 800b03e:	dc07      	bgt.n	800b050 <sin+0x20>
 800b040:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800b0b0 <sin+0x80>
 800b044:	2000      	movs	r0, #0
 800b046:	f001 fa57 	bl	800c4f8 <__kernel_sin>
 800b04a:	ec51 0b10 	vmov	r0, r1, d0
 800b04e:	e007      	b.n	800b060 <sin+0x30>
 800b050:	4a1a      	ldr	r2, [pc, #104]	; (800b0bc <sin+0x8c>)
 800b052:	4293      	cmp	r3, r2
 800b054:	dd09      	ble.n	800b06a <sin+0x3a>
 800b056:	ee10 2a10 	vmov	r2, s0
 800b05a:	460b      	mov	r3, r1
 800b05c:	f7f5 f8c0 	bl	80001e0 <__aeabi_dsub>
 800b060:	ec41 0b10 	vmov	d0, r0, r1
 800b064:	b005      	add	sp, #20
 800b066:	f85d fb04 	ldr.w	pc, [sp], #4
 800b06a:	4668      	mov	r0, sp
 800b06c:	f000 fb68 	bl	800b740 <__ieee754_rem_pio2>
 800b070:	f000 0003 	and.w	r0, r0, #3
 800b074:	2801      	cmp	r0, #1
 800b076:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b07a:	ed9d 0b00 	vldr	d0, [sp]
 800b07e:	d004      	beq.n	800b08a <sin+0x5a>
 800b080:	2802      	cmp	r0, #2
 800b082:	d005      	beq.n	800b090 <sin+0x60>
 800b084:	b970      	cbnz	r0, 800b0a4 <sin+0x74>
 800b086:	2001      	movs	r0, #1
 800b088:	e7dd      	b.n	800b046 <sin+0x16>
 800b08a:	f000 fdfd 	bl	800bc88 <__kernel_cos>
 800b08e:	e7dc      	b.n	800b04a <sin+0x1a>
 800b090:	2001      	movs	r0, #1
 800b092:	f001 fa31 	bl	800c4f8 <__kernel_sin>
 800b096:	ec53 2b10 	vmov	r2, r3, d0
 800b09a:	ee10 0a10 	vmov	r0, s0
 800b09e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b0a2:	e7dd      	b.n	800b060 <sin+0x30>
 800b0a4:	f000 fdf0 	bl	800bc88 <__kernel_cos>
 800b0a8:	e7f5      	b.n	800b096 <sin+0x66>
 800b0aa:	bf00      	nop
 800b0ac:	f3af 8000 	nop.w
	...
 800b0b8:	3fe921fb 	.word	0x3fe921fb
 800b0bc:	7fefffff 	.word	0x7fefffff

0800b0c0 <tan>:
 800b0c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0c2:	ec51 0b10 	vmov	r0, r1, d0
 800b0c6:	4a14      	ldr	r2, [pc, #80]	; (800b118 <tan+0x58>)
 800b0c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	dc05      	bgt.n	800b0dc <tan+0x1c>
 800b0d0:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 800b110 <tan+0x50>
 800b0d4:	2001      	movs	r0, #1
 800b0d6:	f001 facb 	bl	800c670 <__kernel_tan>
 800b0da:	e009      	b.n	800b0f0 <tan+0x30>
 800b0dc:	4a0f      	ldr	r2, [pc, #60]	; (800b11c <tan+0x5c>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	dd09      	ble.n	800b0f6 <tan+0x36>
 800b0e2:	ee10 2a10 	vmov	r2, s0
 800b0e6:	460b      	mov	r3, r1
 800b0e8:	f7f5 f87a 	bl	80001e0 <__aeabi_dsub>
 800b0ec:	ec41 0b10 	vmov	d0, r0, r1
 800b0f0:	b005      	add	sp, #20
 800b0f2:	f85d fb04 	ldr.w	pc, [sp], #4
 800b0f6:	4668      	mov	r0, sp
 800b0f8:	f000 fb22 	bl	800b740 <__ieee754_rem_pio2>
 800b0fc:	0040      	lsls	r0, r0, #1
 800b0fe:	f000 0002 	and.w	r0, r0, #2
 800b102:	f1c0 0001 	rsb	r0, r0, #1
 800b106:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b10a:	ed9d 0b00 	vldr	d0, [sp]
 800b10e:	e7e2      	b.n	800b0d6 <tan+0x16>
	...
 800b118:	3fe921fb 	.word	0x3fe921fb
 800b11c:	7fefffff 	.word	0x7fefffff

0800b120 <acos>:
 800b120:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b122:	ed2d 8b02 	vpush	{d8}
 800b126:	4e26      	ldr	r6, [pc, #152]	; (800b1c0 <acos+0xa0>)
 800b128:	b08b      	sub	sp, #44	; 0x2c
 800b12a:	ec55 4b10 	vmov	r4, r5, d0
 800b12e:	f000 f8ab 	bl	800b288 <__ieee754_acos>
 800b132:	f996 3000 	ldrsb.w	r3, [r6]
 800b136:	eeb0 8a40 	vmov.f32	s16, s0
 800b13a:	eef0 8a60 	vmov.f32	s17, s1
 800b13e:	3301      	adds	r3, #1
 800b140:	d036      	beq.n	800b1b0 <acos+0x90>
 800b142:	4622      	mov	r2, r4
 800b144:	462b      	mov	r3, r5
 800b146:	4620      	mov	r0, r4
 800b148:	4629      	mov	r1, r5
 800b14a:	f7f5 fc97 	bl	8000a7c <__aeabi_dcmpun>
 800b14e:	4607      	mov	r7, r0
 800b150:	bb70      	cbnz	r0, 800b1b0 <acos+0x90>
 800b152:	ec45 4b10 	vmov	d0, r4, r5
 800b156:	f001 fc5b 	bl	800ca10 <fabs>
 800b15a:	2200      	movs	r2, #0
 800b15c:	4b19      	ldr	r3, [pc, #100]	; (800b1c4 <acos+0xa4>)
 800b15e:	ec51 0b10 	vmov	r0, r1, d0
 800b162:	f7f5 fc81 	bl	8000a68 <__aeabi_dcmpgt>
 800b166:	b318      	cbz	r0, 800b1b0 <acos+0x90>
 800b168:	2301      	movs	r3, #1
 800b16a:	9300      	str	r3, [sp, #0]
 800b16c:	4816      	ldr	r0, [pc, #88]	; (800b1c8 <acos+0xa8>)
 800b16e:	4b17      	ldr	r3, [pc, #92]	; (800b1cc <acos+0xac>)
 800b170:	9301      	str	r3, [sp, #4]
 800b172:	9708      	str	r7, [sp, #32]
 800b174:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b178:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b17c:	f001 fcd8 	bl	800cb30 <nan>
 800b180:	f996 3000 	ldrsb.w	r3, [r6]
 800b184:	2b02      	cmp	r3, #2
 800b186:	ed8d 0b06 	vstr	d0, [sp, #24]
 800b18a:	d104      	bne.n	800b196 <acos+0x76>
 800b18c:	f001 fd60 	bl	800cc50 <__errno>
 800b190:	2321      	movs	r3, #33	; 0x21
 800b192:	6003      	str	r3, [r0, #0]
 800b194:	e004      	b.n	800b1a0 <acos+0x80>
 800b196:	4668      	mov	r0, sp
 800b198:	f001 fcc6 	bl	800cb28 <matherr>
 800b19c:	2800      	cmp	r0, #0
 800b19e:	d0f5      	beq.n	800b18c <acos+0x6c>
 800b1a0:	9b08      	ldr	r3, [sp, #32]
 800b1a2:	b11b      	cbz	r3, 800b1ac <acos+0x8c>
 800b1a4:	f001 fd54 	bl	800cc50 <__errno>
 800b1a8:	9b08      	ldr	r3, [sp, #32]
 800b1aa:	6003      	str	r3, [r0, #0]
 800b1ac:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b1b0:	eeb0 0a48 	vmov.f32	s0, s16
 800b1b4:	eef0 0a68 	vmov.f32	s1, s17
 800b1b8:	b00b      	add	sp, #44	; 0x2c
 800b1ba:	ecbd 8b02 	vpop	{d8}
 800b1be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1c0:	200008cc 	.word	0x200008cc
 800b1c4:	3ff00000 	.word	0x3ff00000
 800b1c8:	0800ce6c 	.word	0x0800ce6c
 800b1cc:	0800ce68 	.word	0x0800ce68

0800b1d0 <sqrt>:
 800b1d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1d4:	ed2d 8b02 	vpush	{d8}
 800b1d8:	b08b      	sub	sp, #44	; 0x2c
 800b1da:	ec55 4b10 	vmov	r4, r5, d0
 800b1de:	f000 fca1 	bl	800bb24 <__ieee754_sqrt>
 800b1e2:	4b26      	ldr	r3, [pc, #152]	; (800b27c <sqrt+0xac>)
 800b1e4:	eeb0 8a40 	vmov.f32	s16, s0
 800b1e8:	eef0 8a60 	vmov.f32	s17, s1
 800b1ec:	f993 6000 	ldrsb.w	r6, [r3]
 800b1f0:	1c73      	adds	r3, r6, #1
 800b1f2:	d02a      	beq.n	800b24a <sqrt+0x7a>
 800b1f4:	4622      	mov	r2, r4
 800b1f6:	462b      	mov	r3, r5
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	4629      	mov	r1, r5
 800b1fc:	f7f5 fc3e 	bl	8000a7c <__aeabi_dcmpun>
 800b200:	4607      	mov	r7, r0
 800b202:	bb10      	cbnz	r0, 800b24a <sqrt+0x7a>
 800b204:	f04f 0800 	mov.w	r8, #0
 800b208:	f04f 0900 	mov.w	r9, #0
 800b20c:	4642      	mov	r2, r8
 800b20e:	464b      	mov	r3, r9
 800b210:	4620      	mov	r0, r4
 800b212:	4629      	mov	r1, r5
 800b214:	f7f5 fc0a 	bl	8000a2c <__aeabi_dcmplt>
 800b218:	b1b8      	cbz	r0, 800b24a <sqrt+0x7a>
 800b21a:	2301      	movs	r3, #1
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	4b18      	ldr	r3, [pc, #96]	; (800b280 <sqrt+0xb0>)
 800b220:	9301      	str	r3, [sp, #4]
 800b222:	9708      	str	r7, [sp, #32]
 800b224:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b228:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b22c:	b9b6      	cbnz	r6, 800b25c <sqrt+0x8c>
 800b22e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b232:	4668      	mov	r0, sp
 800b234:	f001 fc78 	bl	800cb28 <matherr>
 800b238:	b1d0      	cbz	r0, 800b270 <sqrt+0xa0>
 800b23a:	9b08      	ldr	r3, [sp, #32]
 800b23c:	b11b      	cbz	r3, 800b246 <sqrt+0x76>
 800b23e:	f001 fd07 	bl	800cc50 <__errno>
 800b242:	9b08      	ldr	r3, [sp, #32]
 800b244:	6003      	str	r3, [r0, #0]
 800b246:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b24a:	eeb0 0a48 	vmov.f32	s0, s16
 800b24e:	eef0 0a68 	vmov.f32	s1, s17
 800b252:	b00b      	add	sp, #44	; 0x2c
 800b254:	ecbd 8b02 	vpop	{d8}
 800b258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b25c:	4642      	mov	r2, r8
 800b25e:	464b      	mov	r3, r9
 800b260:	4640      	mov	r0, r8
 800b262:	4649      	mov	r1, r9
 800b264:	f7f5 fa9a 	bl	800079c <__aeabi_ddiv>
 800b268:	2e02      	cmp	r6, #2
 800b26a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b26e:	d1e0      	bne.n	800b232 <sqrt+0x62>
 800b270:	f001 fcee 	bl	800cc50 <__errno>
 800b274:	2321      	movs	r3, #33	; 0x21
 800b276:	6003      	str	r3, [r0, #0]
 800b278:	e7df      	b.n	800b23a <sqrt+0x6a>
 800b27a:	bf00      	nop
 800b27c:	200008cc 	.word	0x200008cc
 800b280:	0800ce6d 	.word	0x0800ce6d
 800b284:	00000000 	.word	0x00000000

0800b288 <__ieee754_acos>:
 800b288:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b28c:	ec55 4b10 	vmov	r4, r5, d0
 800b290:	49b7      	ldr	r1, [pc, #732]	; (800b570 <__ieee754_acos+0x2e8>)
 800b292:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b296:	428b      	cmp	r3, r1
 800b298:	dd1b      	ble.n	800b2d2 <__ieee754_acos+0x4a>
 800b29a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800b29e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b2a2:	4323      	orrs	r3, r4
 800b2a4:	d109      	bne.n	800b2ba <__ieee754_acos+0x32>
 800b2a6:	2d00      	cmp	r5, #0
 800b2a8:	f300 8211 	bgt.w	800b6ce <__ieee754_acos+0x446>
 800b2ac:	a196      	add	r1, pc, #600	; (adr r1, 800b508 <__ieee754_acos+0x280>)
 800b2ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2b2:	ec41 0b10 	vmov	d0, r0, r1
 800b2b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ba:	ee10 2a10 	vmov	r2, s0
 800b2be:	462b      	mov	r3, r5
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	4629      	mov	r1, r5
 800b2c4:	f7f4 ff8c 	bl	80001e0 <__aeabi_dsub>
 800b2c8:	4602      	mov	r2, r0
 800b2ca:	460b      	mov	r3, r1
 800b2cc:	f7f5 fa66 	bl	800079c <__aeabi_ddiv>
 800b2d0:	e7ef      	b.n	800b2b2 <__ieee754_acos+0x2a>
 800b2d2:	49a8      	ldr	r1, [pc, #672]	; (800b574 <__ieee754_acos+0x2ec>)
 800b2d4:	428b      	cmp	r3, r1
 800b2d6:	f300 8087 	bgt.w	800b3e8 <__ieee754_acos+0x160>
 800b2da:	4aa7      	ldr	r2, [pc, #668]	; (800b578 <__ieee754_acos+0x2f0>)
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	f340 81f9 	ble.w	800b6d4 <__ieee754_acos+0x44c>
 800b2e2:	ee10 2a10 	vmov	r2, s0
 800b2e6:	ee10 0a10 	vmov	r0, s0
 800b2ea:	462b      	mov	r3, r5
 800b2ec:	4629      	mov	r1, r5
 800b2ee:	f7f5 f92b 	bl	8000548 <__aeabi_dmul>
 800b2f2:	a387      	add	r3, pc, #540	; (adr r3, 800b510 <__ieee754_acos+0x288>)
 800b2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f8:	4606      	mov	r6, r0
 800b2fa:	460f      	mov	r7, r1
 800b2fc:	f7f5 f924 	bl	8000548 <__aeabi_dmul>
 800b300:	a385      	add	r3, pc, #532	; (adr r3, 800b518 <__ieee754_acos+0x290>)
 800b302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b306:	f7f4 ff6d 	bl	80001e4 <__adddf3>
 800b30a:	4632      	mov	r2, r6
 800b30c:	463b      	mov	r3, r7
 800b30e:	f7f5 f91b 	bl	8000548 <__aeabi_dmul>
 800b312:	a383      	add	r3, pc, #524	; (adr r3, 800b520 <__ieee754_acos+0x298>)
 800b314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b318:	f7f4 ff62 	bl	80001e0 <__aeabi_dsub>
 800b31c:	4632      	mov	r2, r6
 800b31e:	463b      	mov	r3, r7
 800b320:	f7f5 f912 	bl	8000548 <__aeabi_dmul>
 800b324:	a380      	add	r3, pc, #512	; (adr r3, 800b528 <__ieee754_acos+0x2a0>)
 800b326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b32a:	f7f4 ff5b 	bl	80001e4 <__adddf3>
 800b32e:	4632      	mov	r2, r6
 800b330:	463b      	mov	r3, r7
 800b332:	f7f5 f909 	bl	8000548 <__aeabi_dmul>
 800b336:	a37e      	add	r3, pc, #504	; (adr r3, 800b530 <__ieee754_acos+0x2a8>)
 800b338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33c:	f7f4 ff50 	bl	80001e0 <__aeabi_dsub>
 800b340:	4632      	mov	r2, r6
 800b342:	463b      	mov	r3, r7
 800b344:	f7f5 f900 	bl	8000548 <__aeabi_dmul>
 800b348:	a37b      	add	r3, pc, #492	; (adr r3, 800b538 <__ieee754_acos+0x2b0>)
 800b34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b34e:	f7f4 ff49 	bl	80001e4 <__adddf3>
 800b352:	4632      	mov	r2, r6
 800b354:	463b      	mov	r3, r7
 800b356:	f7f5 f8f7 	bl	8000548 <__aeabi_dmul>
 800b35a:	a379      	add	r3, pc, #484	; (adr r3, 800b540 <__ieee754_acos+0x2b8>)
 800b35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b360:	4680      	mov	r8, r0
 800b362:	4689      	mov	r9, r1
 800b364:	4630      	mov	r0, r6
 800b366:	4639      	mov	r1, r7
 800b368:	f7f5 f8ee 	bl	8000548 <__aeabi_dmul>
 800b36c:	a376      	add	r3, pc, #472	; (adr r3, 800b548 <__ieee754_acos+0x2c0>)
 800b36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b372:	f7f4 ff35 	bl	80001e0 <__aeabi_dsub>
 800b376:	4632      	mov	r2, r6
 800b378:	463b      	mov	r3, r7
 800b37a:	f7f5 f8e5 	bl	8000548 <__aeabi_dmul>
 800b37e:	a374      	add	r3, pc, #464	; (adr r3, 800b550 <__ieee754_acos+0x2c8>)
 800b380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b384:	f7f4 ff2e 	bl	80001e4 <__adddf3>
 800b388:	4632      	mov	r2, r6
 800b38a:	463b      	mov	r3, r7
 800b38c:	f7f5 f8dc 	bl	8000548 <__aeabi_dmul>
 800b390:	a371      	add	r3, pc, #452	; (adr r3, 800b558 <__ieee754_acos+0x2d0>)
 800b392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b396:	f7f4 ff23 	bl	80001e0 <__aeabi_dsub>
 800b39a:	4632      	mov	r2, r6
 800b39c:	463b      	mov	r3, r7
 800b39e:	f7f5 f8d3 	bl	8000548 <__aeabi_dmul>
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	4b75      	ldr	r3, [pc, #468]	; (800b57c <__ieee754_acos+0x2f4>)
 800b3a6:	f7f4 ff1d 	bl	80001e4 <__adddf3>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	4640      	mov	r0, r8
 800b3b0:	4649      	mov	r1, r9
 800b3b2:	f7f5 f9f3 	bl	800079c <__aeabi_ddiv>
 800b3b6:	4622      	mov	r2, r4
 800b3b8:	462b      	mov	r3, r5
 800b3ba:	f7f5 f8c5 	bl	8000548 <__aeabi_dmul>
 800b3be:	4602      	mov	r2, r0
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	a167      	add	r1, pc, #412	; (adr r1, 800b560 <__ieee754_acos+0x2d8>)
 800b3c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3c8:	f7f4 ff0a 	bl	80001e0 <__aeabi_dsub>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	4629      	mov	r1, r5
 800b3d4:	f7f4 ff04 	bl	80001e0 <__aeabi_dsub>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	460b      	mov	r3, r1
 800b3dc:	a162      	add	r1, pc, #392	; (adr r1, 800b568 <__ieee754_acos+0x2e0>)
 800b3de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3e2:	f7f4 fefd 	bl	80001e0 <__aeabi_dsub>
 800b3e6:	e764      	b.n	800b2b2 <__ieee754_acos+0x2a>
 800b3e8:	2d00      	cmp	r5, #0
 800b3ea:	f280 80cb 	bge.w	800b584 <__ieee754_acos+0x2fc>
 800b3ee:	ee10 0a10 	vmov	r0, s0
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	4b61      	ldr	r3, [pc, #388]	; (800b57c <__ieee754_acos+0x2f4>)
 800b3f6:	4629      	mov	r1, r5
 800b3f8:	f7f4 fef4 	bl	80001e4 <__adddf3>
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	4b60      	ldr	r3, [pc, #384]	; (800b580 <__ieee754_acos+0x2f8>)
 800b400:	f7f5 f8a2 	bl	8000548 <__aeabi_dmul>
 800b404:	a342      	add	r3, pc, #264	; (adr r3, 800b510 <__ieee754_acos+0x288>)
 800b406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b40a:	4604      	mov	r4, r0
 800b40c:	460d      	mov	r5, r1
 800b40e:	f7f5 f89b 	bl	8000548 <__aeabi_dmul>
 800b412:	a341      	add	r3, pc, #260	; (adr r3, 800b518 <__ieee754_acos+0x290>)
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	f7f4 fee4 	bl	80001e4 <__adddf3>
 800b41c:	4622      	mov	r2, r4
 800b41e:	462b      	mov	r3, r5
 800b420:	f7f5 f892 	bl	8000548 <__aeabi_dmul>
 800b424:	a33e      	add	r3, pc, #248	; (adr r3, 800b520 <__ieee754_acos+0x298>)
 800b426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b42a:	f7f4 fed9 	bl	80001e0 <__aeabi_dsub>
 800b42e:	4622      	mov	r2, r4
 800b430:	462b      	mov	r3, r5
 800b432:	f7f5 f889 	bl	8000548 <__aeabi_dmul>
 800b436:	a33c      	add	r3, pc, #240	; (adr r3, 800b528 <__ieee754_acos+0x2a0>)
 800b438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b43c:	f7f4 fed2 	bl	80001e4 <__adddf3>
 800b440:	4622      	mov	r2, r4
 800b442:	462b      	mov	r3, r5
 800b444:	f7f5 f880 	bl	8000548 <__aeabi_dmul>
 800b448:	a339      	add	r3, pc, #228	; (adr r3, 800b530 <__ieee754_acos+0x2a8>)
 800b44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b44e:	f7f4 fec7 	bl	80001e0 <__aeabi_dsub>
 800b452:	4622      	mov	r2, r4
 800b454:	462b      	mov	r3, r5
 800b456:	f7f5 f877 	bl	8000548 <__aeabi_dmul>
 800b45a:	a337      	add	r3, pc, #220	; (adr r3, 800b538 <__ieee754_acos+0x2b0>)
 800b45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b460:	f7f4 fec0 	bl	80001e4 <__adddf3>
 800b464:	4622      	mov	r2, r4
 800b466:	462b      	mov	r3, r5
 800b468:	f7f5 f86e 	bl	8000548 <__aeabi_dmul>
 800b46c:	ec45 4b10 	vmov	d0, r4, r5
 800b470:	4680      	mov	r8, r0
 800b472:	4689      	mov	r9, r1
 800b474:	f000 fb56 	bl	800bb24 <__ieee754_sqrt>
 800b478:	a331      	add	r3, pc, #196	; (adr r3, 800b540 <__ieee754_acos+0x2b8>)
 800b47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47e:	4620      	mov	r0, r4
 800b480:	4629      	mov	r1, r5
 800b482:	ec57 6b10 	vmov	r6, r7, d0
 800b486:	f7f5 f85f 	bl	8000548 <__aeabi_dmul>
 800b48a:	a32f      	add	r3, pc, #188	; (adr r3, 800b548 <__ieee754_acos+0x2c0>)
 800b48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b490:	f7f4 fea6 	bl	80001e0 <__aeabi_dsub>
 800b494:	4622      	mov	r2, r4
 800b496:	462b      	mov	r3, r5
 800b498:	f7f5 f856 	bl	8000548 <__aeabi_dmul>
 800b49c:	a32c      	add	r3, pc, #176	; (adr r3, 800b550 <__ieee754_acos+0x2c8>)
 800b49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a2:	f7f4 fe9f 	bl	80001e4 <__adddf3>
 800b4a6:	4622      	mov	r2, r4
 800b4a8:	462b      	mov	r3, r5
 800b4aa:	f7f5 f84d 	bl	8000548 <__aeabi_dmul>
 800b4ae:	a32a      	add	r3, pc, #168	; (adr r3, 800b558 <__ieee754_acos+0x2d0>)
 800b4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b4:	f7f4 fe94 	bl	80001e0 <__aeabi_dsub>
 800b4b8:	4622      	mov	r2, r4
 800b4ba:	462b      	mov	r3, r5
 800b4bc:	f7f5 f844 	bl	8000548 <__aeabi_dmul>
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	4b2e      	ldr	r3, [pc, #184]	; (800b57c <__ieee754_acos+0x2f4>)
 800b4c4:	f7f4 fe8e 	bl	80001e4 <__adddf3>
 800b4c8:	4602      	mov	r2, r0
 800b4ca:	460b      	mov	r3, r1
 800b4cc:	4640      	mov	r0, r8
 800b4ce:	4649      	mov	r1, r9
 800b4d0:	f7f5 f964 	bl	800079c <__aeabi_ddiv>
 800b4d4:	4632      	mov	r2, r6
 800b4d6:	463b      	mov	r3, r7
 800b4d8:	f7f5 f836 	bl	8000548 <__aeabi_dmul>
 800b4dc:	a320      	add	r3, pc, #128	; (adr r3, 800b560 <__ieee754_acos+0x2d8>)
 800b4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e2:	f7f4 fe7d 	bl	80001e0 <__aeabi_dsub>
 800b4e6:	4632      	mov	r2, r6
 800b4e8:	463b      	mov	r3, r7
 800b4ea:	f7f4 fe7b 	bl	80001e4 <__adddf3>
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	460b      	mov	r3, r1
 800b4f2:	f7f4 fe77 	bl	80001e4 <__adddf3>
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	a103      	add	r1, pc, #12	; (adr r1, 800b508 <__ieee754_acos+0x280>)
 800b4fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b500:	e76f      	b.n	800b3e2 <__ieee754_acos+0x15a>
 800b502:	bf00      	nop
 800b504:	f3af 8000 	nop.w
 800b508:	54442d18 	.word	0x54442d18
 800b50c:	400921fb 	.word	0x400921fb
 800b510:	0dfdf709 	.word	0x0dfdf709
 800b514:	3f023de1 	.word	0x3f023de1
 800b518:	7501b288 	.word	0x7501b288
 800b51c:	3f49efe0 	.word	0x3f49efe0
 800b520:	b5688f3b 	.word	0xb5688f3b
 800b524:	3fa48228 	.word	0x3fa48228
 800b528:	0e884455 	.word	0x0e884455
 800b52c:	3fc9c155 	.word	0x3fc9c155
 800b530:	03eb6f7d 	.word	0x03eb6f7d
 800b534:	3fd4d612 	.word	0x3fd4d612
 800b538:	55555555 	.word	0x55555555
 800b53c:	3fc55555 	.word	0x3fc55555
 800b540:	b12e9282 	.word	0xb12e9282
 800b544:	3fb3b8c5 	.word	0x3fb3b8c5
 800b548:	1b8d0159 	.word	0x1b8d0159
 800b54c:	3fe6066c 	.word	0x3fe6066c
 800b550:	9c598ac8 	.word	0x9c598ac8
 800b554:	40002ae5 	.word	0x40002ae5
 800b558:	1c8a2d4b 	.word	0x1c8a2d4b
 800b55c:	40033a27 	.word	0x40033a27
 800b560:	33145c07 	.word	0x33145c07
 800b564:	3c91a626 	.word	0x3c91a626
 800b568:	54442d18 	.word	0x54442d18
 800b56c:	3ff921fb 	.word	0x3ff921fb
 800b570:	3fefffff 	.word	0x3fefffff
 800b574:	3fdfffff 	.word	0x3fdfffff
 800b578:	3c600000 	.word	0x3c600000
 800b57c:	3ff00000 	.word	0x3ff00000
 800b580:	3fe00000 	.word	0x3fe00000
 800b584:	ee10 2a10 	vmov	r2, s0
 800b588:	462b      	mov	r3, r5
 800b58a:	2000      	movs	r0, #0
 800b58c:	496a      	ldr	r1, [pc, #424]	; (800b738 <__ieee754_acos+0x4b0>)
 800b58e:	f7f4 fe27 	bl	80001e0 <__aeabi_dsub>
 800b592:	2200      	movs	r2, #0
 800b594:	4b69      	ldr	r3, [pc, #420]	; (800b73c <__ieee754_acos+0x4b4>)
 800b596:	f7f4 ffd7 	bl	8000548 <__aeabi_dmul>
 800b59a:	4604      	mov	r4, r0
 800b59c:	460d      	mov	r5, r1
 800b59e:	ec45 4b10 	vmov	d0, r4, r5
 800b5a2:	f000 fabf 	bl	800bb24 <__ieee754_sqrt>
 800b5a6:	a34e      	add	r3, pc, #312	; (adr r3, 800b6e0 <__ieee754_acos+0x458>)
 800b5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	4629      	mov	r1, r5
 800b5b0:	ec59 8b10 	vmov	r8, r9, d0
 800b5b4:	f7f4 ffc8 	bl	8000548 <__aeabi_dmul>
 800b5b8:	a34b      	add	r3, pc, #300	; (adr r3, 800b6e8 <__ieee754_acos+0x460>)
 800b5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5be:	f7f4 fe11 	bl	80001e4 <__adddf3>
 800b5c2:	4622      	mov	r2, r4
 800b5c4:	462b      	mov	r3, r5
 800b5c6:	f7f4 ffbf 	bl	8000548 <__aeabi_dmul>
 800b5ca:	a349      	add	r3, pc, #292	; (adr r3, 800b6f0 <__ieee754_acos+0x468>)
 800b5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d0:	f7f4 fe06 	bl	80001e0 <__aeabi_dsub>
 800b5d4:	4622      	mov	r2, r4
 800b5d6:	462b      	mov	r3, r5
 800b5d8:	f7f4 ffb6 	bl	8000548 <__aeabi_dmul>
 800b5dc:	a346      	add	r3, pc, #280	; (adr r3, 800b6f8 <__ieee754_acos+0x470>)
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	f7f4 fdff 	bl	80001e4 <__adddf3>
 800b5e6:	4622      	mov	r2, r4
 800b5e8:	462b      	mov	r3, r5
 800b5ea:	f7f4 ffad 	bl	8000548 <__aeabi_dmul>
 800b5ee:	a344      	add	r3, pc, #272	; (adr r3, 800b700 <__ieee754_acos+0x478>)
 800b5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f4:	f7f4 fdf4 	bl	80001e0 <__aeabi_dsub>
 800b5f8:	4622      	mov	r2, r4
 800b5fa:	462b      	mov	r3, r5
 800b5fc:	f7f4 ffa4 	bl	8000548 <__aeabi_dmul>
 800b600:	a341      	add	r3, pc, #260	; (adr r3, 800b708 <__ieee754_acos+0x480>)
 800b602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b606:	f7f4 fded 	bl	80001e4 <__adddf3>
 800b60a:	4622      	mov	r2, r4
 800b60c:	462b      	mov	r3, r5
 800b60e:	f7f4 ff9b 	bl	8000548 <__aeabi_dmul>
 800b612:	a33f      	add	r3, pc, #252	; (adr r3, 800b710 <__ieee754_acos+0x488>)
 800b614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b618:	4682      	mov	sl, r0
 800b61a:	468b      	mov	fp, r1
 800b61c:	4620      	mov	r0, r4
 800b61e:	4629      	mov	r1, r5
 800b620:	f7f4 ff92 	bl	8000548 <__aeabi_dmul>
 800b624:	a33c      	add	r3, pc, #240	; (adr r3, 800b718 <__ieee754_acos+0x490>)
 800b626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62a:	f7f4 fdd9 	bl	80001e0 <__aeabi_dsub>
 800b62e:	4622      	mov	r2, r4
 800b630:	462b      	mov	r3, r5
 800b632:	f7f4 ff89 	bl	8000548 <__aeabi_dmul>
 800b636:	a33a      	add	r3, pc, #232	; (adr r3, 800b720 <__ieee754_acos+0x498>)
 800b638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63c:	f7f4 fdd2 	bl	80001e4 <__adddf3>
 800b640:	4622      	mov	r2, r4
 800b642:	462b      	mov	r3, r5
 800b644:	f7f4 ff80 	bl	8000548 <__aeabi_dmul>
 800b648:	a337      	add	r3, pc, #220	; (adr r3, 800b728 <__ieee754_acos+0x4a0>)
 800b64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64e:	f7f4 fdc7 	bl	80001e0 <__aeabi_dsub>
 800b652:	4622      	mov	r2, r4
 800b654:	462b      	mov	r3, r5
 800b656:	f7f4 ff77 	bl	8000548 <__aeabi_dmul>
 800b65a:	2200      	movs	r2, #0
 800b65c:	4b36      	ldr	r3, [pc, #216]	; (800b738 <__ieee754_acos+0x4b0>)
 800b65e:	f7f4 fdc1 	bl	80001e4 <__adddf3>
 800b662:	4602      	mov	r2, r0
 800b664:	460b      	mov	r3, r1
 800b666:	4650      	mov	r0, sl
 800b668:	4659      	mov	r1, fp
 800b66a:	f7f5 f897 	bl	800079c <__aeabi_ddiv>
 800b66e:	4642      	mov	r2, r8
 800b670:	464b      	mov	r3, r9
 800b672:	f7f4 ff69 	bl	8000548 <__aeabi_dmul>
 800b676:	2600      	movs	r6, #0
 800b678:	4682      	mov	sl, r0
 800b67a:	468b      	mov	fp, r1
 800b67c:	4632      	mov	r2, r6
 800b67e:	464b      	mov	r3, r9
 800b680:	4630      	mov	r0, r6
 800b682:	4649      	mov	r1, r9
 800b684:	f7f4 ff60 	bl	8000548 <__aeabi_dmul>
 800b688:	4602      	mov	r2, r0
 800b68a:	460b      	mov	r3, r1
 800b68c:	4620      	mov	r0, r4
 800b68e:	4629      	mov	r1, r5
 800b690:	f7f4 fda6 	bl	80001e0 <__aeabi_dsub>
 800b694:	4632      	mov	r2, r6
 800b696:	4604      	mov	r4, r0
 800b698:	460d      	mov	r5, r1
 800b69a:	464b      	mov	r3, r9
 800b69c:	4640      	mov	r0, r8
 800b69e:	4649      	mov	r1, r9
 800b6a0:	f7f4 fda0 	bl	80001e4 <__adddf3>
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	4629      	mov	r1, r5
 800b6ac:	f7f5 f876 	bl	800079c <__aeabi_ddiv>
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	4650      	mov	r0, sl
 800b6b6:	4659      	mov	r1, fp
 800b6b8:	f7f4 fd94 	bl	80001e4 <__adddf3>
 800b6bc:	4632      	mov	r2, r6
 800b6be:	464b      	mov	r3, r9
 800b6c0:	f7f4 fd90 	bl	80001e4 <__adddf3>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	f7f4 fd8c 	bl	80001e4 <__adddf3>
 800b6cc:	e5f1      	b.n	800b2b2 <__ieee754_acos+0x2a>
 800b6ce:	2000      	movs	r0, #0
 800b6d0:	2100      	movs	r1, #0
 800b6d2:	e5ee      	b.n	800b2b2 <__ieee754_acos+0x2a>
 800b6d4:	a116      	add	r1, pc, #88	; (adr r1, 800b730 <__ieee754_acos+0x4a8>)
 800b6d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6da:	e5ea      	b.n	800b2b2 <__ieee754_acos+0x2a>
 800b6dc:	f3af 8000 	nop.w
 800b6e0:	0dfdf709 	.word	0x0dfdf709
 800b6e4:	3f023de1 	.word	0x3f023de1
 800b6e8:	7501b288 	.word	0x7501b288
 800b6ec:	3f49efe0 	.word	0x3f49efe0
 800b6f0:	b5688f3b 	.word	0xb5688f3b
 800b6f4:	3fa48228 	.word	0x3fa48228
 800b6f8:	0e884455 	.word	0x0e884455
 800b6fc:	3fc9c155 	.word	0x3fc9c155
 800b700:	03eb6f7d 	.word	0x03eb6f7d
 800b704:	3fd4d612 	.word	0x3fd4d612
 800b708:	55555555 	.word	0x55555555
 800b70c:	3fc55555 	.word	0x3fc55555
 800b710:	b12e9282 	.word	0xb12e9282
 800b714:	3fb3b8c5 	.word	0x3fb3b8c5
 800b718:	1b8d0159 	.word	0x1b8d0159
 800b71c:	3fe6066c 	.word	0x3fe6066c
 800b720:	9c598ac8 	.word	0x9c598ac8
 800b724:	40002ae5 	.word	0x40002ae5
 800b728:	1c8a2d4b 	.word	0x1c8a2d4b
 800b72c:	40033a27 	.word	0x40033a27
 800b730:	54442d18 	.word	0x54442d18
 800b734:	3ff921fb 	.word	0x3ff921fb
 800b738:	3ff00000 	.word	0x3ff00000
 800b73c:	3fe00000 	.word	0x3fe00000

0800b740 <__ieee754_rem_pio2>:
 800b740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b744:	ec57 6b10 	vmov	r6, r7, d0
 800b748:	4bc3      	ldr	r3, [pc, #780]	; (800ba58 <__ieee754_rem_pio2+0x318>)
 800b74a:	b08d      	sub	sp, #52	; 0x34
 800b74c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b750:	4598      	cmp	r8, r3
 800b752:	4604      	mov	r4, r0
 800b754:	9704      	str	r7, [sp, #16]
 800b756:	dc07      	bgt.n	800b768 <__ieee754_rem_pio2+0x28>
 800b758:	2200      	movs	r2, #0
 800b75a:	2300      	movs	r3, #0
 800b75c:	ed84 0b00 	vstr	d0, [r4]
 800b760:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b764:	2500      	movs	r5, #0
 800b766:	e027      	b.n	800b7b8 <__ieee754_rem_pio2+0x78>
 800b768:	4bbc      	ldr	r3, [pc, #752]	; (800ba5c <__ieee754_rem_pio2+0x31c>)
 800b76a:	4598      	cmp	r8, r3
 800b76c:	dc75      	bgt.n	800b85a <__ieee754_rem_pio2+0x11a>
 800b76e:	9b04      	ldr	r3, [sp, #16]
 800b770:	4dbb      	ldr	r5, [pc, #748]	; (800ba60 <__ieee754_rem_pio2+0x320>)
 800b772:	2b00      	cmp	r3, #0
 800b774:	ee10 0a10 	vmov	r0, s0
 800b778:	a3a9      	add	r3, pc, #676	; (adr r3, 800ba20 <__ieee754_rem_pio2+0x2e0>)
 800b77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b77e:	4639      	mov	r1, r7
 800b780:	dd36      	ble.n	800b7f0 <__ieee754_rem_pio2+0xb0>
 800b782:	f7f4 fd2d 	bl	80001e0 <__aeabi_dsub>
 800b786:	45a8      	cmp	r8, r5
 800b788:	4606      	mov	r6, r0
 800b78a:	460f      	mov	r7, r1
 800b78c:	d018      	beq.n	800b7c0 <__ieee754_rem_pio2+0x80>
 800b78e:	a3a6      	add	r3, pc, #664	; (adr r3, 800ba28 <__ieee754_rem_pio2+0x2e8>)
 800b790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b794:	f7f4 fd24 	bl	80001e0 <__aeabi_dsub>
 800b798:	4602      	mov	r2, r0
 800b79a:	460b      	mov	r3, r1
 800b79c:	e9c4 2300 	strd	r2, r3, [r4]
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	4639      	mov	r1, r7
 800b7a4:	f7f4 fd1c 	bl	80001e0 <__aeabi_dsub>
 800b7a8:	a39f      	add	r3, pc, #636	; (adr r3, 800ba28 <__ieee754_rem_pio2+0x2e8>)
 800b7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ae:	f7f4 fd17 	bl	80001e0 <__aeabi_dsub>
 800b7b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b7b6:	2501      	movs	r5, #1
 800b7b8:	4628      	mov	r0, r5
 800b7ba:	b00d      	add	sp, #52	; 0x34
 800b7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c0:	a39b      	add	r3, pc, #620	; (adr r3, 800ba30 <__ieee754_rem_pio2+0x2f0>)
 800b7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c6:	f7f4 fd0b 	bl	80001e0 <__aeabi_dsub>
 800b7ca:	a39b      	add	r3, pc, #620	; (adr r3, 800ba38 <__ieee754_rem_pio2+0x2f8>)
 800b7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d0:	4606      	mov	r6, r0
 800b7d2:	460f      	mov	r7, r1
 800b7d4:	f7f4 fd04 	bl	80001e0 <__aeabi_dsub>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	e9c4 2300 	strd	r2, r3, [r4]
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	4639      	mov	r1, r7
 800b7e4:	f7f4 fcfc 	bl	80001e0 <__aeabi_dsub>
 800b7e8:	a393      	add	r3, pc, #588	; (adr r3, 800ba38 <__ieee754_rem_pio2+0x2f8>)
 800b7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ee:	e7de      	b.n	800b7ae <__ieee754_rem_pio2+0x6e>
 800b7f0:	f7f4 fcf8 	bl	80001e4 <__adddf3>
 800b7f4:	45a8      	cmp	r8, r5
 800b7f6:	4606      	mov	r6, r0
 800b7f8:	460f      	mov	r7, r1
 800b7fa:	d016      	beq.n	800b82a <__ieee754_rem_pio2+0xea>
 800b7fc:	a38a      	add	r3, pc, #552	; (adr r3, 800ba28 <__ieee754_rem_pio2+0x2e8>)
 800b7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b802:	f7f4 fcef 	bl	80001e4 <__adddf3>
 800b806:	4602      	mov	r2, r0
 800b808:	460b      	mov	r3, r1
 800b80a:	e9c4 2300 	strd	r2, r3, [r4]
 800b80e:	4630      	mov	r0, r6
 800b810:	4639      	mov	r1, r7
 800b812:	f7f4 fce5 	bl	80001e0 <__aeabi_dsub>
 800b816:	a384      	add	r3, pc, #528	; (adr r3, 800ba28 <__ieee754_rem_pio2+0x2e8>)
 800b818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81c:	f7f4 fce2 	bl	80001e4 <__adddf3>
 800b820:	f04f 35ff 	mov.w	r5, #4294967295
 800b824:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b828:	e7c6      	b.n	800b7b8 <__ieee754_rem_pio2+0x78>
 800b82a:	a381      	add	r3, pc, #516	; (adr r3, 800ba30 <__ieee754_rem_pio2+0x2f0>)
 800b82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b830:	f7f4 fcd8 	bl	80001e4 <__adddf3>
 800b834:	a380      	add	r3, pc, #512	; (adr r3, 800ba38 <__ieee754_rem_pio2+0x2f8>)
 800b836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83a:	4606      	mov	r6, r0
 800b83c:	460f      	mov	r7, r1
 800b83e:	f7f4 fcd1 	bl	80001e4 <__adddf3>
 800b842:	4602      	mov	r2, r0
 800b844:	460b      	mov	r3, r1
 800b846:	e9c4 2300 	strd	r2, r3, [r4]
 800b84a:	4630      	mov	r0, r6
 800b84c:	4639      	mov	r1, r7
 800b84e:	f7f4 fcc7 	bl	80001e0 <__aeabi_dsub>
 800b852:	a379      	add	r3, pc, #484	; (adr r3, 800ba38 <__ieee754_rem_pio2+0x2f8>)
 800b854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b858:	e7e0      	b.n	800b81c <__ieee754_rem_pio2+0xdc>
 800b85a:	4b82      	ldr	r3, [pc, #520]	; (800ba64 <__ieee754_rem_pio2+0x324>)
 800b85c:	4598      	cmp	r8, r3
 800b85e:	f300 80d0 	bgt.w	800ba02 <__ieee754_rem_pio2+0x2c2>
 800b862:	f001 f8d5 	bl	800ca10 <fabs>
 800b866:	ec57 6b10 	vmov	r6, r7, d0
 800b86a:	ee10 0a10 	vmov	r0, s0
 800b86e:	a374      	add	r3, pc, #464	; (adr r3, 800ba40 <__ieee754_rem_pio2+0x300>)
 800b870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b874:	4639      	mov	r1, r7
 800b876:	f7f4 fe67 	bl	8000548 <__aeabi_dmul>
 800b87a:	2200      	movs	r2, #0
 800b87c:	4b7a      	ldr	r3, [pc, #488]	; (800ba68 <__ieee754_rem_pio2+0x328>)
 800b87e:	f7f4 fcb1 	bl	80001e4 <__adddf3>
 800b882:	f7f5 f911 	bl	8000aa8 <__aeabi_d2iz>
 800b886:	4605      	mov	r5, r0
 800b888:	f7f4 fdf8 	bl	800047c <__aeabi_i2d>
 800b88c:	a364      	add	r3, pc, #400	; (adr r3, 800ba20 <__ieee754_rem_pio2+0x2e0>)
 800b88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b892:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b896:	f7f4 fe57 	bl	8000548 <__aeabi_dmul>
 800b89a:	4602      	mov	r2, r0
 800b89c:	460b      	mov	r3, r1
 800b89e:	4630      	mov	r0, r6
 800b8a0:	4639      	mov	r1, r7
 800b8a2:	f7f4 fc9d 	bl	80001e0 <__aeabi_dsub>
 800b8a6:	a360      	add	r3, pc, #384	; (adr r3, 800ba28 <__ieee754_rem_pio2+0x2e8>)
 800b8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ac:	4682      	mov	sl, r0
 800b8ae:	468b      	mov	fp, r1
 800b8b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8b4:	f7f4 fe48 	bl	8000548 <__aeabi_dmul>
 800b8b8:	2d1f      	cmp	r5, #31
 800b8ba:	4606      	mov	r6, r0
 800b8bc:	460f      	mov	r7, r1
 800b8be:	dc2a      	bgt.n	800b916 <__ieee754_rem_pio2+0x1d6>
 800b8c0:	1e6a      	subs	r2, r5, #1
 800b8c2:	4b6a      	ldr	r3, [pc, #424]	; (800ba6c <__ieee754_rem_pio2+0x32c>)
 800b8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8c8:	4598      	cmp	r8, r3
 800b8ca:	d024      	beq.n	800b916 <__ieee754_rem_pio2+0x1d6>
 800b8cc:	4632      	mov	r2, r6
 800b8ce:	463b      	mov	r3, r7
 800b8d0:	4650      	mov	r0, sl
 800b8d2:	4659      	mov	r1, fp
 800b8d4:	f7f4 fc84 	bl	80001e0 <__aeabi_dsub>
 800b8d8:	e9c4 0100 	strd	r0, r1, [r4]
 800b8dc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b8e0:	4650      	mov	r0, sl
 800b8e2:	4642      	mov	r2, r8
 800b8e4:	464b      	mov	r3, r9
 800b8e6:	4659      	mov	r1, fp
 800b8e8:	f7f4 fc7a 	bl	80001e0 <__aeabi_dsub>
 800b8ec:	463b      	mov	r3, r7
 800b8ee:	4632      	mov	r2, r6
 800b8f0:	f7f4 fc76 	bl	80001e0 <__aeabi_dsub>
 800b8f4:	9b04      	ldr	r3, [sp, #16]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b8fc:	f6bf af5c 	bge.w	800b7b8 <__ieee754_rem_pio2+0x78>
 800b900:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b904:	6063      	str	r3, [r4, #4]
 800b906:	f8c4 8000 	str.w	r8, [r4]
 800b90a:	60a0      	str	r0, [r4, #8]
 800b90c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b910:	60e3      	str	r3, [r4, #12]
 800b912:	426d      	negs	r5, r5
 800b914:	e750      	b.n	800b7b8 <__ieee754_rem_pio2+0x78>
 800b916:	4632      	mov	r2, r6
 800b918:	463b      	mov	r3, r7
 800b91a:	4650      	mov	r0, sl
 800b91c:	4659      	mov	r1, fp
 800b91e:	f7f4 fc5f 	bl	80001e0 <__aeabi_dsub>
 800b922:	ea4f 5228 	mov.w	r2, r8, asr #20
 800b926:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b92a:	1ad3      	subs	r3, r2, r3
 800b92c:	2b10      	cmp	r3, #16
 800b92e:	e9c4 0100 	strd	r0, r1, [r4]
 800b932:	9205      	str	r2, [sp, #20]
 800b934:	ddd2      	ble.n	800b8dc <__ieee754_rem_pio2+0x19c>
 800b936:	a33e      	add	r3, pc, #248	; (adr r3, 800ba30 <__ieee754_rem_pio2+0x2f0>)
 800b938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b940:	f7f4 fe02 	bl	8000548 <__aeabi_dmul>
 800b944:	4606      	mov	r6, r0
 800b946:	460f      	mov	r7, r1
 800b948:	4602      	mov	r2, r0
 800b94a:	460b      	mov	r3, r1
 800b94c:	4650      	mov	r0, sl
 800b94e:	4659      	mov	r1, fp
 800b950:	f7f4 fc46 	bl	80001e0 <__aeabi_dsub>
 800b954:	4602      	mov	r2, r0
 800b956:	460b      	mov	r3, r1
 800b958:	4680      	mov	r8, r0
 800b95a:	4689      	mov	r9, r1
 800b95c:	4650      	mov	r0, sl
 800b95e:	4659      	mov	r1, fp
 800b960:	f7f4 fc3e 	bl	80001e0 <__aeabi_dsub>
 800b964:	4632      	mov	r2, r6
 800b966:	463b      	mov	r3, r7
 800b968:	f7f4 fc3a 	bl	80001e0 <__aeabi_dsub>
 800b96c:	a332      	add	r3, pc, #200	; (adr r3, 800ba38 <__ieee754_rem_pio2+0x2f8>)
 800b96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b972:	4606      	mov	r6, r0
 800b974:	460f      	mov	r7, r1
 800b976:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b97a:	f7f4 fde5 	bl	8000548 <__aeabi_dmul>
 800b97e:	4632      	mov	r2, r6
 800b980:	463b      	mov	r3, r7
 800b982:	f7f4 fc2d 	bl	80001e0 <__aeabi_dsub>
 800b986:	4602      	mov	r2, r0
 800b988:	460b      	mov	r3, r1
 800b98a:	4606      	mov	r6, r0
 800b98c:	460f      	mov	r7, r1
 800b98e:	4640      	mov	r0, r8
 800b990:	4649      	mov	r1, r9
 800b992:	f7f4 fc25 	bl	80001e0 <__aeabi_dsub>
 800b996:	9a05      	ldr	r2, [sp, #20]
 800b998:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b99c:	1ad3      	subs	r3, r2, r3
 800b99e:	2b31      	cmp	r3, #49	; 0x31
 800b9a0:	e9c4 0100 	strd	r0, r1, [r4]
 800b9a4:	dd2a      	ble.n	800b9fc <__ieee754_rem_pio2+0x2bc>
 800b9a6:	a328      	add	r3, pc, #160	; (adr r3, 800ba48 <__ieee754_rem_pio2+0x308>)
 800b9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9b0:	f7f4 fdca 	bl	8000548 <__aeabi_dmul>
 800b9b4:	4606      	mov	r6, r0
 800b9b6:	460f      	mov	r7, r1
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	4640      	mov	r0, r8
 800b9be:	4649      	mov	r1, r9
 800b9c0:	f7f4 fc0e 	bl	80001e0 <__aeabi_dsub>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	460b      	mov	r3, r1
 800b9c8:	4682      	mov	sl, r0
 800b9ca:	468b      	mov	fp, r1
 800b9cc:	4640      	mov	r0, r8
 800b9ce:	4649      	mov	r1, r9
 800b9d0:	f7f4 fc06 	bl	80001e0 <__aeabi_dsub>
 800b9d4:	4632      	mov	r2, r6
 800b9d6:	463b      	mov	r3, r7
 800b9d8:	f7f4 fc02 	bl	80001e0 <__aeabi_dsub>
 800b9dc:	a31c      	add	r3, pc, #112	; (adr r3, 800ba50 <__ieee754_rem_pio2+0x310>)
 800b9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	460f      	mov	r7, r1
 800b9e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9ea:	f7f4 fdad 	bl	8000548 <__aeabi_dmul>
 800b9ee:	4632      	mov	r2, r6
 800b9f0:	463b      	mov	r3, r7
 800b9f2:	f7f4 fbf5 	bl	80001e0 <__aeabi_dsub>
 800b9f6:	4606      	mov	r6, r0
 800b9f8:	460f      	mov	r7, r1
 800b9fa:	e767      	b.n	800b8cc <__ieee754_rem_pio2+0x18c>
 800b9fc:	46c2      	mov	sl, r8
 800b9fe:	46cb      	mov	fp, r9
 800ba00:	e76c      	b.n	800b8dc <__ieee754_rem_pio2+0x19c>
 800ba02:	4b1b      	ldr	r3, [pc, #108]	; (800ba70 <__ieee754_rem_pio2+0x330>)
 800ba04:	4598      	cmp	r8, r3
 800ba06:	dd35      	ble.n	800ba74 <__ieee754_rem_pio2+0x334>
 800ba08:	ee10 2a10 	vmov	r2, s0
 800ba0c:	463b      	mov	r3, r7
 800ba0e:	4630      	mov	r0, r6
 800ba10:	4639      	mov	r1, r7
 800ba12:	f7f4 fbe5 	bl	80001e0 <__aeabi_dsub>
 800ba16:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ba1a:	e9c4 0100 	strd	r0, r1, [r4]
 800ba1e:	e6a1      	b.n	800b764 <__ieee754_rem_pio2+0x24>
 800ba20:	54400000 	.word	0x54400000
 800ba24:	3ff921fb 	.word	0x3ff921fb
 800ba28:	1a626331 	.word	0x1a626331
 800ba2c:	3dd0b461 	.word	0x3dd0b461
 800ba30:	1a600000 	.word	0x1a600000
 800ba34:	3dd0b461 	.word	0x3dd0b461
 800ba38:	2e037073 	.word	0x2e037073
 800ba3c:	3ba3198a 	.word	0x3ba3198a
 800ba40:	6dc9c883 	.word	0x6dc9c883
 800ba44:	3fe45f30 	.word	0x3fe45f30
 800ba48:	2e000000 	.word	0x2e000000
 800ba4c:	3ba3198a 	.word	0x3ba3198a
 800ba50:	252049c1 	.word	0x252049c1
 800ba54:	397b839a 	.word	0x397b839a
 800ba58:	3fe921fb 	.word	0x3fe921fb
 800ba5c:	4002d97b 	.word	0x4002d97b
 800ba60:	3ff921fb 	.word	0x3ff921fb
 800ba64:	413921fb 	.word	0x413921fb
 800ba68:	3fe00000 	.word	0x3fe00000
 800ba6c:	0800ce74 	.word	0x0800ce74
 800ba70:	7fefffff 	.word	0x7fefffff
 800ba74:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ba78:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800ba7c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ba80:	4630      	mov	r0, r6
 800ba82:	460f      	mov	r7, r1
 800ba84:	f7f5 f810 	bl	8000aa8 <__aeabi_d2iz>
 800ba88:	f7f4 fcf8 	bl	800047c <__aeabi_i2d>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	460b      	mov	r3, r1
 800ba90:	4630      	mov	r0, r6
 800ba92:	4639      	mov	r1, r7
 800ba94:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ba98:	f7f4 fba2 	bl	80001e0 <__aeabi_dsub>
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	4b1f      	ldr	r3, [pc, #124]	; (800bb1c <__ieee754_rem_pio2+0x3dc>)
 800baa0:	f7f4 fd52 	bl	8000548 <__aeabi_dmul>
 800baa4:	460f      	mov	r7, r1
 800baa6:	4606      	mov	r6, r0
 800baa8:	f7f4 fffe 	bl	8000aa8 <__aeabi_d2iz>
 800baac:	f7f4 fce6 	bl	800047c <__aeabi_i2d>
 800bab0:	4602      	mov	r2, r0
 800bab2:	460b      	mov	r3, r1
 800bab4:	4630      	mov	r0, r6
 800bab6:	4639      	mov	r1, r7
 800bab8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800babc:	f7f4 fb90 	bl	80001e0 <__aeabi_dsub>
 800bac0:	2200      	movs	r2, #0
 800bac2:	4b16      	ldr	r3, [pc, #88]	; (800bb1c <__ieee754_rem_pio2+0x3dc>)
 800bac4:	f7f4 fd40 	bl	8000548 <__aeabi_dmul>
 800bac8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bacc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800bad0:	f04f 0803 	mov.w	r8, #3
 800bad4:	2600      	movs	r6, #0
 800bad6:	2700      	movs	r7, #0
 800bad8:	4632      	mov	r2, r6
 800bada:	463b      	mov	r3, r7
 800badc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bae0:	f108 3aff 	add.w	sl, r8, #4294967295
 800bae4:	f7f4 ff98 	bl	8000a18 <__aeabi_dcmpeq>
 800bae8:	b9b0      	cbnz	r0, 800bb18 <__ieee754_rem_pio2+0x3d8>
 800baea:	4b0d      	ldr	r3, [pc, #52]	; (800bb20 <__ieee754_rem_pio2+0x3e0>)
 800baec:	9301      	str	r3, [sp, #4]
 800baee:	2302      	movs	r3, #2
 800baf0:	9300      	str	r3, [sp, #0]
 800baf2:	462a      	mov	r2, r5
 800baf4:	4643      	mov	r3, r8
 800baf6:	4621      	mov	r1, r4
 800baf8:	a806      	add	r0, sp, #24
 800bafa:	f000 f9ad 	bl	800be58 <__kernel_rem_pio2>
 800bafe:	9b04      	ldr	r3, [sp, #16]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	4605      	mov	r5, r0
 800bb04:	f6bf ae58 	bge.w	800b7b8 <__ieee754_rem_pio2+0x78>
 800bb08:	6863      	ldr	r3, [r4, #4]
 800bb0a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bb0e:	6063      	str	r3, [r4, #4]
 800bb10:	68e3      	ldr	r3, [r4, #12]
 800bb12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bb16:	e6fb      	b.n	800b910 <__ieee754_rem_pio2+0x1d0>
 800bb18:	46d0      	mov	r8, sl
 800bb1a:	e7dd      	b.n	800bad8 <__ieee754_rem_pio2+0x398>
 800bb1c:	41700000 	.word	0x41700000
 800bb20:	0800cef4 	.word	0x0800cef4

0800bb24 <__ieee754_sqrt>:
 800bb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb28:	ec55 4b10 	vmov	r4, r5, d0
 800bb2c:	4e54      	ldr	r6, [pc, #336]	; (800bc80 <__ieee754_sqrt+0x15c>)
 800bb2e:	43ae      	bics	r6, r5
 800bb30:	ee10 0a10 	vmov	r0, s0
 800bb34:	462b      	mov	r3, r5
 800bb36:	462a      	mov	r2, r5
 800bb38:	4621      	mov	r1, r4
 800bb3a:	d113      	bne.n	800bb64 <__ieee754_sqrt+0x40>
 800bb3c:	ee10 2a10 	vmov	r2, s0
 800bb40:	462b      	mov	r3, r5
 800bb42:	ee10 0a10 	vmov	r0, s0
 800bb46:	4629      	mov	r1, r5
 800bb48:	f7f4 fcfe 	bl	8000548 <__aeabi_dmul>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	460b      	mov	r3, r1
 800bb50:	4620      	mov	r0, r4
 800bb52:	4629      	mov	r1, r5
 800bb54:	f7f4 fb46 	bl	80001e4 <__adddf3>
 800bb58:	4604      	mov	r4, r0
 800bb5a:	460d      	mov	r5, r1
 800bb5c:	ec45 4b10 	vmov	d0, r4, r5
 800bb60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb64:	2d00      	cmp	r5, #0
 800bb66:	dc10      	bgt.n	800bb8a <__ieee754_sqrt+0x66>
 800bb68:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bb6c:	4330      	orrs	r0, r6
 800bb6e:	d0f5      	beq.n	800bb5c <__ieee754_sqrt+0x38>
 800bb70:	b15d      	cbz	r5, 800bb8a <__ieee754_sqrt+0x66>
 800bb72:	ee10 2a10 	vmov	r2, s0
 800bb76:	462b      	mov	r3, r5
 800bb78:	4620      	mov	r0, r4
 800bb7a:	4629      	mov	r1, r5
 800bb7c:	f7f4 fb30 	bl	80001e0 <__aeabi_dsub>
 800bb80:	4602      	mov	r2, r0
 800bb82:	460b      	mov	r3, r1
 800bb84:	f7f4 fe0a 	bl	800079c <__aeabi_ddiv>
 800bb88:	e7e6      	b.n	800bb58 <__ieee754_sqrt+0x34>
 800bb8a:	151b      	asrs	r3, r3, #20
 800bb8c:	d10c      	bne.n	800bba8 <__ieee754_sqrt+0x84>
 800bb8e:	2a00      	cmp	r2, #0
 800bb90:	d06d      	beq.n	800bc6e <__ieee754_sqrt+0x14a>
 800bb92:	2000      	movs	r0, #0
 800bb94:	02d6      	lsls	r6, r2, #11
 800bb96:	d56e      	bpl.n	800bc76 <__ieee754_sqrt+0x152>
 800bb98:	1e44      	subs	r4, r0, #1
 800bb9a:	1b1b      	subs	r3, r3, r4
 800bb9c:	f1c0 0420 	rsb	r4, r0, #32
 800bba0:	fa21 f404 	lsr.w	r4, r1, r4
 800bba4:	4322      	orrs	r2, r4
 800bba6:	4081      	lsls	r1, r0
 800bba8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bbac:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800bbb0:	07dd      	lsls	r5, r3, #31
 800bbb2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bbb6:	bf42      	ittt	mi
 800bbb8:	0052      	lslmi	r2, r2, #1
 800bbba:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800bbbe:	0049      	lslmi	r1, r1, #1
 800bbc0:	1058      	asrs	r0, r3, #1
 800bbc2:	2500      	movs	r5, #0
 800bbc4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800bbc8:	441a      	add	r2, r3
 800bbca:	0049      	lsls	r1, r1, #1
 800bbcc:	2316      	movs	r3, #22
 800bbce:	462c      	mov	r4, r5
 800bbd0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800bbd4:	19a7      	adds	r7, r4, r6
 800bbd6:	4297      	cmp	r7, r2
 800bbd8:	bfde      	ittt	le
 800bbda:	1bd2      	suble	r2, r2, r7
 800bbdc:	19bc      	addle	r4, r7, r6
 800bbde:	19ad      	addle	r5, r5, r6
 800bbe0:	0052      	lsls	r2, r2, #1
 800bbe2:	3b01      	subs	r3, #1
 800bbe4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800bbe8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bbec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bbf0:	d1f0      	bne.n	800bbd4 <__ieee754_sqrt+0xb0>
 800bbf2:	f04f 0e20 	mov.w	lr, #32
 800bbf6:	469c      	mov	ip, r3
 800bbf8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bbfc:	42a2      	cmp	r2, r4
 800bbfe:	eb06 070c 	add.w	r7, r6, ip
 800bc02:	dc02      	bgt.n	800bc0a <__ieee754_sqrt+0xe6>
 800bc04:	d112      	bne.n	800bc2c <__ieee754_sqrt+0x108>
 800bc06:	428f      	cmp	r7, r1
 800bc08:	d810      	bhi.n	800bc2c <__ieee754_sqrt+0x108>
 800bc0a:	2f00      	cmp	r7, #0
 800bc0c:	eb07 0c06 	add.w	ip, r7, r6
 800bc10:	da34      	bge.n	800bc7c <__ieee754_sqrt+0x158>
 800bc12:	f1bc 0f00 	cmp.w	ip, #0
 800bc16:	db31      	blt.n	800bc7c <__ieee754_sqrt+0x158>
 800bc18:	f104 0801 	add.w	r8, r4, #1
 800bc1c:	1b12      	subs	r2, r2, r4
 800bc1e:	428f      	cmp	r7, r1
 800bc20:	bf88      	it	hi
 800bc22:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800bc26:	1bc9      	subs	r1, r1, r7
 800bc28:	4433      	add	r3, r6
 800bc2a:	4644      	mov	r4, r8
 800bc2c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800bc30:	f1be 0e01 	subs.w	lr, lr, #1
 800bc34:	443a      	add	r2, r7
 800bc36:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bc3a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bc3e:	d1dd      	bne.n	800bbfc <__ieee754_sqrt+0xd8>
 800bc40:	430a      	orrs	r2, r1
 800bc42:	d006      	beq.n	800bc52 <__ieee754_sqrt+0x12e>
 800bc44:	1c5c      	adds	r4, r3, #1
 800bc46:	bf13      	iteet	ne
 800bc48:	3301      	addne	r3, #1
 800bc4a:	3501      	addeq	r5, #1
 800bc4c:	4673      	moveq	r3, lr
 800bc4e:	f023 0301 	bicne.w	r3, r3, #1
 800bc52:	106a      	asrs	r2, r5, #1
 800bc54:	085b      	lsrs	r3, r3, #1
 800bc56:	07e9      	lsls	r1, r5, #31
 800bc58:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800bc5c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800bc60:	bf48      	it	mi
 800bc62:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800bc66:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800bc6a:	461c      	mov	r4, r3
 800bc6c:	e776      	b.n	800bb5c <__ieee754_sqrt+0x38>
 800bc6e:	0aca      	lsrs	r2, r1, #11
 800bc70:	3b15      	subs	r3, #21
 800bc72:	0549      	lsls	r1, r1, #21
 800bc74:	e78b      	b.n	800bb8e <__ieee754_sqrt+0x6a>
 800bc76:	0052      	lsls	r2, r2, #1
 800bc78:	3001      	adds	r0, #1
 800bc7a:	e78b      	b.n	800bb94 <__ieee754_sqrt+0x70>
 800bc7c:	46a0      	mov	r8, r4
 800bc7e:	e7cd      	b.n	800bc1c <__ieee754_sqrt+0xf8>
 800bc80:	7ff00000 	.word	0x7ff00000
 800bc84:	00000000 	.word	0x00000000

0800bc88 <__kernel_cos>:
 800bc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8c:	ec59 8b10 	vmov	r8, r9, d0
 800bc90:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800bc94:	b085      	sub	sp, #20
 800bc96:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800bc9a:	ed8d 1b00 	vstr	d1, [sp]
 800bc9e:	da07      	bge.n	800bcb0 <__kernel_cos+0x28>
 800bca0:	ee10 0a10 	vmov	r0, s0
 800bca4:	4649      	mov	r1, r9
 800bca6:	f7f4 feff 	bl	8000aa8 <__aeabi_d2iz>
 800bcaa:	2800      	cmp	r0, #0
 800bcac:	f000 80aa 	beq.w	800be04 <__kernel_cos+0x17c>
 800bcb0:	4642      	mov	r2, r8
 800bcb2:	464b      	mov	r3, r9
 800bcb4:	4640      	mov	r0, r8
 800bcb6:	4649      	mov	r1, r9
 800bcb8:	f7f4 fc46 	bl	8000548 <__aeabi_dmul>
 800bcbc:	a359      	add	r3, pc, #356	; (adr r3, 800be24 <__kernel_cos+0x19c>)
 800bcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc2:	4604      	mov	r4, r0
 800bcc4:	460d      	mov	r5, r1
 800bcc6:	f7f4 fc3f 	bl	8000548 <__aeabi_dmul>
 800bcca:	a358      	add	r3, pc, #352	; (adr r3, 800be2c <__kernel_cos+0x1a4>)
 800bccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd0:	f7f4 fa88 	bl	80001e4 <__adddf3>
 800bcd4:	4622      	mov	r2, r4
 800bcd6:	462b      	mov	r3, r5
 800bcd8:	f7f4 fc36 	bl	8000548 <__aeabi_dmul>
 800bcdc:	a355      	add	r3, pc, #340	; (adr r3, 800be34 <__kernel_cos+0x1ac>)
 800bcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce2:	f7f4 fa7d 	bl	80001e0 <__aeabi_dsub>
 800bce6:	4622      	mov	r2, r4
 800bce8:	462b      	mov	r3, r5
 800bcea:	f7f4 fc2d 	bl	8000548 <__aeabi_dmul>
 800bcee:	a353      	add	r3, pc, #332	; (adr r3, 800be3c <__kernel_cos+0x1b4>)
 800bcf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf4:	f7f4 fa76 	bl	80001e4 <__adddf3>
 800bcf8:	4622      	mov	r2, r4
 800bcfa:	462b      	mov	r3, r5
 800bcfc:	f7f4 fc24 	bl	8000548 <__aeabi_dmul>
 800bd00:	a350      	add	r3, pc, #320	; (adr r3, 800be44 <__kernel_cos+0x1bc>)
 800bd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd06:	f7f4 fa6b 	bl	80001e0 <__aeabi_dsub>
 800bd0a:	4622      	mov	r2, r4
 800bd0c:	462b      	mov	r3, r5
 800bd0e:	f7f4 fc1b 	bl	8000548 <__aeabi_dmul>
 800bd12:	a34e      	add	r3, pc, #312	; (adr r3, 800be4c <__kernel_cos+0x1c4>)
 800bd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd18:	f7f4 fa64 	bl	80001e4 <__adddf3>
 800bd1c:	462b      	mov	r3, r5
 800bd1e:	4622      	mov	r2, r4
 800bd20:	f7f4 fc12 	bl	8000548 <__aeabi_dmul>
 800bd24:	4b3a      	ldr	r3, [pc, #232]	; (800be10 <__kernel_cos+0x188>)
 800bd26:	429f      	cmp	r7, r3
 800bd28:	4682      	mov	sl, r0
 800bd2a:	468b      	mov	fp, r1
 800bd2c:	dc2c      	bgt.n	800bd88 <__kernel_cos+0x100>
 800bd2e:	2200      	movs	r2, #0
 800bd30:	4b38      	ldr	r3, [pc, #224]	; (800be14 <__kernel_cos+0x18c>)
 800bd32:	4620      	mov	r0, r4
 800bd34:	4629      	mov	r1, r5
 800bd36:	f7f4 fc07 	bl	8000548 <__aeabi_dmul>
 800bd3a:	4652      	mov	r2, sl
 800bd3c:	4606      	mov	r6, r0
 800bd3e:	460f      	mov	r7, r1
 800bd40:	465b      	mov	r3, fp
 800bd42:	4620      	mov	r0, r4
 800bd44:	4629      	mov	r1, r5
 800bd46:	f7f4 fbff 	bl	8000548 <__aeabi_dmul>
 800bd4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd4e:	4604      	mov	r4, r0
 800bd50:	460d      	mov	r5, r1
 800bd52:	4640      	mov	r0, r8
 800bd54:	4649      	mov	r1, r9
 800bd56:	f7f4 fbf7 	bl	8000548 <__aeabi_dmul>
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	460b      	mov	r3, r1
 800bd5e:	4620      	mov	r0, r4
 800bd60:	4629      	mov	r1, r5
 800bd62:	f7f4 fa3d 	bl	80001e0 <__aeabi_dsub>
 800bd66:	4602      	mov	r2, r0
 800bd68:	460b      	mov	r3, r1
 800bd6a:	4630      	mov	r0, r6
 800bd6c:	4639      	mov	r1, r7
 800bd6e:	f7f4 fa37 	bl	80001e0 <__aeabi_dsub>
 800bd72:	460b      	mov	r3, r1
 800bd74:	4928      	ldr	r1, [pc, #160]	; (800be18 <__kernel_cos+0x190>)
 800bd76:	4602      	mov	r2, r0
 800bd78:	2000      	movs	r0, #0
 800bd7a:	f7f4 fa31 	bl	80001e0 <__aeabi_dsub>
 800bd7e:	ec41 0b10 	vmov	d0, r0, r1
 800bd82:	b005      	add	sp, #20
 800bd84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd88:	4b24      	ldr	r3, [pc, #144]	; (800be1c <__kernel_cos+0x194>)
 800bd8a:	4923      	ldr	r1, [pc, #140]	; (800be18 <__kernel_cos+0x190>)
 800bd8c:	429f      	cmp	r7, r3
 800bd8e:	bfd7      	itett	le
 800bd90:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800bd94:	4f22      	ldrgt	r7, [pc, #136]	; (800be20 <__kernel_cos+0x198>)
 800bd96:	2200      	movle	r2, #0
 800bd98:	4616      	movle	r6, r2
 800bd9a:	bfd4      	ite	le
 800bd9c:	461f      	movle	r7, r3
 800bd9e:	2600      	movgt	r6, #0
 800bda0:	4632      	mov	r2, r6
 800bda2:	463b      	mov	r3, r7
 800bda4:	2000      	movs	r0, #0
 800bda6:	f7f4 fa1b 	bl	80001e0 <__aeabi_dsub>
 800bdaa:	2200      	movs	r2, #0
 800bdac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdb0:	4b18      	ldr	r3, [pc, #96]	; (800be14 <__kernel_cos+0x18c>)
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	4629      	mov	r1, r5
 800bdb6:	f7f4 fbc7 	bl	8000548 <__aeabi_dmul>
 800bdba:	4632      	mov	r2, r6
 800bdbc:	463b      	mov	r3, r7
 800bdbe:	f7f4 fa0f 	bl	80001e0 <__aeabi_dsub>
 800bdc2:	4652      	mov	r2, sl
 800bdc4:	4606      	mov	r6, r0
 800bdc6:	460f      	mov	r7, r1
 800bdc8:	465b      	mov	r3, fp
 800bdca:	4620      	mov	r0, r4
 800bdcc:	4629      	mov	r1, r5
 800bdce:	f7f4 fbbb 	bl	8000548 <__aeabi_dmul>
 800bdd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	460d      	mov	r5, r1
 800bdda:	4640      	mov	r0, r8
 800bddc:	4649      	mov	r1, r9
 800bdde:	f7f4 fbb3 	bl	8000548 <__aeabi_dmul>
 800bde2:	4602      	mov	r2, r0
 800bde4:	460b      	mov	r3, r1
 800bde6:	4620      	mov	r0, r4
 800bde8:	4629      	mov	r1, r5
 800bdea:	f7f4 f9f9 	bl	80001e0 <__aeabi_dsub>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	460b      	mov	r3, r1
 800bdf2:	4630      	mov	r0, r6
 800bdf4:	4639      	mov	r1, r7
 800bdf6:	f7f4 f9f3 	bl	80001e0 <__aeabi_dsub>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be02:	e7ba      	b.n	800bd7a <__kernel_cos+0xf2>
 800be04:	2000      	movs	r0, #0
 800be06:	4904      	ldr	r1, [pc, #16]	; (800be18 <__kernel_cos+0x190>)
 800be08:	e7b9      	b.n	800bd7e <__kernel_cos+0xf6>
 800be0a:	bf00      	nop
 800be0c:	f3af 8000 	nop.w
 800be10:	3fd33332 	.word	0x3fd33332
 800be14:	3fe00000 	.word	0x3fe00000
 800be18:	3ff00000 	.word	0x3ff00000
 800be1c:	3fe90000 	.word	0x3fe90000
 800be20:	3fd20000 	.word	0x3fd20000
 800be24:	be8838d4 	.word	0xbe8838d4
 800be28:	bda8fae9 	.word	0xbda8fae9
 800be2c:	bdb4b1c4 	.word	0xbdb4b1c4
 800be30:	3e21ee9e 	.word	0x3e21ee9e
 800be34:	809c52ad 	.word	0x809c52ad
 800be38:	3e927e4f 	.word	0x3e927e4f
 800be3c:	19cb1590 	.word	0x19cb1590
 800be40:	3efa01a0 	.word	0x3efa01a0
 800be44:	16c15177 	.word	0x16c15177
 800be48:	3f56c16c 	.word	0x3f56c16c
 800be4c:	5555554c 	.word	0x5555554c
 800be50:	3fa55555 	.word	0x3fa55555
 800be54:	00000000 	.word	0x00000000

0800be58 <__kernel_rem_pio2>:
 800be58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be5c:	ed2d 8b02 	vpush	{d8}
 800be60:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800be64:	1ed4      	subs	r4, r2, #3
 800be66:	9306      	str	r3, [sp, #24]
 800be68:	9102      	str	r1, [sp, #8]
 800be6a:	4bc3      	ldr	r3, [pc, #780]	; (800c178 <__kernel_rem_pio2+0x320>)
 800be6c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800be6e:	9009      	str	r0, [sp, #36]	; 0x24
 800be70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be74:	9300      	str	r3, [sp, #0]
 800be76:	9b06      	ldr	r3, [sp, #24]
 800be78:	3b01      	subs	r3, #1
 800be7a:	9304      	str	r3, [sp, #16]
 800be7c:	2318      	movs	r3, #24
 800be7e:	fb94 f4f3 	sdiv	r4, r4, r3
 800be82:	f06f 0317 	mvn.w	r3, #23
 800be86:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800be8a:	fb04 3303 	mla	r3, r4, r3, r3
 800be8e:	eb03 0a02 	add.w	sl, r3, r2
 800be92:	9b00      	ldr	r3, [sp, #0]
 800be94:	9a04      	ldr	r2, [sp, #16]
 800be96:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800c168 <__kernel_rem_pio2+0x310>
 800be9a:	eb03 0802 	add.w	r8, r3, r2
 800be9e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800bea0:	1aa7      	subs	r7, r4, r2
 800bea2:	ae20      	add	r6, sp, #128	; 0x80
 800bea4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bea8:	2500      	movs	r5, #0
 800beaa:	4545      	cmp	r5, r8
 800beac:	dd13      	ble.n	800bed6 <__kernel_rem_pio2+0x7e>
 800beae:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800c168 <__kernel_rem_pio2+0x310>
 800beb2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800beb6:	2600      	movs	r6, #0
 800beb8:	9b00      	ldr	r3, [sp, #0]
 800beba:	429e      	cmp	r6, r3
 800bebc:	dc32      	bgt.n	800bf24 <__kernel_rem_pio2+0xcc>
 800bebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bec0:	9303      	str	r3, [sp, #12]
 800bec2:	9b06      	ldr	r3, [sp, #24]
 800bec4:	199d      	adds	r5, r3, r6
 800bec6:	ab20      	add	r3, sp, #128	; 0x80
 800bec8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800becc:	9308      	str	r3, [sp, #32]
 800bece:	ec59 8b18 	vmov	r8, r9, d8
 800bed2:	2700      	movs	r7, #0
 800bed4:	e01f      	b.n	800bf16 <__kernel_rem_pio2+0xbe>
 800bed6:	42ef      	cmn	r7, r5
 800bed8:	d407      	bmi.n	800beea <__kernel_rem_pio2+0x92>
 800beda:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bede:	f7f4 facd 	bl	800047c <__aeabi_i2d>
 800bee2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bee6:	3501      	adds	r5, #1
 800bee8:	e7df      	b.n	800beaa <__kernel_rem_pio2+0x52>
 800beea:	ec51 0b18 	vmov	r0, r1, d8
 800beee:	e7f8      	b.n	800bee2 <__kernel_rem_pio2+0x8a>
 800bef0:	9908      	ldr	r1, [sp, #32]
 800bef2:	9d03      	ldr	r5, [sp, #12]
 800bef4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800bef8:	9108      	str	r1, [sp, #32]
 800befa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800befe:	9503      	str	r5, [sp, #12]
 800bf00:	f7f4 fb22 	bl	8000548 <__aeabi_dmul>
 800bf04:	4602      	mov	r2, r0
 800bf06:	460b      	mov	r3, r1
 800bf08:	4640      	mov	r0, r8
 800bf0a:	4649      	mov	r1, r9
 800bf0c:	f7f4 f96a 	bl	80001e4 <__adddf3>
 800bf10:	3701      	adds	r7, #1
 800bf12:	4680      	mov	r8, r0
 800bf14:	4689      	mov	r9, r1
 800bf16:	9b04      	ldr	r3, [sp, #16]
 800bf18:	429f      	cmp	r7, r3
 800bf1a:	dde9      	ble.n	800bef0 <__kernel_rem_pio2+0x98>
 800bf1c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800bf20:	3601      	adds	r6, #1
 800bf22:	e7c9      	b.n	800beb8 <__kernel_rem_pio2+0x60>
 800bf24:	9b00      	ldr	r3, [sp, #0]
 800bf26:	9f00      	ldr	r7, [sp, #0]
 800bf28:	aa0c      	add	r2, sp, #48	; 0x30
 800bf2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bf2e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf30:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800bf32:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bf36:	930a      	str	r3, [sp, #40]	; 0x28
 800bf38:	ab98      	add	r3, sp, #608	; 0x260
 800bf3a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800bf3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bf42:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bf46:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800bf4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bf4e:	9308      	str	r3, [sp, #32]
 800bf50:	9a08      	ldr	r2, [sp, #32]
 800bf52:	ab98      	add	r3, sp, #608	; 0x260
 800bf54:	4413      	add	r3, r2
 800bf56:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800bf5a:	2600      	movs	r6, #0
 800bf5c:	1bbb      	subs	r3, r7, r6
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	dc77      	bgt.n	800c052 <__kernel_rem_pio2+0x1fa>
 800bf62:	ec49 8b10 	vmov	d0, r8, r9
 800bf66:	4650      	mov	r0, sl
 800bf68:	f000 fdea 	bl	800cb40 <scalbn>
 800bf6c:	ec55 4b10 	vmov	r4, r5, d0
 800bf70:	2200      	movs	r2, #0
 800bf72:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bf76:	ee10 0a10 	vmov	r0, s0
 800bf7a:	4629      	mov	r1, r5
 800bf7c:	f7f4 fae4 	bl	8000548 <__aeabi_dmul>
 800bf80:	ec41 0b10 	vmov	d0, r0, r1
 800bf84:	f000 fd4c 	bl	800ca20 <floor>
 800bf88:	2200      	movs	r2, #0
 800bf8a:	ec51 0b10 	vmov	r0, r1, d0
 800bf8e:	4b7b      	ldr	r3, [pc, #492]	; (800c17c <__kernel_rem_pio2+0x324>)
 800bf90:	f7f4 fada 	bl	8000548 <__aeabi_dmul>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	4620      	mov	r0, r4
 800bf9a:	4629      	mov	r1, r5
 800bf9c:	f7f4 f920 	bl	80001e0 <__aeabi_dsub>
 800bfa0:	460d      	mov	r5, r1
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	f7f4 fd80 	bl	8000aa8 <__aeabi_d2iz>
 800bfa8:	9003      	str	r0, [sp, #12]
 800bfaa:	f7f4 fa67 	bl	800047c <__aeabi_i2d>
 800bfae:	4602      	mov	r2, r0
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	4620      	mov	r0, r4
 800bfb4:	4629      	mov	r1, r5
 800bfb6:	f7f4 f913 	bl	80001e0 <__aeabi_dsub>
 800bfba:	f1ba 0f00 	cmp.w	sl, #0
 800bfbe:	4680      	mov	r8, r0
 800bfc0:	4689      	mov	r9, r1
 800bfc2:	dd6b      	ble.n	800c09c <__kernel_rem_pio2+0x244>
 800bfc4:	1e7a      	subs	r2, r7, #1
 800bfc6:	ab0c      	add	r3, sp, #48	; 0x30
 800bfc8:	f1ca 0118 	rsb	r1, sl, #24
 800bfcc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bfd0:	9c03      	ldr	r4, [sp, #12]
 800bfd2:	fa40 f301 	asr.w	r3, r0, r1
 800bfd6:	441c      	add	r4, r3
 800bfd8:	408b      	lsls	r3, r1
 800bfda:	1ac0      	subs	r0, r0, r3
 800bfdc:	ab0c      	add	r3, sp, #48	; 0x30
 800bfde:	9403      	str	r4, [sp, #12]
 800bfe0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800bfe4:	f1ca 0317 	rsb	r3, sl, #23
 800bfe8:	fa40 fb03 	asr.w	fp, r0, r3
 800bfec:	f1bb 0f00 	cmp.w	fp, #0
 800bff0:	dd62      	ble.n	800c0b8 <__kernel_rem_pio2+0x260>
 800bff2:	9b03      	ldr	r3, [sp, #12]
 800bff4:	2200      	movs	r2, #0
 800bff6:	3301      	adds	r3, #1
 800bff8:	9303      	str	r3, [sp, #12]
 800bffa:	4614      	mov	r4, r2
 800bffc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c000:	4297      	cmp	r7, r2
 800c002:	f300 8089 	bgt.w	800c118 <__kernel_rem_pio2+0x2c0>
 800c006:	f1ba 0f00 	cmp.w	sl, #0
 800c00a:	dd07      	ble.n	800c01c <__kernel_rem_pio2+0x1c4>
 800c00c:	f1ba 0f01 	cmp.w	sl, #1
 800c010:	f000 8096 	beq.w	800c140 <__kernel_rem_pio2+0x2e8>
 800c014:	f1ba 0f02 	cmp.w	sl, #2
 800c018:	f000 809c 	beq.w	800c154 <__kernel_rem_pio2+0x2fc>
 800c01c:	f1bb 0f02 	cmp.w	fp, #2
 800c020:	d14a      	bne.n	800c0b8 <__kernel_rem_pio2+0x260>
 800c022:	4642      	mov	r2, r8
 800c024:	464b      	mov	r3, r9
 800c026:	2000      	movs	r0, #0
 800c028:	4955      	ldr	r1, [pc, #340]	; (800c180 <__kernel_rem_pio2+0x328>)
 800c02a:	f7f4 f8d9 	bl	80001e0 <__aeabi_dsub>
 800c02e:	4680      	mov	r8, r0
 800c030:	4689      	mov	r9, r1
 800c032:	2c00      	cmp	r4, #0
 800c034:	d040      	beq.n	800c0b8 <__kernel_rem_pio2+0x260>
 800c036:	4650      	mov	r0, sl
 800c038:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800c170 <__kernel_rem_pio2+0x318>
 800c03c:	f000 fd80 	bl	800cb40 <scalbn>
 800c040:	4640      	mov	r0, r8
 800c042:	4649      	mov	r1, r9
 800c044:	ec53 2b10 	vmov	r2, r3, d0
 800c048:	f7f4 f8ca 	bl	80001e0 <__aeabi_dsub>
 800c04c:	4680      	mov	r8, r0
 800c04e:	4689      	mov	r9, r1
 800c050:	e032      	b.n	800c0b8 <__kernel_rem_pio2+0x260>
 800c052:	2200      	movs	r2, #0
 800c054:	4b4b      	ldr	r3, [pc, #300]	; (800c184 <__kernel_rem_pio2+0x32c>)
 800c056:	4640      	mov	r0, r8
 800c058:	4649      	mov	r1, r9
 800c05a:	f7f4 fa75 	bl	8000548 <__aeabi_dmul>
 800c05e:	f7f4 fd23 	bl	8000aa8 <__aeabi_d2iz>
 800c062:	f7f4 fa0b 	bl	800047c <__aeabi_i2d>
 800c066:	2200      	movs	r2, #0
 800c068:	4b47      	ldr	r3, [pc, #284]	; (800c188 <__kernel_rem_pio2+0x330>)
 800c06a:	4604      	mov	r4, r0
 800c06c:	460d      	mov	r5, r1
 800c06e:	f7f4 fa6b 	bl	8000548 <__aeabi_dmul>
 800c072:	4602      	mov	r2, r0
 800c074:	460b      	mov	r3, r1
 800c076:	4640      	mov	r0, r8
 800c078:	4649      	mov	r1, r9
 800c07a:	f7f4 f8b1 	bl	80001e0 <__aeabi_dsub>
 800c07e:	f7f4 fd13 	bl	8000aa8 <__aeabi_d2iz>
 800c082:	ab0c      	add	r3, sp, #48	; 0x30
 800c084:	4629      	mov	r1, r5
 800c086:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c08a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c08e:	4620      	mov	r0, r4
 800c090:	f7f4 f8a8 	bl	80001e4 <__adddf3>
 800c094:	3601      	adds	r6, #1
 800c096:	4680      	mov	r8, r0
 800c098:	4689      	mov	r9, r1
 800c09a:	e75f      	b.n	800bf5c <__kernel_rem_pio2+0x104>
 800c09c:	d106      	bne.n	800c0ac <__kernel_rem_pio2+0x254>
 800c09e:	1e7b      	subs	r3, r7, #1
 800c0a0:	aa0c      	add	r2, sp, #48	; 0x30
 800c0a2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c0a6:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800c0aa:	e79f      	b.n	800bfec <__kernel_rem_pio2+0x194>
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	4b37      	ldr	r3, [pc, #220]	; (800c18c <__kernel_rem_pio2+0x334>)
 800c0b0:	f7f4 fcd0 	bl	8000a54 <__aeabi_dcmpge>
 800c0b4:	bb68      	cbnz	r0, 800c112 <__kernel_rem_pio2+0x2ba>
 800c0b6:	4683      	mov	fp, r0
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	4640      	mov	r0, r8
 800c0be:	4649      	mov	r1, r9
 800c0c0:	f7f4 fcaa 	bl	8000a18 <__aeabi_dcmpeq>
 800c0c4:	2800      	cmp	r0, #0
 800c0c6:	f000 80c1 	beq.w	800c24c <__kernel_rem_pio2+0x3f4>
 800c0ca:	1e7c      	subs	r4, r7, #1
 800c0cc:	4623      	mov	r3, r4
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	9900      	ldr	r1, [sp, #0]
 800c0d2:	428b      	cmp	r3, r1
 800c0d4:	da5c      	bge.n	800c190 <__kernel_rem_pio2+0x338>
 800c0d6:	2a00      	cmp	r2, #0
 800c0d8:	f040 808b 	bne.w	800c1f2 <__kernel_rem_pio2+0x39a>
 800c0dc:	2401      	movs	r4, #1
 800c0de:	f06f 0203 	mvn.w	r2, #3
 800c0e2:	fb02 f304 	mul.w	r3, r2, r4
 800c0e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c0e8:	58cb      	ldr	r3, [r1, r3]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d056      	beq.n	800c19c <__kernel_rem_pio2+0x344>
 800c0ee:	9b08      	ldr	r3, [sp, #32]
 800c0f0:	aa98      	add	r2, sp, #608	; 0x260
 800c0f2:	4413      	add	r3, r2
 800c0f4:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 800c0f8:	9b06      	ldr	r3, [sp, #24]
 800c0fa:	19dd      	adds	r5, r3, r7
 800c0fc:	ab20      	add	r3, sp, #128	; 0x80
 800c0fe:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c102:	19e3      	adds	r3, r4, r7
 800c104:	1c7e      	adds	r6, r7, #1
 800c106:	9303      	str	r3, [sp, #12]
 800c108:	9b03      	ldr	r3, [sp, #12]
 800c10a:	429e      	cmp	r6, r3
 800c10c:	dd48      	ble.n	800c1a0 <__kernel_rem_pio2+0x348>
 800c10e:	461f      	mov	r7, r3
 800c110:	e712      	b.n	800bf38 <__kernel_rem_pio2+0xe0>
 800c112:	f04f 0b02 	mov.w	fp, #2
 800c116:	e76c      	b.n	800bff2 <__kernel_rem_pio2+0x19a>
 800c118:	ab0c      	add	r3, sp, #48	; 0x30
 800c11a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c11e:	b94c      	cbnz	r4, 800c134 <__kernel_rem_pio2+0x2dc>
 800c120:	b12b      	cbz	r3, 800c12e <__kernel_rem_pio2+0x2d6>
 800c122:	a80c      	add	r0, sp, #48	; 0x30
 800c124:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c128:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c12c:	2301      	movs	r3, #1
 800c12e:	3201      	adds	r2, #1
 800c130:	461c      	mov	r4, r3
 800c132:	e765      	b.n	800c000 <__kernel_rem_pio2+0x1a8>
 800c134:	a80c      	add	r0, sp, #48	; 0x30
 800c136:	1acb      	subs	r3, r1, r3
 800c138:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c13c:	4623      	mov	r3, r4
 800c13e:	e7f6      	b.n	800c12e <__kernel_rem_pio2+0x2d6>
 800c140:	1e7a      	subs	r2, r7, #1
 800c142:	ab0c      	add	r3, sp, #48	; 0x30
 800c144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c148:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c14c:	a90c      	add	r1, sp, #48	; 0x30
 800c14e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c152:	e763      	b.n	800c01c <__kernel_rem_pio2+0x1c4>
 800c154:	1e7a      	subs	r2, r7, #1
 800c156:	ab0c      	add	r3, sp, #48	; 0x30
 800c158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c15c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c160:	e7f4      	b.n	800c14c <__kernel_rem_pio2+0x2f4>
 800c162:	bf00      	nop
 800c164:	f3af 8000 	nop.w
	...
 800c174:	3ff00000 	.word	0x3ff00000
 800c178:	0800d040 	.word	0x0800d040
 800c17c:	40200000 	.word	0x40200000
 800c180:	3ff00000 	.word	0x3ff00000
 800c184:	3e700000 	.word	0x3e700000
 800c188:	41700000 	.word	0x41700000
 800c18c:	3fe00000 	.word	0x3fe00000
 800c190:	a90c      	add	r1, sp, #48	; 0x30
 800c192:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c196:	3b01      	subs	r3, #1
 800c198:	430a      	orrs	r2, r1
 800c19a:	e799      	b.n	800c0d0 <__kernel_rem_pio2+0x278>
 800c19c:	3401      	adds	r4, #1
 800c19e:	e7a0      	b.n	800c0e2 <__kernel_rem_pio2+0x28a>
 800c1a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1a2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c1a6:	f7f4 f969 	bl	800047c <__aeabi_i2d>
 800c1aa:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c1ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1b0:	9508      	str	r5, [sp, #32]
 800c1b2:	461c      	mov	r4, r3
 800c1b4:	2700      	movs	r7, #0
 800c1b6:	f04f 0800 	mov.w	r8, #0
 800c1ba:	f04f 0900 	mov.w	r9, #0
 800c1be:	9b04      	ldr	r3, [sp, #16]
 800c1c0:	429f      	cmp	r7, r3
 800c1c2:	dd03      	ble.n	800c1cc <__kernel_rem_pio2+0x374>
 800c1c4:	e8eb 8902 	strd	r8, r9, [fp], #8
 800c1c8:	3601      	adds	r6, #1
 800c1ca:	e79d      	b.n	800c108 <__kernel_rem_pio2+0x2b0>
 800c1cc:	9908      	ldr	r1, [sp, #32]
 800c1ce:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c1d2:	9108      	str	r1, [sp, #32]
 800c1d4:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c1d8:	f7f4 f9b6 	bl	8000548 <__aeabi_dmul>
 800c1dc:	4602      	mov	r2, r0
 800c1de:	460b      	mov	r3, r1
 800c1e0:	4640      	mov	r0, r8
 800c1e2:	4649      	mov	r1, r9
 800c1e4:	f7f3 fffe 	bl	80001e4 <__adddf3>
 800c1e8:	3701      	adds	r7, #1
 800c1ea:	4680      	mov	r8, r0
 800c1ec:	4689      	mov	r9, r1
 800c1ee:	e7e6      	b.n	800c1be <__kernel_rem_pio2+0x366>
 800c1f0:	3c01      	subs	r4, #1
 800c1f2:	ab0c      	add	r3, sp, #48	; 0x30
 800c1f4:	f1aa 0a18 	sub.w	sl, sl, #24
 800c1f8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d0f7      	beq.n	800c1f0 <__kernel_rem_pio2+0x398>
 800c200:	4650      	mov	r0, sl
 800c202:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 800c4d8 <__kernel_rem_pio2+0x680>
 800c206:	f000 fc9b 	bl	800cb40 <scalbn>
 800c20a:	00e5      	lsls	r5, r4, #3
 800c20c:	ab98      	add	r3, sp, #608	; 0x260
 800c20e:	eb03 0905 	add.w	r9, r3, r5
 800c212:	ec57 6b10 	vmov	r6, r7, d0
 800c216:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800c21a:	46a0      	mov	r8, r4
 800c21c:	f1b8 0f00 	cmp.w	r8, #0
 800c220:	da4d      	bge.n	800c2be <__kernel_rem_pio2+0x466>
 800c222:	ed9f 8baf 	vldr	d8, [pc, #700]	; 800c4e0 <__kernel_rem_pio2+0x688>
 800c226:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800c22a:	2300      	movs	r3, #0
 800c22c:	9304      	str	r3, [sp, #16]
 800c22e:	4657      	mov	r7, sl
 800c230:	9b04      	ldr	r3, [sp, #16]
 800c232:	ebb4 0903 	subs.w	r9, r4, r3
 800c236:	d476      	bmi.n	800c326 <__kernel_rem_pio2+0x4ce>
 800c238:	4bab      	ldr	r3, [pc, #684]	; (800c4e8 <__kernel_rem_pio2+0x690>)
 800c23a:	461e      	mov	r6, r3
 800c23c:	ab70      	add	r3, sp, #448	; 0x1c0
 800c23e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c242:	ed8d 8b06 	vstr	d8, [sp, #24]
 800c246:	f04f 0800 	mov.w	r8, #0
 800c24a:	e05e      	b.n	800c30a <__kernel_rem_pio2+0x4b2>
 800c24c:	f1ca 0000 	rsb	r0, sl, #0
 800c250:	ec49 8b10 	vmov	d0, r8, r9
 800c254:	f000 fc74 	bl	800cb40 <scalbn>
 800c258:	ec55 4b10 	vmov	r4, r5, d0
 800c25c:	2200      	movs	r2, #0
 800c25e:	4ba3      	ldr	r3, [pc, #652]	; (800c4ec <__kernel_rem_pio2+0x694>)
 800c260:	ee10 0a10 	vmov	r0, s0
 800c264:	4629      	mov	r1, r5
 800c266:	f7f4 fbf5 	bl	8000a54 <__aeabi_dcmpge>
 800c26a:	b1f8      	cbz	r0, 800c2ac <__kernel_rem_pio2+0x454>
 800c26c:	2200      	movs	r2, #0
 800c26e:	4ba0      	ldr	r3, [pc, #640]	; (800c4f0 <__kernel_rem_pio2+0x698>)
 800c270:	4620      	mov	r0, r4
 800c272:	4629      	mov	r1, r5
 800c274:	f7f4 f968 	bl	8000548 <__aeabi_dmul>
 800c278:	f7f4 fc16 	bl	8000aa8 <__aeabi_d2iz>
 800c27c:	4606      	mov	r6, r0
 800c27e:	f7f4 f8fd 	bl	800047c <__aeabi_i2d>
 800c282:	2200      	movs	r2, #0
 800c284:	4b99      	ldr	r3, [pc, #612]	; (800c4ec <__kernel_rem_pio2+0x694>)
 800c286:	f7f4 f95f 	bl	8000548 <__aeabi_dmul>
 800c28a:	460b      	mov	r3, r1
 800c28c:	4602      	mov	r2, r0
 800c28e:	4629      	mov	r1, r5
 800c290:	4620      	mov	r0, r4
 800c292:	f7f3 ffa5 	bl	80001e0 <__aeabi_dsub>
 800c296:	f7f4 fc07 	bl	8000aa8 <__aeabi_d2iz>
 800c29a:	1c7c      	adds	r4, r7, #1
 800c29c:	ab0c      	add	r3, sp, #48	; 0x30
 800c29e:	f10a 0a18 	add.w	sl, sl, #24
 800c2a2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800c2a6:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800c2aa:	e7a9      	b.n	800c200 <__kernel_rem_pio2+0x3a8>
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	4629      	mov	r1, r5
 800c2b0:	f7f4 fbfa 	bl	8000aa8 <__aeabi_d2iz>
 800c2b4:	ab0c      	add	r3, sp, #48	; 0x30
 800c2b6:	463c      	mov	r4, r7
 800c2b8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800c2bc:	e7a0      	b.n	800c200 <__kernel_rem_pio2+0x3a8>
 800c2be:	ab0c      	add	r3, sp, #48	; 0x30
 800c2c0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c2c4:	f7f4 f8da 	bl	800047c <__aeabi_i2d>
 800c2c8:	4632      	mov	r2, r6
 800c2ca:	463b      	mov	r3, r7
 800c2cc:	f7f4 f93c 	bl	8000548 <__aeabi_dmul>
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800c2d6:	4b86      	ldr	r3, [pc, #536]	; (800c4f0 <__kernel_rem_pio2+0x698>)
 800c2d8:	4630      	mov	r0, r6
 800c2da:	4639      	mov	r1, r7
 800c2dc:	f7f4 f934 	bl	8000548 <__aeabi_dmul>
 800c2e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800c2e4:	4606      	mov	r6, r0
 800c2e6:	460f      	mov	r7, r1
 800c2e8:	e798      	b.n	800c21c <__kernel_rem_pio2+0x3c4>
 800c2ea:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c2ee:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800c2f2:	f7f4 f929 	bl	8000548 <__aeabi_dmul>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	460b      	mov	r3, r1
 800c2fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c2fe:	f7f3 ff71 	bl	80001e4 <__adddf3>
 800c302:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c306:	f108 0801 	add.w	r8, r8, #1
 800c30a:	9b00      	ldr	r3, [sp, #0]
 800c30c:	4598      	cmp	r8, r3
 800c30e:	dc02      	bgt.n	800c316 <__kernel_rem_pio2+0x4be>
 800c310:	9b04      	ldr	r3, [sp, #16]
 800c312:	4598      	cmp	r8, r3
 800c314:	dde9      	ble.n	800c2ea <__kernel_rem_pio2+0x492>
 800c316:	9b04      	ldr	r3, [sp, #16]
 800c318:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c31c:	3301      	adds	r3, #1
 800c31e:	ecaa 7b02 	vstmia	sl!, {d7}
 800c322:	9304      	str	r3, [sp, #16]
 800c324:	e784      	b.n	800c230 <__kernel_rem_pio2+0x3d8>
 800c326:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c328:	2b03      	cmp	r3, #3
 800c32a:	d85d      	bhi.n	800c3e8 <__kernel_rem_pio2+0x590>
 800c32c:	e8df f003 	tbb	[pc, r3]
 800c330:	0226264b 	.word	0x0226264b
 800c334:	ab98      	add	r3, sp, #608	; 0x260
 800c336:	441d      	add	r5, r3
 800c338:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800c33c:	462e      	mov	r6, r5
 800c33e:	46a2      	mov	sl, r4
 800c340:	f1ba 0f00 	cmp.w	sl, #0
 800c344:	dc6e      	bgt.n	800c424 <__kernel_rem_pio2+0x5cc>
 800c346:	462e      	mov	r6, r5
 800c348:	46a2      	mov	sl, r4
 800c34a:	f1ba 0f01 	cmp.w	sl, #1
 800c34e:	f300 808a 	bgt.w	800c466 <__kernel_rem_pio2+0x60e>
 800c352:	2000      	movs	r0, #0
 800c354:	2100      	movs	r1, #0
 800c356:	2c01      	cmp	r4, #1
 800c358:	f300 80a6 	bgt.w	800c4a8 <__kernel_rem_pio2+0x650>
 800c35c:	f1bb 0f00 	cmp.w	fp, #0
 800c360:	f040 80a8 	bne.w	800c4b4 <__kernel_rem_pio2+0x65c>
 800c364:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 800c368:	9c02      	ldr	r4, [sp, #8]
 800c36a:	e9c4 2300 	strd	r2, r3, [r4]
 800c36e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800c372:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800c376:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c37a:	e035      	b.n	800c3e8 <__kernel_rem_pio2+0x590>
 800c37c:	3508      	adds	r5, #8
 800c37e:	ab48      	add	r3, sp, #288	; 0x120
 800c380:	441d      	add	r5, r3
 800c382:	4626      	mov	r6, r4
 800c384:	2000      	movs	r0, #0
 800c386:	2100      	movs	r1, #0
 800c388:	2e00      	cmp	r6, #0
 800c38a:	da3c      	bge.n	800c406 <__kernel_rem_pio2+0x5ae>
 800c38c:	f1bb 0f00 	cmp.w	fp, #0
 800c390:	d03f      	beq.n	800c412 <__kernel_rem_pio2+0x5ba>
 800c392:	4602      	mov	r2, r0
 800c394:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c398:	9d02      	ldr	r5, [sp, #8]
 800c39a:	e9c5 2300 	strd	r2, r3, [r5]
 800c39e:	4602      	mov	r2, r0
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c3a6:	f7f3 ff1b 	bl	80001e0 <__aeabi_dsub>
 800c3aa:	ae4a      	add	r6, sp, #296	; 0x128
 800c3ac:	2501      	movs	r5, #1
 800c3ae:	42ac      	cmp	r4, r5
 800c3b0:	da32      	bge.n	800c418 <__kernel_rem_pio2+0x5c0>
 800c3b2:	f1bb 0f00 	cmp.w	fp, #0
 800c3b6:	d002      	beq.n	800c3be <__kernel_rem_pio2+0x566>
 800c3b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3bc:	4619      	mov	r1, r3
 800c3be:	9b02      	ldr	r3, [sp, #8]
 800c3c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c3c4:	e010      	b.n	800c3e8 <__kernel_rem_pio2+0x590>
 800c3c6:	ab98      	add	r3, sp, #608	; 0x260
 800c3c8:	441d      	add	r5, r3
 800c3ca:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800c3ce:	2000      	movs	r0, #0
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	2c00      	cmp	r4, #0
 800c3d4:	da11      	bge.n	800c3fa <__kernel_rem_pio2+0x5a2>
 800c3d6:	f1bb 0f00 	cmp.w	fp, #0
 800c3da:	d002      	beq.n	800c3e2 <__kernel_rem_pio2+0x58a>
 800c3dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3e0:	4619      	mov	r1, r3
 800c3e2:	9b02      	ldr	r3, [sp, #8]
 800c3e4:	e9c3 0100 	strd	r0, r1, [r3]
 800c3e8:	9b03      	ldr	r3, [sp, #12]
 800c3ea:	f003 0007 	and.w	r0, r3, #7
 800c3ee:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c3f2:	ecbd 8b02 	vpop	{d8}
 800c3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3fa:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c3fe:	f7f3 fef1 	bl	80001e4 <__adddf3>
 800c402:	3c01      	subs	r4, #1
 800c404:	e7e5      	b.n	800c3d2 <__kernel_rem_pio2+0x57a>
 800c406:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c40a:	f7f3 feeb 	bl	80001e4 <__adddf3>
 800c40e:	3e01      	subs	r6, #1
 800c410:	e7ba      	b.n	800c388 <__kernel_rem_pio2+0x530>
 800c412:	4602      	mov	r2, r0
 800c414:	460b      	mov	r3, r1
 800c416:	e7bf      	b.n	800c398 <__kernel_rem_pio2+0x540>
 800c418:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c41c:	f7f3 fee2 	bl	80001e4 <__adddf3>
 800c420:	3501      	adds	r5, #1
 800c422:	e7c4      	b.n	800c3ae <__kernel_rem_pio2+0x556>
 800c424:	ed16 7b02 	vldr	d7, [r6, #-8]
 800c428:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800c42c:	ec53 2b17 	vmov	r2, r3, d7
 800c430:	4640      	mov	r0, r8
 800c432:	4649      	mov	r1, r9
 800c434:	ed8d 7b00 	vstr	d7, [sp]
 800c438:	f7f3 fed4 	bl	80001e4 <__adddf3>
 800c43c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c440:	4602      	mov	r2, r0
 800c442:	460b      	mov	r3, r1
 800c444:	4640      	mov	r0, r8
 800c446:	4649      	mov	r1, r9
 800c448:	f7f3 feca 	bl	80001e0 <__aeabi_dsub>
 800c44c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c450:	f7f3 fec8 	bl	80001e4 <__adddf3>
 800c454:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c458:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800c45c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c460:	ed06 7b02 	vstr	d7, [r6, #-8]
 800c464:	e76c      	b.n	800c340 <__kernel_rem_pio2+0x4e8>
 800c466:	ed16 7b02 	vldr	d7, [r6, #-8]
 800c46a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800c46e:	ec53 2b17 	vmov	r2, r3, d7
 800c472:	4640      	mov	r0, r8
 800c474:	4649      	mov	r1, r9
 800c476:	ed8d 7b00 	vstr	d7, [sp]
 800c47a:	f7f3 feb3 	bl	80001e4 <__adddf3>
 800c47e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c482:	4602      	mov	r2, r0
 800c484:	460b      	mov	r3, r1
 800c486:	4640      	mov	r0, r8
 800c488:	4649      	mov	r1, r9
 800c48a:	f7f3 fea9 	bl	80001e0 <__aeabi_dsub>
 800c48e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c492:	f7f3 fea7 	bl	80001e4 <__adddf3>
 800c496:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c49a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800c49e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4a2:	ed06 7b02 	vstr	d7, [r6, #-8]
 800c4a6:	e750      	b.n	800c34a <__kernel_rem_pio2+0x4f2>
 800c4a8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c4ac:	f7f3 fe9a 	bl	80001e4 <__adddf3>
 800c4b0:	3c01      	subs	r4, #1
 800c4b2:	e750      	b.n	800c356 <__kernel_rem_pio2+0x4fe>
 800c4b4:	9a02      	ldr	r2, [sp, #8]
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	6013      	str	r3, [r2, #0]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6110      	str	r0, [r2, #16]
 800c4be:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c4c2:	6053      	str	r3, [r2, #4]
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	6093      	str	r3, [r2, #8]
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c4ce:	60d3      	str	r3, [r2, #12]
 800c4d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c4d4:	6153      	str	r3, [r2, #20]
 800c4d6:	e787      	b.n	800c3e8 <__kernel_rem_pio2+0x590>
 800c4d8:	00000000 	.word	0x00000000
 800c4dc:	3ff00000 	.word	0x3ff00000
	...
 800c4e8:	0800d000 	.word	0x0800d000
 800c4ec:	41700000 	.word	0x41700000
 800c4f0:	3e700000 	.word	0x3e700000
 800c4f4:	00000000 	.word	0x00000000

0800c4f8 <__kernel_sin>:
 800c4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4fc:	ec55 4b10 	vmov	r4, r5, d0
 800c500:	b085      	sub	sp, #20
 800c502:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c506:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c50a:	ed8d 1b00 	vstr	d1, [sp]
 800c50e:	9002      	str	r0, [sp, #8]
 800c510:	da06      	bge.n	800c520 <__kernel_sin+0x28>
 800c512:	ee10 0a10 	vmov	r0, s0
 800c516:	4629      	mov	r1, r5
 800c518:	f7f4 fac6 	bl	8000aa8 <__aeabi_d2iz>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	d051      	beq.n	800c5c4 <__kernel_sin+0xcc>
 800c520:	4622      	mov	r2, r4
 800c522:	462b      	mov	r3, r5
 800c524:	4620      	mov	r0, r4
 800c526:	4629      	mov	r1, r5
 800c528:	f7f4 f80e 	bl	8000548 <__aeabi_dmul>
 800c52c:	4682      	mov	sl, r0
 800c52e:	468b      	mov	fp, r1
 800c530:	4602      	mov	r2, r0
 800c532:	460b      	mov	r3, r1
 800c534:	4620      	mov	r0, r4
 800c536:	4629      	mov	r1, r5
 800c538:	f7f4 f806 	bl	8000548 <__aeabi_dmul>
 800c53c:	a341      	add	r3, pc, #260	; (adr r3, 800c644 <__kernel_sin+0x14c>)
 800c53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c542:	4680      	mov	r8, r0
 800c544:	4689      	mov	r9, r1
 800c546:	4650      	mov	r0, sl
 800c548:	4659      	mov	r1, fp
 800c54a:	f7f3 fffd 	bl	8000548 <__aeabi_dmul>
 800c54e:	a33f      	add	r3, pc, #252	; (adr r3, 800c64c <__kernel_sin+0x154>)
 800c550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c554:	f7f3 fe44 	bl	80001e0 <__aeabi_dsub>
 800c558:	4652      	mov	r2, sl
 800c55a:	465b      	mov	r3, fp
 800c55c:	f7f3 fff4 	bl	8000548 <__aeabi_dmul>
 800c560:	a33c      	add	r3, pc, #240	; (adr r3, 800c654 <__kernel_sin+0x15c>)
 800c562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c566:	f7f3 fe3d 	bl	80001e4 <__adddf3>
 800c56a:	4652      	mov	r2, sl
 800c56c:	465b      	mov	r3, fp
 800c56e:	f7f3 ffeb 	bl	8000548 <__aeabi_dmul>
 800c572:	a33a      	add	r3, pc, #232	; (adr r3, 800c65c <__kernel_sin+0x164>)
 800c574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c578:	f7f3 fe32 	bl	80001e0 <__aeabi_dsub>
 800c57c:	4652      	mov	r2, sl
 800c57e:	465b      	mov	r3, fp
 800c580:	f7f3 ffe2 	bl	8000548 <__aeabi_dmul>
 800c584:	a337      	add	r3, pc, #220	; (adr r3, 800c664 <__kernel_sin+0x16c>)
 800c586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58a:	f7f3 fe2b 	bl	80001e4 <__adddf3>
 800c58e:	9b02      	ldr	r3, [sp, #8]
 800c590:	4606      	mov	r6, r0
 800c592:	460f      	mov	r7, r1
 800c594:	b9db      	cbnz	r3, 800c5ce <__kernel_sin+0xd6>
 800c596:	4602      	mov	r2, r0
 800c598:	460b      	mov	r3, r1
 800c59a:	4650      	mov	r0, sl
 800c59c:	4659      	mov	r1, fp
 800c59e:	f7f3 ffd3 	bl	8000548 <__aeabi_dmul>
 800c5a2:	a325      	add	r3, pc, #148	; (adr r3, 800c638 <__kernel_sin+0x140>)
 800c5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a8:	f7f3 fe1a 	bl	80001e0 <__aeabi_dsub>
 800c5ac:	4642      	mov	r2, r8
 800c5ae:	464b      	mov	r3, r9
 800c5b0:	f7f3 ffca 	bl	8000548 <__aeabi_dmul>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	4620      	mov	r0, r4
 800c5ba:	4629      	mov	r1, r5
 800c5bc:	f7f3 fe12 	bl	80001e4 <__adddf3>
 800c5c0:	4604      	mov	r4, r0
 800c5c2:	460d      	mov	r5, r1
 800c5c4:	ec45 4b10 	vmov	d0, r4, r5
 800c5c8:	b005      	add	sp, #20
 800c5ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	4b1b      	ldr	r3, [pc, #108]	; (800c640 <__kernel_sin+0x148>)
 800c5d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5d6:	f7f3 ffb7 	bl	8000548 <__aeabi_dmul>
 800c5da:	4632      	mov	r2, r6
 800c5dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5e0:	463b      	mov	r3, r7
 800c5e2:	4640      	mov	r0, r8
 800c5e4:	4649      	mov	r1, r9
 800c5e6:	f7f3 ffaf 	bl	8000548 <__aeabi_dmul>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5f2:	f7f3 fdf5 	bl	80001e0 <__aeabi_dsub>
 800c5f6:	4652      	mov	r2, sl
 800c5f8:	465b      	mov	r3, fp
 800c5fa:	f7f3 ffa5 	bl	8000548 <__aeabi_dmul>
 800c5fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c602:	f7f3 fded 	bl	80001e0 <__aeabi_dsub>
 800c606:	a30c      	add	r3, pc, #48	; (adr r3, 800c638 <__kernel_sin+0x140>)
 800c608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c60c:	4606      	mov	r6, r0
 800c60e:	460f      	mov	r7, r1
 800c610:	4640      	mov	r0, r8
 800c612:	4649      	mov	r1, r9
 800c614:	f7f3 ff98 	bl	8000548 <__aeabi_dmul>
 800c618:	4602      	mov	r2, r0
 800c61a:	460b      	mov	r3, r1
 800c61c:	4630      	mov	r0, r6
 800c61e:	4639      	mov	r1, r7
 800c620:	f7f3 fde0 	bl	80001e4 <__adddf3>
 800c624:	4602      	mov	r2, r0
 800c626:	460b      	mov	r3, r1
 800c628:	4620      	mov	r0, r4
 800c62a:	4629      	mov	r1, r5
 800c62c:	f7f3 fdd8 	bl	80001e0 <__aeabi_dsub>
 800c630:	e7c6      	b.n	800c5c0 <__kernel_sin+0xc8>
 800c632:	bf00      	nop
 800c634:	f3af 8000 	nop.w
 800c638:	55555549 	.word	0x55555549
 800c63c:	3fc55555 	.word	0x3fc55555
 800c640:	3fe00000 	.word	0x3fe00000
 800c644:	5acfd57c 	.word	0x5acfd57c
 800c648:	3de5d93a 	.word	0x3de5d93a
 800c64c:	8a2b9ceb 	.word	0x8a2b9ceb
 800c650:	3e5ae5e6 	.word	0x3e5ae5e6
 800c654:	57b1fe7d 	.word	0x57b1fe7d
 800c658:	3ec71de3 	.word	0x3ec71de3
 800c65c:	19c161d5 	.word	0x19c161d5
 800c660:	3f2a01a0 	.word	0x3f2a01a0
 800c664:	1110f8a6 	.word	0x1110f8a6
 800c668:	3f811111 	.word	0x3f811111
 800c66c:	00000000 	.word	0x00000000

0800c670 <__kernel_tan>:
 800c670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c674:	ec5b ab10 	vmov	sl, fp, d0
 800c678:	4bc1      	ldr	r3, [pc, #772]	; (800c980 <__kernel_tan+0x310>)
 800c67a:	b089      	sub	sp, #36	; 0x24
 800c67c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c680:	429f      	cmp	r7, r3
 800c682:	ec59 8b11 	vmov	r8, r9, d1
 800c686:	4606      	mov	r6, r0
 800c688:	f8cd b008 	str.w	fp, [sp, #8]
 800c68c:	dc23      	bgt.n	800c6d6 <__kernel_tan+0x66>
 800c68e:	ee10 0a10 	vmov	r0, s0
 800c692:	4659      	mov	r1, fp
 800c694:	f7f4 fa08 	bl	8000aa8 <__aeabi_d2iz>
 800c698:	2800      	cmp	r0, #0
 800c69a:	d146      	bne.n	800c72a <__kernel_tan+0xba>
 800c69c:	4653      	mov	r3, sl
 800c69e:	431f      	orrs	r7, r3
 800c6a0:	1c73      	adds	r3, r6, #1
 800c6a2:	433b      	orrs	r3, r7
 800c6a4:	d110      	bne.n	800c6c8 <__kernel_tan+0x58>
 800c6a6:	ec4b ab10 	vmov	d0, sl, fp
 800c6aa:	f000 f9b1 	bl	800ca10 <fabs>
 800c6ae:	49b5      	ldr	r1, [pc, #724]	; (800c984 <__kernel_tan+0x314>)
 800c6b0:	ec53 2b10 	vmov	r2, r3, d0
 800c6b4:	2000      	movs	r0, #0
 800c6b6:	f7f4 f871 	bl	800079c <__aeabi_ddiv>
 800c6ba:	4682      	mov	sl, r0
 800c6bc:	468b      	mov	fp, r1
 800c6be:	ec4b ab10 	vmov	d0, sl, fp
 800c6c2:	b009      	add	sp, #36	; 0x24
 800c6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c8:	2e01      	cmp	r6, #1
 800c6ca:	d0f8      	beq.n	800c6be <__kernel_tan+0x4e>
 800c6cc:	4652      	mov	r2, sl
 800c6ce:	465b      	mov	r3, fp
 800c6d0:	2000      	movs	r0, #0
 800c6d2:	49ad      	ldr	r1, [pc, #692]	; (800c988 <__kernel_tan+0x318>)
 800c6d4:	e7ef      	b.n	800c6b6 <__kernel_tan+0x46>
 800c6d6:	4bad      	ldr	r3, [pc, #692]	; (800c98c <__kernel_tan+0x31c>)
 800c6d8:	429f      	cmp	r7, r3
 800c6da:	dd26      	ble.n	800c72a <__kernel_tan+0xba>
 800c6dc:	9b02      	ldr	r3, [sp, #8]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	da09      	bge.n	800c6f6 <__kernel_tan+0x86>
 800c6e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c6e6:	469b      	mov	fp, r3
 800c6e8:	ee10 aa10 	vmov	sl, s0
 800c6ec:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c6f0:	ee11 8a10 	vmov	r8, s2
 800c6f4:	4699      	mov	r9, r3
 800c6f6:	4652      	mov	r2, sl
 800c6f8:	465b      	mov	r3, fp
 800c6fa:	a183      	add	r1, pc, #524	; (adr r1, 800c908 <__kernel_tan+0x298>)
 800c6fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c700:	f7f3 fd6e 	bl	80001e0 <__aeabi_dsub>
 800c704:	4642      	mov	r2, r8
 800c706:	464b      	mov	r3, r9
 800c708:	4604      	mov	r4, r0
 800c70a:	460d      	mov	r5, r1
 800c70c:	a180      	add	r1, pc, #512	; (adr r1, 800c910 <__kernel_tan+0x2a0>)
 800c70e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c712:	f7f3 fd65 	bl	80001e0 <__aeabi_dsub>
 800c716:	4622      	mov	r2, r4
 800c718:	462b      	mov	r3, r5
 800c71a:	f7f3 fd63 	bl	80001e4 <__adddf3>
 800c71e:	f04f 0800 	mov.w	r8, #0
 800c722:	4682      	mov	sl, r0
 800c724:	468b      	mov	fp, r1
 800c726:	f04f 0900 	mov.w	r9, #0
 800c72a:	4652      	mov	r2, sl
 800c72c:	465b      	mov	r3, fp
 800c72e:	4650      	mov	r0, sl
 800c730:	4659      	mov	r1, fp
 800c732:	f7f3 ff09 	bl	8000548 <__aeabi_dmul>
 800c736:	4602      	mov	r2, r0
 800c738:	460b      	mov	r3, r1
 800c73a:	e9cd 0100 	strd	r0, r1, [sp]
 800c73e:	f7f3 ff03 	bl	8000548 <__aeabi_dmul>
 800c742:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c746:	4604      	mov	r4, r0
 800c748:	460d      	mov	r5, r1
 800c74a:	4650      	mov	r0, sl
 800c74c:	4659      	mov	r1, fp
 800c74e:	f7f3 fefb 	bl	8000548 <__aeabi_dmul>
 800c752:	a371      	add	r3, pc, #452	; (adr r3, 800c918 <__kernel_tan+0x2a8>)
 800c754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c758:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c75c:	4620      	mov	r0, r4
 800c75e:	4629      	mov	r1, r5
 800c760:	f7f3 fef2 	bl	8000548 <__aeabi_dmul>
 800c764:	a36e      	add	r3, pc, #440	; (adr r3, 800c920 <__kernel_tan+0x2b0>)
 800c766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76a:	f7f3 fd3b 	bl	80001e4 <__adddf3>
 800c76e:	4622      	mov	r2, r4
 800c770:	462b      	mov	r3, r5
 800c772:	f7f3 fee9 	bl	8000548 <__aeabi_dmul>
 800c776:	a36c      	add	r3, pc, #432	; (adr r3, 800c928 <__kernel_tan+0x2b8>)
 800c778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77c:	f7f3 fd32 	bl	80001e4 <__adddf3>
 800c780:	4622      	mov	r2, r4
 800c782:	462b      	mov	r3, r5
 800c784:	f7f3 fee0 	bl	8000548 <__aeabi_dmul>
 800c788:	a369      	add	r3, pc, #420	; (adr r3, 800c930 <__kernel_tan+0x2c0>)
 800c78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78e:	f7f3 fd29 	bl	80001e4 <__adddf3>
 800c792:	4622      	mov	r2, r4
 800c794:	462b      	mov	r3, r5
 800c796:	f7f3 fed7 	bl	8000548 <__aeabi_dmul>
 800c79a:	a367      	add	r3, pc, #412	; (adr r3, 800c938 <__kernel_tan+0x2c8>)
 800c79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a0:	f7f3 fd20 	bl	80001e4 <__adddf3>
 800c7a4:	4622      	mov	r2, r4
 800c7a6:	462b      	mov	r3, r5
 800c7a8:	f7f3 fece 	bl	8000548 <__aeabi_dmul>
 800c7ac:	a364      	add	r3, pc, #400	; (adr r3, 800c940 <__kernel_tan+0x2d0>)
 800c7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b2:	f7f3 fd17 	bl	80001e4 <__adddf3>
 800c7b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7ba:	f7f3 fec5 	bl	8000548 <__aeabi_dmul>
 800c7be:	a362      	add	r3, pc, #392	; (adr r3, 800c948 <__kernel_tan+0x2d8>)
 800c7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c7c8:	4620      	mov	r0, r4
 800c7ca:	4629      	mov	r1, r5
 800c7cc:	f7f3 febc 	bl	8000548 <__aeabi_dmul>
 800c7d0:	a35f      	add	r3, pc, #380	; (adr r3, 800c950 <__kernel_tan+0x2e0>)
 800c7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d6:	f7f3 fd05 	bl	80001e4 <__adddf3>
 800c7da:	4622      	mov	r2, r4
 800c7dc:	462b      	mov	r3, r5
 800c7de:	f7f3 feb3 	bl	8000548 <__aeabi_dmul>
 800c7e2:	a35d      	add	r3, pc, #372	; (adr r3, 800c958 <__kernel_tan+0x2e8>)
 800c7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e8:	f7f3 fcfc 	bl	80001e4 <__adddf3>
 800c7ec:	4622      	mov	r2, r4
 800c7ee:	462b      	mov	r3, r5
 800c7f0:	f7f3 feaa 	bl	8000548 <__aeabi_dmul>
 800c7f4:	a35a      	add	r3, pc, #360	; (adr r3, 800c960 <__kernel_tan+0x2f0>)
 800c7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fa:	f7f3 fcf3 	bl	80001e4 <__adddf3>
 800c7fe:	4622      	mov	r2, r4
 800c800:	462b      	mov	r3, r5
 800c802:	f7f3 fea1 	bl	8000548 <__aeabi_dmul>
 800c806:	a358      	add	r3, pc, #352	; (adr r3, 800c968 <__kernel_tan+0x2f8>)
 800c808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80c:	f7f3 fcea 	bl	80001e4 <__adddf3>
 800c810:	4622      	mov	r2, r4
 800c812:	462b      	mov	r3, r5
 800c814:	f7f3 fe98 	bl	8000548 <__aeabi_dmul>
 800c818:	a355      	add	r3, pc, #340	; (adr r3, 800c970 <__kernel_tan+0x300>)
 800c81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c81e:	f7f3 fce1 	bl	80001e4 <__adddf3>
 800c822:	4602      	mov	r2, r0
 800c824:	460b      	mov	r3, r1
 800c826:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c82a:	f7f3 fcdb 	bl	80001e4 <__adddf3>
 800c82e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c832:	f7f3 fe89 	bl	8000548 <__aeabi_dmul>
 800c836:	4642      	mov	r2, r8
 800c838:	464b      	mov	r3, r9
 800c83a:	f7f3 fcd3 	bl	80001e4 <__adddf3>
 800c83e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c842:	f7f3 fe81 	bl	8000548 <__aeabi_dmul>
 800c846:	4602      	mov	r2, r0
 800c848:	460b      	mov	r3, r1
 800c84a:	4640      	mov	r0, r8
 800c84c:	4649      	mov	r1, r9
 800c84e:	f7f3 fcc9 	bl	80001e4 <__adddf3>
 800c852:	a349      	add	r3, pc, #292	; (adr r3, 800c978 <__kernel_tan+0x308>)
 800c854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c858:	4604      	mov	r4, r0
 800c85a:	460d      	mov	r5, r1
 800c85c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c860:	f7f3 fe72 	bl	8000548 <__aeabi_dmul>
 800c864:	4622      	mov	r2, r4
 800c866:	462b      	mov	r3, r5
 800c868:	f7f3 fcbc 	bl	80001e4 <__adddf3>
 800c86c:	e9cd 0100 	strd	r0, r1, [sp]
 800c870:	460b      	mov	r3, r1
 800c872:	4602      	mov	r2, r0
 800c874:	4659      	mov	r1, fp
 800c876:	4650      	mov	r0, sl
 800c878:	f7f3 fcb4 	bl	80001e4 <__adddf3>
 800c87c:	4b43      	ldr	r3, [pc, #268]	; (800c98c <__kernel_tan+0x31c>)
 800c87e:	429f      	cmp	r7, r3
 800c880:	4604      	mov	r4, r0
 800c882:	460d      	mov	r5, r1
 800c884:	f340 8084 	ble.w	800c990 <__kernel_tan+0x320>
 800c888:	4630      	mov	r0, r6
 800c88a:	f7f3 fdf7 	bl	800047c <__aeabi_i2d>
 800c88e:	4622      	mov	r2, r4
 800c890:	4680      	mov	r8, r0
 800c892:	4689      	mov	r9, r1
 800c894:	462b      	mov	r3, r5
 800c896:	4620      	mov	r0, r4
 800c898:	4629      	mov	r1, r5
 800c89a:	f7f3 fe55 	bl	8000548 <__aeabi_dmul>
 800c89e:	4642      	mov	r2, r8
 800c8a0:	4606      	mov	r6, r0
 800c8a2:	460f      	mov	r7, r1
 800c8a4:	464b      	mov	r3, r9
 800c8a6:	4620      	mov	r0, r4
 800c8a8:	4629      	mov	r1, r5
 800c8aa:	f7f3 fc9b 	bl	80001e4 <__adddf3>
 800c8ae:	4602      	mov	r2, r0
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	4630      	mov	r0, r6
 800c8b4:	4639      	mov	r1, r7
 800c8b6:	f7f3 ff71 	bl	800079c <__aeabi_ddiv>
 800c8ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8be:	f7f3 fc8f 	bl	80001e0 <__aeabi_dsub>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	460b      	mov	r3, r1
 800c8c6:	4650      	mov	r0, sl
 800c8c8:	4659      	mov	r1, fp
 800c8ca:	f7f3 fc89 	bl	80001e0 <__aeabi_dsub>
 800c8ce:	4602      	mov	r2, r0
 800c8d0:	460b      	mov	r3, r1
 800c8d2:	f7f3 fc87 	bl	80001e4 <__adddf3>
 800c8d6:	4602      	mov	r2, r0
 800c8d8:	460b      	mov	r3, r1
 800c8da:	4640      	mov	r0, r8
 800c8dc:	4649      	mov	r1, r9
 800c8de:	f7f3 fc7f 	bl	80001e0 <__aeabi_dsub>
 800c8e2:	9b02      	ldr	r3, [sp, #8]
 800c8e4:	4604      	mov	r4, r0
 800c8e6:	1798      	asrs	r0, r3, #30
 800c8e8:	f000 0002 	and.w	r0, r0, #2
 800c8ec:	f1c0 0001 	rsb	r0, r0, #1
 800c8f0:	460d      	mov	r5, r1
 800c8f2:	f7f3 fdc3 	bl	800047c <__aeabi_i2d>
 800c8f6:	4602      	mov	r2, r0
 800c8f8:	460b      	mov	r3, r1
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	4629      	mov	r1, r5
 800c8fe:	f7f3 fe23 	bl	8000548 <__aeabi_dmul>
 800c902:	e6da      	b.n	800c6ba <__kernel_tan+0x4a>
 800c904:	f3af 8000 	nop.w
 800c908:	54442d18 	.word	0x54442d18
 800c90c:	3fe921fb 	.word	0x3fe921fb
 800c910:	33145c07 	.word	0x33145c07
 800c914:	3c81a626 	.word	0x3c81a626
 800c918:	74bf7ad4 	.word	0x74bf7ad4
 800c91c:	3efb2a70 	.word	0x3efb2a70
 800c920:	32f0a7e9 	.word	0x32f0a7e9
 800c924:	3f12b80f 	.word	0x3f12b80f
 800c928:	1a8d1068 	.word	0x1a8d1068
 800c92c:	3f3026f7 	.word	0x3f3026f7
 800c930:	fee08315 	.word	0xfee08315
 800c934:	3f57dbc8 	.word	0x3f57dbc8
 800c938:	e96e8493 	.word	0xe96e8493
 800c93c:	3f8226e3 	.word	0x3f8226e3
 800c940:	1bb341fe 	.word	0x1bb341fe
 800c944:	3faba1ba 	.word	0x3faba1ba
 800c948:	db605373 	.word	0xdb605373
 800c94c:	bef375cb 	.word	0xbef375cb
 800c950:	a03792a6 	.word	0xa03792a6
 800c954:	3f147e88 	.word	0x3f147e88
 800c958:	f2f26501 	.word	0xf2f26501
 800c95c:	3f4344d8 	.word	0x3f4344d8
 800c960:	c9560328 	.word	0xc9560328
 800c964:	3f6d6d22 	.word	0x3f6d6d22
 800c968:	8406d637 	.word	0x8406d637
 800c96c:	3f9664f4 	.word	0x3f9664f4
 800c970:	1110fe7a 	.word	0x1110fe7a
 800c974:	3fc11111 	.word	0x3fc11111
 800c978:	55555563 	.word	0x55555563
 800c97c:	3fd55555 	.word	0x3fd55555
 800c980:	3e2fffff 	.word	0x3e2fffff
 800c984:	3ff00000 	.word	0x3ff00000
 800c988:	bff00000 	.word	0xbff00000
 800c98c:	3fe59427 	.word	0x3fe59427
 800c990:	2e01      	cmp	r6, #1
 800c992:	d036      	beq.n	800ca02 <__kernel_tan+0x392>
 800c994:	460f      	mov	r7, r1
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	2000      	movs	r0, #0
 800c99c:	491a      	ldr	r1, [pc, #104]	; (800ca08 <__kernel_tan+0x398>)
 800c99e:	f7f3 fefd 	bl	800079c <__aeabi_ddiv>
 800c9a2:	2600      	movs	r6, #0
 800c9a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9a8:	4652      	mov	r2, sl
 800c9aa:	465b      	mov	r3, fp
 800c9ac:	4630      	mov	r0, r6
 800c9ae:	4639      	mov	r1, r7
 800c9b0:	f7f3 fc16 	bl	80001e0 <__aeabi_dsub>
 800c9b4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c9b8:	4602      	mov	r2, r0
 800c9ba:	460b      	mov	r3, r1
 800c9bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9c0:	f7f3 fc0e 	bl	80001e0 <__aeabi_dsub>
 800c9c4:	4632      	mov	r2, r6
 800c9c6:	462b      	mov	r3, r5
 800c9c8:	f7f3 fdbe 	bl	8000548 <__aeabi_dmul>
 800c9cc:	4632      	mov	r2, r6
 800c9ce:	4682      	mov	sl, r0
 800c9d0:	468b      	mov	fp, r1
 800c9d2:	462b      	mov	r3, r5
 800c9d4:	4630      	mov	r0, r6
 800c9d6:	4639      	mov	r1, r7
 800c9d8:	f7f3 fdb6 	bl	8000548 <__aeabi_dmul>
 800c9dc:	2200      	movs	r2, #0
 800c9de:	4b0b      	ldr	r3, [pc, #44]	; (800ca0c <__kernel_tan+0x39c>)
 800c9e0:	f7f3 fc00 	bl	80001e4 <__adddf3>
 800c9e4:	4602      	mov	r2, r0
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	4650      	mov	r0, sl
 800c9ea:	4659      	mov	r1, fp
 800c9ec:	f7f3 fbfa 	bl	80001e4 <__adddf3>
 800c9f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9f4:	f7f3 fda8 	bl	8000548 <__aeabi_dmul>
 800c9f8:	4632      	mov	r2, r6
 800c9fa:	462b      	mov	r3, r5
 800c9fc:	f7f3 fbf2 	bl	80001e4 <__adddf3>
 800ca00:	e65b      	b.n	800c6ba <__kernel_tan+0x4a>
 800ca02:	4682      	mov	sl, r0
 800ca04:	468b      	mov	fp, r1
 800ca06:	e65a      	b.n	800c6be <__kernel_tan+0x4e>
 800ca08:	bff00000 	.word	0xbff00000
 800ca0c:	3ff00000 	.word	0x3ff00000

0800ca10 <fabs>:
 800ca10:	ec53 2b10 	vmov	r2, r3, d0
 800ca14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca18:	ec43 2b10 	vmov	d0, r2, r3
 800ca1c:	4770      	bx	lr
	...

0800ca20 <floor>:
 800ca20:	ec51 0b10 	vmov	r0, r1, d0
 800ca24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca28:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ca2c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ca30:	2e13      	cmp	r6, #19
 800ca32:	ee10 8a10 	vmov	r8, s0
 800ca36:	460c      	mov	r4, r1
 800ca38:	ee10 5a10 	vmov	r5, s0
 800ca3c:	dc35      	bgt.n	800caaa <floor+0x8a>
 800ca3e:	2e00      	cmp	r6, #0
 800ca40:	da17      	bge.n	800ca72 <floor+0x52>
 800ca42:	a335      	add	r3, pc, #212	; (adr r3, 800cb18 <floor+0xf8>)
 800ca44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca48:	f7f3 fbcc 	bl	80001e4 <__adddf3>
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	2300      	movs	r3, #0
 800ca50:	f7f4 f80a 	bl	8000a68 <__aeabi_dcmpgt>
 800ca54:	b150      	cbz	r0, 800ca6c <floor+0x4c>
 800ca56:	2c00      	cmp	r4, #0
 800ca58:	da5a      	bge.n	800cb10 <floor+0xf0>
 800ca5a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ca5e:	ea53 0308 	orrs.w	r3, r3, r8
 800ca62:	4b2f      	ldr	r3, [pc, #188]	; (800cb20 <floor+0x100>)
 800ca64:	f04f 0500 	mov.w	r5, #0
 800ca68:	bf18      	it	ne
 800ca6a:	461c      	movne	r4, r3
 800ca6c:	4621      	mov	r1, r4
 800ca6e:	4628      	mov	r0, r5
 800ca70:	e025      	b.n	800cabe <floor+0x9e>
 800ca72:	4f2c      	ldr	r7, [pc, #176]	; (800cb24 <floor+0x104>)
 800ca74:	4137      	asrs	r7, r6
 800ca76:	ea01 0307 	and.w	r3, r1, r7
 800ca7a:	4303      	orrs	r3, r0
 800ca7c:	d01f      	beq.n	800cabe <floor+0x9e>
 800ca7e:	a326      	add	r3, pc, #152	; (adr r3, 800cb18 <floor+0xf8>)
 800ca80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca84:	f7f3 fbae 	bl	80001e4 <__adddf3>
 800ca88:	2200      	movs	r2, #0
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	f7f3 ffec 	bl	8000a68 <__aeabi_dcmpgt>
 800ca90:	2800      	cmp	r0, #0
 800ca92:	d0eb      	beq.n	800ca6c <floor+0x4c>
 800ca94:	2c00      	cmp	r4, #0
 800ca96:	bfbe      	ittt	lt
 800ca98:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ca9c:	fa43 f606 	asrlt.w	r6, r3, r6
 800caa0:	19a4      	addlt	r4, r4, r6
 800caa2:	ea24 0407 	bic.w	r4, r4, r7
 800caa6:	2500      	movs	r5, #0
 800caa8:	e7e0      	b.n	800ca6c <floor+0x4c>
 800caaa:	2e33      	cmp	r6, #51	; 0x33
 800caac:	dd0b      	ble.n	800cac6 <floor+0xa6>
 800caae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cab2:	d104      	bne.n	800cabe <floor+0x9e>
 800cab4:	ee10 2a10 	vmov	r2, s0
 800cab8:	460b      	mov	r3, r1
 800caba:	f7f3 fb93 	bl	80001e4 <__adddf3>
 800cabe:	ec41 0b10 	vmov	d0, r0, r1
 800cac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cac6:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800caca:	f04f 33ff 	mov.w	r3, #4294967295
 800cace:	fa23 f707 	lsr.w	r7, r3, r7
 800cad2:	4238      	tst	r0, r7
 800cad4:	d0f3      	beq.n	800cabe <floor+0x9e>
 800cad6:	a310      	add	r3, pc, #64	; (adr r3, 800cb18 <floor+0xf8>)
 800cad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cadc:	f7f3 fb82 	bl	80001e4 <__adddf3>
 800cae0:	2200      	movs	r2, #0
 800cae2:	2300      	movs	r3, #0
 800cae4:	f7f3 ffc0 	bl	8000a68 <__aeabi_dcmpgt>
 800cae8:	2800      	cmp	r0, #0
 800caea:	d0bf      	beq.n	800ca6c <floor+0x4c>
 800caec:	2c00      	cmp	r4, #0
 800caee:	da02      	bge.n	800caf6 <floor+0xd6>
 800caf0:	2e14      	cmp	r6, #20
 800caf2:	d103      	bne.n	800cafc <floor+0xdc>
 800caf4:	3401      	adds	r4, #1
 800caf6:	ea25 0507 	bic.w	r5, r5, r7
 800cafa:	e7b7      	b.n	800ca6c <floor+0x4c>
 800cafc:	2301      	movs	r3, #1
 800cafe:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cb02:	fa03 f606 	lsl.w	r6, r3, r6
 800cb06:	4435      	add	r5, r6
 800cb08:	45a8      	cmp	r8, r5
 800cb0a:	bf88      	it	hi
 800cb0c:	18e4      	addhi	r4, r4, r3
 800cb0e:	e7f2      	b.n	800caf6 <floor+0xd6>
 800cb10:	2500      	movs	r5, #0
 800cb12:	462c      	mov	r4, r5
 800cb14:	e7aa      	b.n	800ca6c <floor+0x4c>
 800cb16:	bf00      	nop
 800cb18:	8800759c 	.word	0x8800759c
 800cb1c:	7e37e43c 	.word	0x7e37e43c
 800cb20:	bff00000 	.word	0xbff00000
 800cb24:	000fffff 	.word	0x000fffff

0800cb28 <matherr>:
 800cb28:	2000      	movs	r0, #0
 800cb2a:	4770      	bx	lr
 800cb2c:	0000      	movs	r0, r0
	...

0800cb30 <nan>:
 800cb30:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cb38 <nan+0x8>
 800cb34:	4770      	bx	lr
 800cb36:	bf00      	nop
 800cb38:	00000000 	.word	0x00000000
 800cb3c:	7ff80000 	.word	0x7ff80000

0800cb40 <scalbn>:
 800cb40:	b570      	push	{r4, r5, r6, lr}
 800cb42:	ec55 4b10 	vmov	r4, r5, d0
 800cb46:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cb4a:	4606      	mov	r6, r0
 800cb4c:	462b      	mov	r3, r5
 800cb4e:	b9b2      	cbnz	r2, 800cb7e <scalbn+0x3e>
 800cb50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cb54:	4323      	orrs	r3, r4
 800cb56:	d03c      	beq.n	800cbd2 <scalbn+0x92>
 800cb58:	2200      	movs	r2, #0
 800cb5a:	4b33      	ldr	r3, [pc, #204]	; (800cc28 <scalbn+0xe8>)
 800cb5c:	4629      	mov	r1, r5
 800cb5e:	ee10 0a10 	vmov	r0, s0
 800cb62:	f7f3 fcf1 	bl	8000548 <__aeabi_dmul>
 800cb66:	4a31      	ldr	r2, [pc, #196]	; (800cc2c <scalbn+0xec>)
 800cb68:	4296      	cmp	r6, r2
 800cb6a:	4604      	mov	r4, r0
 800cb6c:	460d      	mov	r5, r1
 800cb6e:	460b      	mov	r3, r1
 800cb70:	da13      	bge.n	800cb9a <scalbn+0x5a>
 800cb72:	a329      	add	r3, pc, #164	; (adr r3, 800cc18 <scalbn+0xd8>)
 800cb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb78:	f7f3 fce6 	bl	8000548 <__aeabi_dmul>
 800cb7c:	e00a      	b.n	800cb94 <scalbn+0x54>
 800cb7e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cb82:	428a      	cmp	r2, r1
 800cb84:	d10c      	bne.n	800cba0 <scalbn+0x60>
 800cb86:	ee10 2a10 	vmov	r2, s0
 800cb8a:	462b      	mov	r3, r5
 800cb8c:	4620      	mov	r0, r4
 800cb8e:	4629      	mov	r1, r5
 800cb90:	f7f3 fb28 	bl	80001e4 <__adddf3>
 800cb94:	4604      	mov	r4, r0
 800cb96:	460d      	mov	r5, r1
 800cb98:	e01b      	b.n	800cbd2 <scalbn+0x92>
 800cb9a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cb9e:	3a36      	subs	r2, #54	; 0x36
 800cba0:	4432      	add	r2, r6
 800cba2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cba6:	428a      	cmp	r2, r1
 800cba8:	dd0b      	ble.n	800cbc2 <scalbn+0x82>
 800cbaa:	ec45 4b11 	vmov	d1, r4, r5
 800cbae:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800cc20 <scalbn+0xe0>
 800cbb2:	f000 f83f 	bl	800cc34 <copysign>
 800cbb6:	a31a      	add	r3, pc, #104	; (adr r3, 800cc20 <scalbn+0xe0>)
 800cbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbbc:	ec51 0b10 	vmov	r0, r1, d0
 800cbc0:	e7da      	b.n	800cb78 <scalbn+0x38>
 800cbc2:	2a00      	cmp	r2, #0
 800cbc4:	dd08      	ble.n	800cbd8 <scalbn+0x98>
 800cbc6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cbca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cbce:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cbd2:	ec45 4b10 	vmov	d0, r4, r5
 800cbd6:	bd70      	pop	{r4, r5, r6, pc}
 800cbd8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cbdc:	da0d      	bge.n	800cbfa <scalbn+0xba>
 800cbde:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cbe2:	429e      	cmp	r6, r3
 800cbe4:	ec45 4b11 	vmov	d1, r4, r5
 800cbe8:	dce1      	bgt.n	800cbae <scalbn+0x6e>
 800cbea:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800cc18 <scalbn+0xd8>
 800cbee:	f000 f821 	bl	800cc34 <copysign>
 800cbf2:	a309      	add	r3, pc, #36	; (adr r3, 800cc18 <scalbn+0xd8>)
 800cbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf8:	e7e0      	b.n	800cbbc <scalbn+0x7c>
 800cbfa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cbfe:	3236      	adds	r2, #54	; 0x36
 800cc00:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc08:	4620      	mov	r0, r4
 800cc0a:	4629      	mov	r1, r5
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	4b08      	ldr	r3, [pc, #32]	; (800cc30 <scalbn+0xf0>)
 800cc10:	e7b2      	b.n	800cb78 <scalbn+0x38>
 800cc12:	bf00      	nop
 800cc14:	f3af 8000 	nop.w
 800cc18:	c2f8f359 	.word	0xc2f8f359
 800cc1c:	01a56e1f 	.word	0x01a56e1f
 800cc20:	8800759c 	.word	0x8800759c
 800cc24:	7e37e43c 	.word	0x7e37e43c
 800cc28:	43500000 	.word	0x43500000
 800cc2c:	ffff3cb0 	.word	0xffff3cb0
 800cc30:	3c900000 	.word	0x3c900000

0800cc34 <copysign>:
 800cc34:	ec53 2b10 	vmov	r2, r3, d0
 800cc38:	ee11 0a90 	vmov	r0, s3
 800cc3c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cc40:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800cc44:	ea41 0300 	orr.w	r3, r1, r0
 800cc48:	ec43 2b10 	vmov	d0, r2, r3
 800cc4c:	4770      	bx	lr
	...

0800cc50 <__errno>:
 800cc50:	4b01      	ldr	r3, [pc, #4]	; (800cc58 <__errno+0x8>)
 800cc52:	6818      	ldr	r0, [r3, #0]
 800cc54:	4770      	bx	lr
 800cc56:	bf00      	nop
 800cc58:	200008d0 	.word	0x200008d0

0800cc5c <_init>:
 800cc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc5e:	bf00      	nop
 800cc60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc62:	bc08      	pop	{r3}
 800cc64:	469e      	mov	lr, r3
 800cc66:	4770      	bx	lr

0800cc68 <_fini>:
 800cc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc6a:	bf00      	nop
 800cc6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc6e:	bc08      	pop	{r3}
 800cc70:	469e      	mov	lr, r3
 800cc72:	4770      	bx	lr
