timeout 20 iverilog -o simv_2 /Users/aysim/code/verilog_webapp/verilog_repair/benchmarks/fsm_full/fsm_full_tb_t1.v /Users/aysim/code/verilog_webapp/backend/data/2/fsm_full_1707942915.v && \
 vvp simv_2