<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3041a2131f024a52343cc1f052c4878e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a14b2ab42215bf8afcf7c477d858f4fbd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af10f468ec8da331511de9584829d116e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:af10f468ec8da331511de9584829d116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b2ab42215bf8afcf7c477d858f4fbd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a14b2ab42215bf8afcf7c477d858f4fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00383304051cfc438f9f6e2641f2f343"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a00383304051cfc438f9f6e2641f2f343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3041a2131f024a52343cc1f052c4878e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3041a2131f024a52343cc1f052c4878e">EAX</a></td></tr>
<tr class="separator:a3041a2131f024a52343cc1f052c4878e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922373b4d8ed4bd9883cbb4422d110c4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afdb43a74168c28fe3311636f7b0873a8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab44f24bdca644a8838d8065ffdd8f50c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:ab44f24bdca644a8838d8065ffdd8f50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#ab44f24bdca644a8838d8065ffdd8f50c">More...</a><br /></td></tr>
<tr class="separator:ab44f24bdca644a8838d8065ffdd8f50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d488e8eedd97aa9097bb60349f4ffb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a6d488e8eedd97aa9097bb60349f4ffb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a6d488e8eedd97aa9097bb60349f4ffb0">More...</a><br /></td></tr>
<tr class="separator:a6d488e8eedd97aa9097bb60349f4ffb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791dcf899d8f700764ce806f97fd1734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a791dcf899d8f700764ce806f97fd1734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a791dcf899d8f700764ce806f97fd1734">More...</a><br /></td></tr>
<tr class="separator:a791dcf899d8f700764ce806f97fd1734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e594b88164279b71f6c1afee631f3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a43e594b88164279b71f6c1afee631f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a43e594b88164279b71f6c1afee631f3f">More...</a><br /></td></tr>
<tr class="separator:a43e594b88164279b71f6c1afee631f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b37ed19b8520945090d2dad44d15c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a77b37ed19b8520945090d2dad44d15c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a77b37ed19b8520945090d2dad44d15c2">More...</a><br /></td></tr>
<tr class="separator:a77b37ed19b8520945090d2dad44d15c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3a3b77914eef81423486cff232de54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a0f3a3b77914eef81423486cff232de54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a0f3a3b77914eef81423486cff232de54">More...</a><br /></td></tr>
<tr class="separator:a0f3a3b77914eef81423486cff232de54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b5b3acc287b274b61828f5006cf6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:af9b5b3acc287b274b61828f5006cf6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#af9b5b3acc287b274b61828f5006cf6c1">More...</a><br /></td></tr>
<tr class="separator:af9b5b3acc287b274b61828f5006cf6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24a0d437dd516c6455cb0280111a0e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:af24a0d437dd516c6455cb0280111a0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Execution Protection.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#af24a0d437dd516c6455cb0280111a0e3">More...</a><br /></td></tr>
<tr class="separator:af24a0d437dd516c6455cb0280111a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bd63daed84f6f398c49ca130adf078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:ac2bd63daed84f6f398c49ca130adf078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#ac2bd63daed84f6f398c49ca130adf078">More...</a><br /></td></tr>
<tr class="separator:ac2bd63daed84f6f398c49ca130adf078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0099dfcf2e9d462ffea61dad0003b04f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a0099dfcf2e9d462ffea61dad0003b04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a0099dfcf2e9d462ffea61dad0003b04f">More...</a><br /></td></tr>
<tr class="separator:a0099dfcf2e9d462ffea61dad0003b04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c91987d64911ae422f40e7fe1ac348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:aa4c91987d64911ae422f40e7fe1ac348"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#aa4c91987d64911ae422f40e7fe1ac348">More...</a><br /></td></tr>
<tr class="separator:aa4c91987d64911ae422f40e7fe1ac348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e47d67af82f6c2d11ab7dfbd421b194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a1e47d67af82f6c2d11ab7dfbd421b194"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a1e47d67af82f6c2d11ab7dfbd421b194">More...</a><br /></td></tr>
<tr class="separator:a1e47d67af82f6c2d11ab7dfbd421b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe5e3981e9899af2ed422aa6c91e2b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:aebe5e3981e9899af2ed422aa6c91e2b8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#aebe5e3981e9899af2ed422aa6c91e2b8">More...</a><br /></td></tr>
<tr class="separator:aebe5e3981e9899af2ed422aa6c91e2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d08793513d143fdc204e76747c9a86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a80d08793513d143fdc204e76747c9a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a80d08793513d143fdc204e76747c9a86">More...</a><br /></td></tr>
<tr class="separator:a80d08793513d143fdc204e76747c9a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afadbec75492c0ffb06429dff4649e281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:afadbec75492c0ffb06429dff4649e281"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#afadbec75492c0ffb06429dff4649e281">More...</a><br /></td></tr>
<tr class="separator:afadbec75492c0ffb06429dff4649e281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab722a24006bd74923bd68d6f6d147e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:ab722a24006bd74923bd68d6f6d147e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#ab722a24006bd74923bd68d6f6d147e1c">More...</a><br /></td></tr>
<tr class="separator:ab722a24006bd74923bd68d6f6d147e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2283f9c82ceb8950fd27c98dc83ab664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a2283f9c82ceb8950fd27c98dc83ab664"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a2283f9c82ceb8950fd27c98dc83ab664">More...</a><br /></td></tr>
<tr class="separator:a2283f9c82ceb8950fd27c98dc83ab664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2849aff387f85bd735c996013fb52c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:ad2849aff387f85bd735c996013fb52c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#ad2849aff387f85bd735c996013fb52c3">More...</a><br /></td></tr>
<tr class="separator:ad2849aff387f85bd735c996013fb52c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719f07b1d1f837ac307e9e17429dcafe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a719f07b1d1f837ac307e9e17429dcafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a719f07b1d1f837ac307e9e17429dcafe">More...</a><br /></td></tr>
<tr class="separator:a719f07b1d1f837ac307e9e17429dcafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f81b761595f92cdcf57337abd358f58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a9f81b761595f92cdcf57337abd358f58"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a9f81b761595f92cdcf57337abd358f58">More...</a><br /></td></tr>
<tr class="separator:a9f81b761595f92cdcf57337abd358f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b7f249531f8937275a9e68a30f3426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a34b7f249531f8937275a9e68a30f3426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Access Prevention.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a34b7f249531f8937275a9e68a30f3426">More...</a><br /></td></tr>
<tr class="separator:a34b7f249531f8937275a9e68a30f3426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ca3986aab786f613cad2be7ec00547"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ac2ca3986aab786f613cad2be7ec00547"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#ac2ca3986aab786f613cad2be7ec00547">More...</a><br /></td></tr>
<tr class="separator:ac2ca3986aab786f613cad2be7ec00547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0749332aa59a7a0f988393e8a08da4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:afd0749332aa59a7a0f988393e8a08da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#afd0749332aa59a7a0f988393e8a08da4">More...</a><br /></td></tr>
<tr class="separator:afd0749332aa59a7a0f988393e8a08da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6aa3d9324a34457cd8e042222ba696"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:aad6aa3d9324a34457cd8e042222ba696"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#aad6aa3d9324a34457cd8e042222ba696">More...</a><br /></td></tr>
<tr class="separator:aad6aa3d9324a34457cd8e042222ba696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7187533198d30ef6d5d1561e8edda1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a2e7187533198d30ef6d5d1561e8edda1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a2e7187533198d30ef6d5d1561e8edda1">More...</a><br /></td></tr>
<tr class="separator:a2e7187533198d30ef6d5d1561e8edda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585a0826d0ec5cef805fb0314525fa54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a585a0826d0ec5cef805fb0314525fa54"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a585a0826d0ec5cef805fb0314525fa54">More...</a><br /></td></tr>
<tr class="separator:a585a0826d0ec5cef805fb0314525fa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f94415c6118320f9460f619776b91c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:aa9f94415c6118320f9460f619776b91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#aa9f94415c6118320f9460f619776b91c">More...</a><br /></td></tr>
<tr class="separator:aa9f94415c6118320f9460f619776b91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1621aaea5df7a91e328f9c8f71e8a92a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a1621aaea5df7a91e328f9c8f71e8a92a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a1621aaea5df7a91e328f9c8f71e8a92a">More...</a><br /></td></tr>
<tr class="separator:a1621aaea5df7a91e328f9c8f71e8a92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b06446e330011417de48d611dead339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a2b06446e330011417de48d611dead339"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a2b06446e330011417de48d611dead339">More...</a><br /></td></tr>
<tr class="separator:a2b06446e330011417de48d611dead339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3595ca9c573b59d012122091bba91d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a3595ca9c573b59d012122091bba91d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a3595ca9c573b59d012122091bba91d40">More...</a><br /></td></tr>
<tr class="separator:a3595ca9c573b59d012122091bba91d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5546138401853bf5dc8646fe9e0b9b28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a5546138401853bf5dc8646fe9e0b9b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#a5546138401853bf5dc8646fe9e0b9b28">More...</a><br /></td></tr>
<tr class="separator:a5546138401853bf5dc8646fe9e0b9b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4faf8b8bd5cdc06bd64b5bec95ec1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:acc4faf8b8bd5cdc06bd64b5bec95ec1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d5/d4c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d479_1_1_0d496.html#acc4faf8b8bd5cdc06bd64b5bec95ec1b">More...</a><br /></td></tr>
<tr class="separator:acc4faf8b8bd5cdc06bd64b5bec95ec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb43a74168c28fe3311636f7b0873a8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afdb43a74168c28fe3311636f7b0873a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f591867098660c3c4032ea0cbf5feca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a1f591867098660c3c4032ea0cbf5feca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922373b4d8ed4bd9883cbb4422d110c4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a922373b4d8ed4bd9883cbb4422d110c4">EBX</a></td></tr>
<tr class="separator:a922373b4d8ed4bd9883cbb4422d110c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23a3faa007e1e41cd5831be08091b0f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a51ba31323f85799c7ffa611afdca5f16"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a38851a795191abd23c1753964a9d2e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a38851a795191abd23c1753964a9d2e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a38851a795191abd23c1753964a9d2e75">More...</a><br /></td></tr>
<tr class="separator:a38851a795191abd23c1753964a9d2e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a39c87e4e9a437ae9b68c23a2a1ab73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a1a39c87e4e9a437ae9b68c23a2a1ab73"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a1a39c87e4e9a437ae9b68c23a2a1ab73">More...</a><br /></td></tr>
<tr class="separator:a1a39c87e4e9a437ae9b68c23a2a1ab73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f02ccbaec0d9fe2b155459ba86f511d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a4f02ccbaec0d9fe2b155459ba86f511d"><td class="mdescLeft">&#160;</td><td class="mdescRight">User <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Instruction Prevention.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a4f02ccbaec0d9fe2b155459ba86f511d">More...</a><br /></td></tr>
<tr class="separator:a4f02ccbaec0d9fe2b155459ba86f511d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017a0bfa6c253fd440400c31c10b55cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a017a0bfa6c253fd440400c31c10b55cf"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a017a0bfa6c253fd440400c31c10b55cf">More...</a><br /></td></tr>
<tr class="separator:a017a0bfa6c253fd440400c31c10b55cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93930e4b5e5e6a1e56b47daafca7abed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a93930e4b5e5e6a1e56b47daafca7abed"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a93930e4b5e5e6a1e56b47daafca7abed">More...</a><br /></td></tr>
<tr class="separator:a93930e4b5e5e6a1e56b47daafca7abed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aed26018b312be88b0ff275128656ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a2aed26018b312be88b0ff275128656ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a2aed26018b312be88b0ff275128656ce">More...</a><br /></td></tr>
<tr class="separator:a2aed26018b312be88b0ff275128656ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6e16f48973b1c37f9c34ba68b03c40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a4d6e16f48973b1c37f9c34ba68b03c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a4d6e16f48973b1c37f9c34ba68b03c40">More...</a><br /></td></tr>
<tr class="separator:a4d6e16f48973b1c37f9c34ba68b03c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db9da31f4f2287f348e88ba2b57cc7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a2db9da31f4f2287f348e88ba2b57cc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a2db9da31f4f2287f348e88ba2b57cc7c">More...</a><br /></td></tr>
<tr class="separator:a2db9da31f4f2287f348e88ba2b57cc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338cf9113d53fc49afa5876da526c8cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a338cf9113d53fc49afa5876da526c8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a338cf9113d53fc49afa5876da526c8cd">More...</a><br /></td></tr>
<tr class="separator:a338cf9113d53fc49afa5876da526c8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fa6ee8a99a19de517ad2f08194b380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a50fa6ee8a99a19de517ad2f08194b380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a50fa6ee8a99a19de517ad2f08194b380">More...</a><br /></td></tr>
<tr class="separator:a50fa6ee8a99a19de517ad2f08194b380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216a70ff0497102403f22d89ac28b9bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a216a70ff0497102403f22d89ac28b9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a216a70ff0497102403f22d89ac28b9bc">More...</a><br /></td></tr>
<tr class="separator:a216a70ff0497102403f22d89ac28b9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93beafc77d003f1119e85b61a552a2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:aa93beafc77d003f1119e85b61a552a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#aa93beafc77d003f1119e85b61a552a2f">More...</a><br /></td></tr>
<tr class="separator:aa93beafc77d003f1119e85b61a552a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02033075b4fd1d4fda2ebbf7d4505f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:ae02033075b4fd1d4fda2ebbf7d4505f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#ae02033075b4fd1d4fda2ebbf7d4505f8">More...</a><br /></td></tr>
<tr class="separator:ae02033075b4fd1d4fda2ebbf7d4505f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a82279bceb1b44a8c3e20b23d791b2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a8a82279bceb1b44a8c3e20b23d791b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a8a82279bceb1b44a8c3e20b23d791b2e">More...</a><br /></td></tr>
<tr class="separator:a8a82279bceb1b44a8c3e20b23d791b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647116861a81e3720a50f19bb8179210"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a647116861a81e3720a50f19bb8179210"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a647116861a81e3720a50f19bb8179210">More...</a><br /></td></tr>
<tr class="separator:a647116861a81e3720a50f19bb8179210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86afb6d223fca794e542b8a240a93f6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a86afb6d223fca794e542b8a240a93f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a86afb6d223fca794e542b8a240a93f6d">More...</a><br /></td></tr>
<tr class="separator:a86afb6d223fca794e542b8a240a93f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b27161eadc142370f21362cfa270d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ab3b27161eadc142370f21362cfa270d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#ab3b27161eadc142370f21362cfa270d0">More...</a><br /></td></tr>
<tr class="separator:ab3b27161eadc142370f21362cfa270d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d311fa4622b8bef74a61221d584aa65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a6d311fa4622b8bef74a61221d584aa65"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a6d311fa4622b8bef74a61221d584aa65">More...</a><br /></td></tr>
<tr class="separator:a6d311fa4622b8bef74a61221d584aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0932958d4f8938bd7b2fa4dc09b3bb9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a0932958d4f8938bd7b2fa4dc09b3bb9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a0932958d4f8938bd7b2fa4dc09b3bb9f">More...</a><br /></td></tr>
<tr class="separator:a0932958d4f8938bd7b2fa4dc09b3bb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1506e8cd1c5e1beeeec106504694a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a7e1506e8cd1c5e1beeeec106504694a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a7e1506e8cd1c5e1beeeec106504694a3">More...</a><br /></td></tr>
<tr class="separator:a7e1506e8cd1c5e1beeeec106504694a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad975d8a974bdb0cc54b4fbed97d74bbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:ad975d8a974bdb0cc54b4fbed97d74bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#ad975d8a974bdb0cc54b4fbed97d74bbb">More...</a><br /></td></tr>
<tr class="separator:ad975d8a974bdb0cc54b4fbed97d74bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535beb0260906b9085237190aecfd648"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a535beb0260906b9085237190aecfd648"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a535beb0260906b9085237190aecfd648">More...</a><br /></td></tr>
<tr class="separator:a535beb0260906b9085237190aecfd648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a3d1225b14f1f62e3ec9fc24b04ef2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ae7a3d1225b14f1f62e3ec9fc24b04ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#ae7a3d1225b14f1f62e3ec9fc24b04ef2">More...</a><br /></td></tr>
<tr class="separator:ae7a3d1225b14f1f62e3ec9fc24b04ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4451b3741a3db5ddfcf91a8d6355728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:af4451b3741a3db5ddfcf91a8d6355728"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#af4451b3741a3db5ddfcf91a8d6355728">More...</a><br /></td></tr>
<tr class="separator:af4451b3741a3db5ddfcf91a8d6355728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2183a1fb7828bb6fe1b00e6f018131af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a2183a1fb7828bb6fe1b00e6f018131af"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#a2183a1fb7828bb6fe1b00e6f018131af">More...</a><br /></td></tr>
<tr class="separator:a2183a1fb7828bb6fe1b00e6f018131af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab147605d260af66f85b4b48557a2e43f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:ab147605d260af66f85b4b48557a2e43f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#ab147605d260af66f85b4b48557a2e43f">More...</a><br /></td></tr>
<tr class="separator:ab147605d260af66f85b4b48557a2e43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27137b96c12c1dfcd3c6bdb1caed71a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ad27137b96c12c1dfcd3c6bdb1caed71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../dc/d69/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d480_1_1_0d537.html#ad27137b96c12c1dfcd3c6bdb1caed71a">More...</a><br /></td></tr>
<tr class="separator:ad27137b96c12c1dfcd3c6bdb1caed71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ba31323f85799c7ffa611afdca5f16"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a51ba31323f85799c7ffa611afdca5f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a03782915613c01aa7a72230999b7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad6a03782915613c01aa7a72230999b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23a3faa007e1e41cd5831be08091b0f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae23a3faa007e1e41cd5831be08091b0f">ECX</a></td></tr>
<tr class="separator:ae23a3faa007e1e41cd5831be08091b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050411a91cf9909a651ecd56d1e30ab0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a22ff6d694d7fe48ddb22b95a3bdf00fa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a20eaa380e86bfc05194d8dfd4acc04f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a20eaa380e86bfc05194d8dfd4acc04f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a20eaa380e86bfc05194d8dfd4acc04f6">More...</a><br /></td></tr>
<tr class="separator:a20eaa380e86bfc05194d8dfd4acc04f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d2620f763388aed1e5421584a028d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:ae6d2620f763388aed1e5421584a028d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ae6d2620f763388aed1e5421584a028d2">More...</a><br /></td></tr>
<tr class="separator:ae6d2620f763388aed1e5421584a028d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc601377ff45fdd0034c76b0b9614a41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:afc601377ff45fdd0034c76b0b9614a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#afc601377ff45fdd0034c76b0b9614a41">More...</a><br /></td></tr>
<tr class="separator:afc601377ff45fdd0034c76b0b9614a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e2c362db22310aba63e17e430d9370"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a88e2c362db22310aba63e17e430d9370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a88e2c362db22310aba63e17e430d9370">More...</a><br /></td></tr>
<tr class="separator:a88e2c362db22310aba63e17e430d9370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ada907f0f7b122e7acab6278ca9edb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a2ada907f0f7b122e7acab6278ca9edb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a2ada907f0f7b122e7acab6278ca9edb1">More...</a><br /></td></tr>
<tr class="separator:a2ada907f0f7b122e7acab6278ca9edb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fce585cc10a29f7b5ad77026b857714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a2fce585cc10a29f7b5ad77026b857714"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a2fce585cc10a29f7b5ad77026b857714">More...</a><br /></td></tr>
<tr class="separator:a2fce585cc10a29f7b5ad77026b857714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9550aecbce179e86750e3c43da16ab80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a9550aecbce179e86750e3c43da16ab80"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a9550aecbce179e86750e3c43da16ab80">More...</a><br /></td></tr>
<tr class="separator:a9550aecbce179e86750e3c43da16ab80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0309d8420333e755082dbb2ffb7b832"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:ae0309d8420333e755082dbb2ffb7b832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ae0309d8420333e755082dbb2ffb7b832">More...</a><br /></td></tr>
<tr class="separator:ae0309d8420333e755082dbb2ffb7b832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3249da5c498a2b4fe00fd986aa71c9ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a3249da5c498a2b4fe00fd986aa71c9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a3249da5c498a2b4fe00fd986aa71c9ce">More...</a><br /></td></tr>
<tr class="separator:a3249da5c498a2b4fe00fd986aa71c9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172ac333427898d9940aaff4ff0c887b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a172ac333427898d9940aaff4ff0c887b"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a172ac333427898d9940aaff4ff0c887b">More...</a><br /></td></tr>
<tr class="separator:a172ac333427898d9940aaff4ff0c887b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b03af0d449eba64ce926966029dad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ad6b03af0d449eba64ce926966029dad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ad6b03af0d449eba64ce926966029dad2">More...</a><br /></td></tr>
<tr class="separator:ad6b03af0d449eba64ce926966029dad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad060db3ee664446453295e604fbeda9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:ad060db3ee664446453295e604fbeda9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ad060db3ee664446453295e604fbeda9f">More...</a><br /></td></tr>
<tr class="separator:ad060db3ee664446453295e604fbeda9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc05031f32ea644533ebb02617e7fffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:afc05031f32ea644533ebb02617e7fffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#afc05031f32ea644533ebb02617e7fffb">More...</a><br /></td></tr>
<tr class="separator:afc05031f32ea644533ebb02617e7fffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766d68720ca1306822d09721a99e2e4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a766d68720ca1306822d09721a99e2e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a766d68720ca1306822d09721a99e2e4a">More...</a><br /></td></tr>
<tr class="separator:a766d68720ca1306822d09721a99e2e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8c8de23f8ac29bb7bc88b87a99aa63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:adc8c8de23f8ac29bb7bc88b87a99aa63"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#adc8c8de23f8ac29bb7bc88b87a99aa63">More...</a><br /></td></tr>
<tr class="separator:adc8c8de23f8ac29bb7bc88b87a99aa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945f3d6459d022dcfa13d3dff59a11de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a945f3d6459d022dcfa13d3dff59a11de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a945f3d6459d022dcfa13d3dff59a11de">More...</a><br /></td></tr>
<tr class="separator:a945f3d6459d022dcfa13d3dff59a11de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5801f99ab13e2e53b574ee39b3775b1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a5801f99ab13e2e53b574ee39b3775b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a5801f99ab13e2e53b574ee39b3775b1f">More...</a><br /></td></tr>
<tr class="separator:a5801f99ab13e2e53b574ee39b3775b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03999e2c87218c81dbfdf16a123acf98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a03999e2c87218c81dbfdf16a123acf98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a03999e2c87218c81dbfdf16a123acf98">More...</a><br /></td></tr>
<tr class="separator:a03999e2c87218c81dbfdf16a123acf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8bdd8034dfd1ea5898fb9e279eaea2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a2a8bdd8034dfd1ea5898fb9e279eaea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a2a8bdd8034dfd1ea5898fb9e279eaea2">More...</a><br /></td></tr>
<tr class="separator:a2a8bdd8034dfd1ea5898fb9e279eaea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f0c8c9c08fe88f063825e6fe6067bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a56f0c8c9c08fe88f063825e6fe6067bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a56f0c8c9c08fe88f063825e6fe6067bf">More...</a><br /></td></tr>
<tr class="separator:a56f0c8c9c08fe88f063825e6fe6067bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89d2bd61a2812039a42040a58837851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:ab89d2bd61a2812039a42040a58837851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ab89d2bd61a2812039a42040a58837851">More...</a><br /></td></tr>
<tr class="separator:ab89d2bd61a2812039a42040a58837851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032d477b57d7de014fabcdf5a0d35fae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a032d477b57d7de014fabcdf5a0d35fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a032d477b57d7de014fabcdf5a0d35fae">More...</a><br /></td></tr>
<tr class="separator:a032d477b57d7de014fabcdf5a0d35fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af061a7e6efbf333c6295bcab88631099"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:af061a7e6efbf333c6295bcab88631099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#af061a7e6efbf333c6295bcab88631099">More...</a><br /></td></tr>
<tr class="separator:af061a7e6efbf333c6295bcab88631099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46db0cb6f42228842be1d8f7d50a19b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:ad46db0cb6f42228842be1d8f7d50a19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ad46db0cb6f42228842be1d8f7d50a19b">More...</a><br /></td></tr>
<tr class="separator:ad46db0cb6f42228842be1d8f7d50a19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2135c1de4be1f354316a0bdbf63d346f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a2135c1de4be1f354316a0bdbf63d346f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a2135c1de4be1f354316a0bdbf63d346f">More...</a><br /></td></tr>
<tr class="separator:a2135c1de4be1f354316a0bdbf63d346f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91587578c6f84041cce22f7e3cd96d3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a91587578c6f84041cce22f7e3cd96d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a91587578c6f84041cce22f7e3cd96d3a">More...</a><br /></td></tr>
<tr class="separator:a91587578c6f84041cce22f7e3cd96d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ab81e26689380137fac5205a5df615"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:af1ab81e26689380137fac5205a5df615"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#af1ab81e26689380137fac5205a5df615">More...</a><br /></td></tr>
<tr class="separator:af1ab81e26689380137fac5205a5df615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69d6ced27889f2325d4bc13a72df853"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ad69d6ced27889f2325d4bc13a72df853"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ad69d6ced27889f2325d4bc13a72df853">More...</a><br /></td></tr>
<tr class="separator:ad69d6ced27889f2325d4bc13a72df853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e49f0ecf8dff6d2fb9fe00639f99233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a7e49f0ecf8dff6d2fb9fe00639f99233"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#a7e49f0ecf8dff6d2fb9fe00639f99233">More...</a><br /></td></tr>
<tr class="separator:a7e49f0ecf8dff6d2fb9fe00639f99233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c0a7ae7ed0ea0064f62c391bf8e356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ae6c0a7ae7ed0ea0064f62c391bf8e356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../de/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d483_1_1_0d576.html#ae6c0a7ae7ed0ea0064f62c391bf8e356">More...</a><br /></td></tr>
<tr class="separator:ae6c0a7ae7ed0ea0064f62c391bf8e356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ff6d694d7fe48ddb22b95a3bdf00fa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a22ff6d694d7fe48ddb22b95a3bdf00fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5249fe9f9c6db89d7053e17ef9025a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:afa5249fe9f9c6db89d7053e17ef9025a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050411a91cf9909a651ecd56d1e30ab0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a050411a91cf9909a651ecd56d1e30ab0">EDX</a></td></tr>
<tr class="separator:a050411a91cf9909a651ecd56d1e30ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3041a2131f024a52343cc1f052c4878e">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a922373b4d8ed4bd9883cbb4422d110c4">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae23a3faa007e1e41cd5831be08091b0f">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a050411a91cf9909a651ecd56d1e30ab0">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a050411a91cf9909a651ecd56d1e30ab0"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a050411a91cf9909a651ecd56d1e30ab0">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@483 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a3041a2131f024a52343cc1f052c4878e"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3041a2131f024a52343cc1f052c4878e">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@478 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a922373b4d8ed4bd9883cbb4422d110c4"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a922373b4d8ed4bd9883cbb4422d110c4">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@479 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ae23a3faa007e1e41cd5831be08091b0f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae23a3faa007e1e41cd5831be08091b0f">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@480 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3041a2131f024a52343cc1f052c4878e">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a922373b4d8ed4bd9883cbb4422d110c4">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae23a3faa007e1e41cd5831be08091b0f">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a050411a91cf9909a651ecd56d1e30ab0">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a3041a2131f024a52343cc1f052c4878e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3041a2131f024a52343cc1f052c4878e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a922373b4d8ed4bd9883cbb4422d110c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922373b4d8ed4bd9883cbb4422d110c4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ae23a3faa007e1e41cd5831be08091b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23a3faa007e1e41cd5831be08091b0f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a050411a91cf9909a651ecd56d1e30ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050411a91cf9909a651ecd56d1e30ab0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
