// Seed: 2451418858
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output tri1  id_4,
    output wand  id_5
    , id_7
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wor id_1;
  wire id_3;
  assign id_1 = 1;
  logic id_4;
endmodule
module module_3 (
    inout wire id_0
    , id_2
);
  generate
    if (1) begin : LABEL_0
      wire id_3;
      logic [-1 'b0 : 1 'h0] id_4;
    end
  endgenerate
  module_2 modCall_1 (
      id_2,
      id_2
  );
endmodule
