static void\r\nF_1 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nF_2 ( & ( V_1 -> V_2 . V_3 ) , V_2 ) ;\r\nF_3 ( & ( V_1 -> V_2 . V_3 ) , 32 ) ;\r\n}\r\nstatic T_3\r\nF_4 ( T_1 * V_1 )\r\n{\r\nreturn & ( V_1 -> V_2 . V_3 ) ;\r\n}\r\nstatic T_4\r\nF_5 ( T_1 * V_1 , const char * V_4 , T_4 T_5 V_5 , T_6 * * V_6 )\r\n{\r\nT_2 V_7 ;\r\nunsigned int V_8 ;\r\nconst char * V_9 , * V_10 ;\r\nconst char * V_11 ;\r\nchar * V_12 = NULL ;\r\nT_1 * V_13 ;\r\nV_9 = strchr ( V_4 , '/' ) ;\r\nif ( V_9 ) {\r\nV_12 = F_6 ( NULL , V_4 , V_9 - V_4 ) ;\r\nV_11 = V_12 ;\r\n}\r\nelse {\r\nV_11 = V_4 ;\r\n}\r\nif ( ! F_7 ( V_11 , & V_7 ) ) {\r\nif ( V_6 != NULL ) {\r\n* V_6 = F_8 ( L_1 ,\r\nV_11 ) ;\r\n}\r\nif ( V_12 )\r\nF_9 ( NULL , V_12 ) ;\r\nreturn FALSE ;\r\n}\r\nif ( V_12 )\r\nF_9 ( NULL , V_12 ) ;\r\nF_2 ( & ( V_1 -> V_2 . V_3 ) , V_7 ) ;\r\nif ( V_9 ) {\r\nV_10 = V_9 + 1 ;\r\nV_13 = F_10 ( V_14 , V_10 , FALSE , V_6 ) ;\r\nif ( ! V_13 ) {\r\nreturn FALSE ;\r\n}\r\nV_8 = F_11 ( V_13 ) ;\r\nF_12 ( V_13 ) ;\r\nif ( V_8 > 32 ) {\r\nif ( V_6 != NULL ) {\r\n* V_6 = F_8 ( L_2 ,\r\nV_8 ) ;\r\n}\r\nreturn FALSE ;\r\n}\r\nF_3 ( & V_1 -> V_2 . V_3 , V_8 ) ;\r\n}\r\nelse {\r\nF_3 ( & ( V_1 -> V_2 . V_3 ) , 32 ) ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic int\r\nF_13 ( T_1 * V_1 V_5 , T_7 T_8 V_5 , int T_9 V_5 )\r\n{\r\nreturn 15 ;\r\n}\r\nstatic void\r\nF_14 ( T_1 * V_1 , T_7 T_8 V_5 , int T_9 V_5 , char * V_15 , unsigned int T_10 V_5 )\r\n{\r\nF_15 ( & V_1 -> V_2 . V_3 , V_15 ) ;\r\n}\r\nstatic T_4\r\nF_16 ( const T_1 * V_16 , const T_1 * V_17 )\r\n{\r\nreturn F_17 ( & V_16 -> V_2 . V_3 , & V_17 -> V_2 . V_3 ) ;\r\n}\r\nstatic T_4\r\nF_18 ( const T_1 * V_16 , const T_1 * V_17 )\r\n{\r\nreturn F_19 ( & V_16 -> V_2 . V_3 , & V_17 -> V_2 . V_3 ) ;\r\n}\r\nstatic T_4\r\nF_20 ( const T_1 * V_16 , const T_1 * V_17 )\r\n{\r\nreturn F_21 ( & V_16 -> V_2 . V_3 , & V_17 -> V_2 . V_3 ) ;\r\n}\r\nstatic T_4\r\nF_22 ( const T_1 * V_16 , const T_1 * V_17 )\r\n{\r\nreturn F_23 ( & V_16 -> V_2 . V_3 , & V_17 -> V_2 . V_3 ) ;\r\n}\r\nstatic T_4\r\nF_24 ( const T_1 * V_16 , const T_1 * V_17 )\r\n{\r\nreturn F_25 ( & V_16 -> V_2 . V_3 , & V_17 -> V_2 . V_3 ) ;\r\n}\r\nstatic T_4\r\nF_26 ( const T_1 * V_16 , const T_1 * V_17 )\r\n{\r\nreturn F_27 ( & V_16 -> V_2 . V_3 , & V_17 -> V_2 . V_3 ) ;\r\n}\r\nstatic T_4\r\nF_28 ( const T_1 * V_18 , const T_1 * V_19 )\r\n{\r\nT_2 V_20 ;\r\nT_2 V_21 ;\r\nV_20 = V_18 -> V_2 . V_3 . V_7 & V_18 -> V_2 . V_3 . V_22 ;\r\nV_21 = V_19 -> V_2 . V_3 . V_7 & V_19 -> V_2 . V_3 . V_22 ;\r\nreturn ( ( V_20 & V_21 ) != 0 ) ;\r\n}\r\nvoid\r\nF_29 ( void )\r\n{\r\nstatic T_11 V_23 = {\r\nV_24 ,\r\nL_3 ,\r\nL_4 ,\r\n4 ,\r\nNULL ,\r\nNULL ,\r\nF_5 ,\r\nNULL ,\r\nF_14 ,\r\nF_13 ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nF_1 ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nF_4 ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nF_16 ,\r\nF_18 ,\r\nF_20 ,\r\nF_22 ,\r\nF_24 ,\r\nF_26 ,\r\nF_28 ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\n} ;\r\nF_30 ( V_24 , & V_23 ) ;\r\n}
