<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>mht.priv</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>adf4159</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S0_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">5</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_BUSIF">S0_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_RESET">s0_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S0_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_BASE_PARAM">C_S0_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_HIGH_PARAM">C_S0_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adf4159_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fb6c457e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adf4159_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fb6c457e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e243d254</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>34c4e4c4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>control_interface_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2d42b74f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ref_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ref_clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LE_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MUXOUT_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MUXOUT_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_Ramp_Clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_Ramp_Clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/adf4159_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/control_interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adf4159_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f20e1ad4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/adf4159_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/control_interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adf4159_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/adf4159_v1_0/data/adf4159.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adf4159_v1_0/data/adf4159.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adf4159_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adf4159_v1_0/src/adf4159.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adf4159_v1_0/src/adf4159.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/adf4159_v1_0/src/adf4159_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/adf4159_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_34c4e4c4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tb/control_interface_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S0 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S0 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">adf4159_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>adf4159_v1.0</xilinx:displayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-05-23T18:08:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a551ac_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bf8435_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55844d92_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e075d81_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e18859_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a3ffb5_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7419d758_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c93801a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed71c34_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6473840e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6808509_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df2599e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b37dffb_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e982482_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2498f7e0_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504bac4f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ff9ce4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e5a2e3_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195644_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a00cc6_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1051ecb1_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65752f3b_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc92364_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc188d8_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765e150e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aad9799_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318055cb_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38531347_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adde1dc_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e4c4c2_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0de927_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620d1f2c_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3488a22_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b6bfc_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b8b470_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abcb4c5_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4154a8e9_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448b3c6_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a7255a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40493515_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7842471f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28037275_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0a6cc5_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b0244a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7086bec3_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761032c1_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517d5ee4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13db325f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a79ad6_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5924d8f7_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383e42fd_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd8d90a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584b6bfc_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7048ca1c_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3604e42e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4628dd_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c73261_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5fa238_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cdf4a7_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0d74de_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e9521c_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aad63ca_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3449b29_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cffaef4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232b58b2_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c150d7e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac5e843_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e314ec_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c13c387_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf8722d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e86d824_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c4fbd1_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460c18ac_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3605d18_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e586c35_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ac5579_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3476d16d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78783830_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4beb4701_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c905711_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5655abd6_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d467b3_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6430d7_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b9d11b_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed20097_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9065fb_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0cbcd2_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a264ed_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4005d8_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd3b298_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4291df8e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb20dbb_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f2e12f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0155f8_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268e9a2d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d79726_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a9f910_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa4c56d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629ee800_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e28316_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d82773_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c59f34f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4a8eb2_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a77b08_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f0a0f1_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66225d7f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc24659_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff80af1_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227f37e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4d07fc_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e86ca9c_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf36dfe_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749f3b3f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6979c4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1782afa4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e88103f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebbcdb6_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6e2438_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd724c4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b4cd8a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124b611e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ed224c_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3e8b83_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f9f0b3_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5003182a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2489b267_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5902d886_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778e5082_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4ce212_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10803a10_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2204d6db_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394d8d3f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358ea8f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77dc2254_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e20e6d_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6872589e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75768f5e_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1274f080_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a76fb7_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5564b2_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2affa4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc0b11a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137394da_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4a5b0f_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed0ed75_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a24f1b_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae0c7fb_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4678e5d8_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359a1e44_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363dfebf_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3ba1d4_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506bf719_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193d0b63_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edded16_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11243e74_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f59c024_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e302720_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c8098b_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507c9d9a_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b357936_ARCHIVE_LOCATION">z:/xilinx_projects/xilinx_ip/ip_repo/adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d802e09_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@991264_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164d82c5_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216eb873_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae7734b_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764d1bbb_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640447d9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332f7ed9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3725212d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75dad65b_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ae6659_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f0fc5d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ip_repo/ip_repo/adf4159</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f631a448"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1ff53c1b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1062f2df"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e37444a7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a5d5aa49"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2103e868"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
