;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <27, 50
	SUB @127, 106
	CMP 100, 90
	ADD -700, -11
	SUB #7, <10
	SUB -7, <-420
	SPL 0, -202
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB #12, @200
	SUB -2, @5
	JMZ 0, -900
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, 20
	ADD 100, 9
	MOV -1, <-20
	ADD <127, 706
	ADD <127, 706
	SPL @12, #200
	SPL @12, #200
	ADD 100, 9
	ADD 100, 9
	ADD 210, 60
	ADD 210, 60
	SUB 0, @42
	ADD 270, 1
	MOV -7, <-20
	SUB @127, 100
	DJN -1, @-20
	SPL <0, 90
	JMZ -7, @-820
	SUB @121, 106
	SLT 0, @42
	SUB #7, <10
	JMN -500, #9
	SLT 270, 1
	SLT 270, 1
	MOV -7, <-20
	JMN -500, #9
	JMN -500, #9
	SPL 0, -202
	MOV -7, <-20
