INTSTYLE=ise
INFILE=C:\Xilinx\Projects\PC2118FPGA\Top_PC2118.ncd
OUTFILE=C:\Xilinx\Projects\PC2118FPGA\Top_PC2118.bit
FAMILY=Spartan3E
PART=xc3s500e-4ft256
WORKINGDIR=C:\Xilinx\Projects\PC2118FPGA
LICENSE=WebPack
USER_INFO=__0_0_0
