// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Test_area_prmter_ImgProcess_0_600_1024_1_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_1_data15_dout,
        img_1_data15_num_data_valid,
        img_1_data15_fifo_cap,
        img_1_data15_empty_n,
        img_1_data15_read,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_1_data15_dout;
input  [1:0] img_1_data15_num_data_valid;
input  [1:0] img_1_data15_fifo_cap;
input   img_1_data15_empty_n;
output   img_1_data15_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_1_data15_read;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] row_mark_address0;
reg    row_mark_ce0;
reg    row_mark_we0;
reg   [0:0] row_mark_d0;
wire   [0:0] row_mark_q0;
reg   [9:0] col_mark_address0;
reg    col_mark_ce0;
reg    col_mark_we0;
reg   [0:0] col_mark_d0;
wire   [0:0] col_mark_q0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_done;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_idle;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_ready;
wire   [9:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_address0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_ce0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_we0;
wire   [0:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_d0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_done;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_idle;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_ready;
wire   [9:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_address0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_ce0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_we0;
wire   [0:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_d0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_done;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_idle;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_ready;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_img_1_data15_read;
wire   [9:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_address0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_ce0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_we0;
wire   [0:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_d0;
wire   [9:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_address0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_ce0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_we0;
wire   [0:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_d0;
wire   [31:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_area_out;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_area_out_ap_vld;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_done;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_idle;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_ready;
wire   [9:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_mark_address0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_mark_ce0;
wire  signed [31:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_sum_out;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_sum_out_ap_vld;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_done;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_idle;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_ready;
wire   [9:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_mark_address0;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_mark_ce0;
wire  signed [31:0] grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_sum_out;
wire    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_sum_out_ap_vld;
reg    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start_reg;
reg    ap_block_state1_ignore_call6;
wire    ap_CS_fsm_state2;
reg    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start_reg;
reg    ap_block_state1_ignore_call7;
reg    grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_87_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [7:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start_reg = 1'b0;
#0 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start_reg = 1'b0;
#0 grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start_reg = 1'b0;
#0 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start_reg = 1'b0;
#0 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

Test_area_prmter_ImgProcess_0_600_1024_1_2_s_row_mark_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 600 ),
    .AddressWidth( 10 ))
row_mark_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_mark_address0),
    .ce0(row_mark_ce0),
    .we0(row_mark_we0),
    .d0(row_mark_d0),
    .q0(row_mark_q0)
);

Test_area_prmter_ImgProcess_0_600_1024_1_2_s_col_mark_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
col_mark_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_mark_address0),
    .ce0(col_mark_ce0),
    .we0(col_mark_we0),
    .d0(col_mark_d0),
    .q0(col_mark_q0)
);

Test_area_prmter_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start),
    .ap_done(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_done),
    .ap_idle(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_idle),
    .ap_ready(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_ready),
    .row_mark_address0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_address0),
    .row_mark_ce0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_ce0),
    .row_mark_we0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_we0),
    .row_mark_d0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_d0)
);

Test_area_prmter_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start),
    .ap_done(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_done),
    .ap_idle(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_idle),
    .ap_ready(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_ready),
    .col_mark_address0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_address0),
    .col_mark_ce0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_ce0),
    .col_mark_we0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_we0),
    .col_mark_d0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_d0)
);

Test_area_prmter_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start),
    .ap_done(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_done),
    .ap_idle(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_idle),
    .ap_ready(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_ready),
    .img_1_data15_dout(img_1_data15_dout),
    .img_1_data15_num_data_valid(2'd0),
    .img_1_data15_fifo_cap(2'd0),
    .img_1_data15_empty_n(img_1_data15_empty_n),
    .img_1_data15_read(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_img_1_data15_read),
    .row_mark_address0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_address0),
    .row_mark_ce0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_ce0),
    .row_mark_we0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_we0),
    .row_mark_d0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_d0),
    .col_mark_address0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_address0),
    .col_mark_ce0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_ce0),
    .col_mark_we0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_we0),
    .col_mark_d0(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_d0),
    .area_out(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_area_out),
    .area_out_ap_vld(grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_area_out_ap_vld)
);

Test_area_prmter_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start),
    .ap_done(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_done),
    .ap_idle(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_idle),
    .ap_ready(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_ready),
    .row_mark_address0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_mark_address0),
    .row_mark_ce0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_mark_ce0),
    .row_mark_q0(row_mark_q0),
    .row_sum_out(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_sum_out),
    .row_sum_out_ap_vld(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_sum_out_ap_vld)
);

Test_area_prmter_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4 grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start),
    .ap_done(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_done),
    .ap_idle(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_idle),
    .ap_ready(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_ready),
    .col_mark_address0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_mark_address0),
    .col_mark_ce0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_mark_ce0),
    .col_mark_q0(col_mark_q0),
    .col_sum_out(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_sum_out),
    .col_sum_out_ap_vld(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_sum_out_ap_vld)
);

Test_area_prmter_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_sum_out),
    .din1(grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_sum_out),
    .ce(1'b1),
    .dout(grp_fu_87_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_0_preg <= grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_area_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_1_preg <= grp_fu_87_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start_reg <= 1'b1;
        end else if ((grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_ready == 1'b1)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_ready == 1'b1)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start_reg <= 1'b1;
        end else if ((grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_ready == 1'b1)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_ready == 1'b1)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start_reg <= 1'b1;
        end else if ((grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_ready == 1'b1)) begin
            grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_area_out;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_1 = grp_fu_87_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_mark_address0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_mark_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        col_mark_address0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_mark_address0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_address0;
    end else begin
        col_mark_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_mark_ce0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_col_mark_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        col_mark_ce0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_mark_ce0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_ce0;
    end else begin
        col_mark_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        col_mark_d0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_mark_d0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_d0;
    end else begin
        col_mark_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        col_mark_we0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_col_mark_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        col_mark_we0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_col_mark_we0;
    end else begin
        col_mark_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        img_1_data15_read = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_img_1_data15_read;
    end else begin
        img_1_data15_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_mark_address0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_mark_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        row_mark_address0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        row_mark_address0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_address0;
    end else begin
        row_mark_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_mark_ce0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_row_mark_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        row_mark_ce0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        row_mark_ce0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_ce0;
    end else begin
        row_mark_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_mark_d0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        row_mark_d0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_d0;
    end else begin
        row_mark_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_mark_we0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_row_mark_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        row_mark_we0 = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_row_mark_we0;
    end else begin
        row_mark_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call6 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call7 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_done == 1'b0) | (grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_done == 1'b0) | (grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_done == 1'b0));
end

assign grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_28_1_fu_48_ap_start_reg;

assign grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_31_2_fu_54_ap_start_reg;

assign grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_58_3_fu_69_ap_start_reg;

assign grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start = grp_ImgProcess_0_600_1024_1_2_Pipeline_VITIS_LOOP_61_4_fu_75_ap_start_reg;

assign grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start = grp_ImgProcess_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_60_ap_start_reg;

endmodule //Test_area_prmter_ImgProcess_0_600_1024_1_2_s
