
///////////////////////////////////
// Efinity Synthesis Started 
// May 04, 2024 18:37:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:134)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:135)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0202 ERROR] Net 'mst_num_bytes[7]' has multiple drivers. (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:60)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// May 04, 2024 19:00:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1638 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 219, ed: 696, lv: 4, pw: 627.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	210
[EFX-0000 INFO] EFX_FF          : 	188
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 00:31:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1638 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 701, lv: 4, pw: 630.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	215
[EFX-0000 INFO] EFX_FF          : 	188
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 11:22:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1638 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 701, lv: 4, pw: 630.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	215
[EFX-0000 INFO] EFX_FF          : 	188
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 17:52:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1631 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 701, lv: 4, pw: 630.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	215
[EFX-0000 INFO] EFX_FF          : 	188
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 19:02:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1631 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 701, lv: 4, pw: 630.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	215
[EFX-0000 INFO] EFX_FF          : 	188
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 19:48:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1631 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 701, lv: 4, pw: 630.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	215
[EFX-0000 INFO] EFX_FF          : 	188
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 05, 2024 20:37:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 368 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1631 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 220, ed: 696, lv: 4, pw: 707.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 160 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	101
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	216
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:04:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 370 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1652 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 220, ed: 696, lv: 4, pw: 707.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 160 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	101
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	216
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:15:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 370 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1652 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 220, ed: 696, lv: 4, pw: 707.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 160 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	101
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	216
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 14:31:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 370 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1652 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 220, ed: 696, lv: 4, pw: 707.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 160 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	101
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	216
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:22:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 370 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1652 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 220, ed: 696, lv: 4, pw: 707.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 160 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	101
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	216
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:39:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 370 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 157 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 751, ed: 2392, lv: 8, pw: 1546.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 364 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	761
[EFX-0000 INFO] EFX_FF          : 	492
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 15:59:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 103 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 370 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 144 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 750, ed: 2405, lv: 8, pw: 1556.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 366 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	144
[EFX-0000 INFO] EFX_LUT4        : 	768
[EFX-0000 INFO] EFX_FF          : 	495
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 16:54:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 160 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 769, ed: 2429, lv: 10, pw: 1596.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	780
[EFX-0000 INFO] EFX_FF          : 	510
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 17:58:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 167 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 756, ed: 2431, lv: 8, pw: 1588.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	768
[EFX-0000 INFO] EFX_FF          : 	498
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:19:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 756, ed: 2440, lv: 8, pw: 1596.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	772
[EFX-0000 INFO] EFX_FF          : 	496
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 18:38:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 756, ed: 2440, lv: 8, pw: 1596.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	772
[EFX-0000 INFO] EFX_FF          : 	496
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 19:11:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 744, ed: 2363, lv: 9, pw: 1564.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	757
[EFX-0000 INFO] EFX_FF          : 	512
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 20:24:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 167 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 750, ed: 2441, lv: 7, pw: 1602.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	769
[EFX-0000 INFO] EFX_FF          : 	502
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 21:04:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 164 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 774, ed: 2498, lv: 8, pw: 1616.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	793
[EFX-0000 INFO] EFX_FF          : 	497
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:23:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2189 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 85, ed: 267, lv: 3, pw: 433.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 72 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 46 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_LOCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MST_SCL_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MST_SDA_IN is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	81
[EFX-0000 INFO] EFX_LUT4        : 	1
[EFX-0000 INFO] EFX_FF          : 	84
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:34:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 741, ed: 2406, lv: 8, pw: 1563.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	757
[EFX-0000 INFO] EFX_FF          : 	483
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 22:59:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// May 06, 2024 23:01:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 741, ed: 2406, lv: 8, pw: 1563.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	757
[EFX-0000 INFO] EFX_FF          : 	483
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 08, 2024 23:42:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 372 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 741, ed: 2406, lv: 8, pw: 1563.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	150
[EFX-0000 INFO] EFX_LUT4        : 	757
[EFX-0000 INFO] EFX_FF          : 	483
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 15:41:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 324 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 142 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 635, ed: 2071, lv: 6, pw: 1389.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 317 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	133
[EFX-0000 INFO] EFX_LUT4        : 	635
[EFX-0000 INFO] EFX_FF          : 	427
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:07:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 324 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 142 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 635, ed: 2071, lv: 6, pw: 1389.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 317 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	133
[EFX-0000 INFO] EFX_LUT4        : 	635
[EFX-0000 INFO] EFX_FF          : 	427
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 16:36:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 324 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 142 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 635, ed: 2071, lv: 6, pw: 1389.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 317 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	133
[EFX-0000 INFO] EFX_LUT4        : 	635
[EFX-0000 INFO] EFX_FF          : 	427
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 17:01:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 111 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 324 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 142 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 635, ed: 2071, lv: 6, pw: 1389.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 317 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	133
[EFX-0000 INFO] EFX_LUT4        : 	635
[EFX-0000 INFO] EFX_FF          : 	427
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:14:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:211)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:212)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:213)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:214)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:214)
[EFX-0010 VERI-ERROR] instantiating unknown module 'arp_tx' (VERI-1063) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:227)
[EFX-0012 VERI-INFO] module 'udp_top' remains a black box due to errors in its contents (VERI-1073) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'udp_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// May 12, 2024 20:30:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:211)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:212)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:213)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:214)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:212)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:214)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 364 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 143 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 762, ed: 2442, lv: 6, pw: 1578.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MDIOI_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	133
[EFX-0000 INFO] EFX_LUT4        : 	622
[EFX-0000 INFO] EFX_FF          : 	427
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:55:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:221)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0010 VERI-ERROR] net 'MDC_0' is constantly driven from multiple places (VDB-1000) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:119)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:175)
[EFX-0012 VERI-INFO] module 'udp_top' remains a black box due to errors in its contents (VERI-1073) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'udp_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 13:58:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 143 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 786, ed: 2509, lv: 6, pw: 1684.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	649
[EFX-0000 INFO] EFX_FF          : 	478
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:11:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 143 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 786, ed: 2509, lv: 6, pw: 1684.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	649
[EFX-0000 INFO] EFX_FF          : 	478
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:26:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 143 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 786, ed: 2509, lv: 6, pw: 1684.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	649
[EFX-0000 INFO] EFX_FF          : 	478
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 14:50:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 143 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 786, ed: 2509, lv: 6, pw: 1684.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	649
[EFX-0000 INFO] EFX_FF          : 	478
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 15:14:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 143 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 786, ed: 2509, lv: 6, pw: 1684.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	649
[EFX-0000 INFO] EFX_FF          : 	478
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 17:28:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 132 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2541, lv: 6, pw: 1701.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 52 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	656
[EFX-0000 INFO] EFX_FF          : 	480
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 18:49:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_endu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:222)
[EFX-0012 VERI-INFO] undeclared symbol 'w_pkt_cntu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0012 VERI-INFO] undeclared symbol 'w_wenu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:224)
[EFX-0012 VERI-INFO] undeclared symbol 'w_packetu', assumed default net type 'wire' (VERI-2561) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 7 for port 'o_pkt_cnt' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:223)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'o_packet' (VERI-1330) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:225)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 132 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2541, lv: 6, pw: 1701.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	656
[EFX-0000 INFO] EFX_FF          : 	480
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 19:52:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 146 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 794, ed: 2573, lv: 6, pw: 1711.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	143
[EFX-0000 INFO] EFX_LUT4        : 	665
[EFX-0000 INFO] EFX_FF          : 	480
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 20:33:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 134 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 812, ed: 2587, lv: 6, pw: 1802.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	170
[EFX-0000 INFO] EFX_LUT4        : 	684
[EFX-0000 INFO] EFX_FF          : 	508
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 22:32:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 134 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 812, ed: 2587, lv: 6, pw: 1802.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	170
[EFX-0000 INFO] EFX_LUT4        : 	684
[EFX-0000 INFO] EFX_FF          : 	508
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 19, 2024 23:03:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 134 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 812, ed: 2587, lv: 6, pw: 1803.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 410 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 11 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	170
[EFX-0000 INFO] EFX_LUT4        : 	684
[EFX-0000 INFO] EFX_FF          : 	508
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 11:45:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:36)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 148 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 794, ed: 2560, lv: 6, pw: 1877.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 22 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	668
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:48:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:36)
[EFX-0010 VERI-ERROR] port 'PLL_RCLK_1' is not defined (VERI-1171) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:47)
[EFX-0010 VERI-ERROR] port 'PLL_RCLK_1_90' is not defined (VERI-1171) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:48)
[EFX-0010 VERI-ERROR] port 'RSTN_1' is not defined (VERI-1171) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:66)
[EFX-0010 VERI-ERROR] module 'udp_top' is ignored due to previous errors (VERI-1072) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:360)

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 12:54:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 13:39:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 14:51:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 16:45:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 25, 2024 17:26:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:19:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// May 26, 2024 22:58:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 02, 2024 19:25:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] empty port in module declaration (VERI-1294) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:39)
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 151 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 415 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2543, lv: 6, pw: 1868.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 408 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port p1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 24 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	197
[EFX-0000 INFO] EFX_LUT4        : 	658
[EFX-0000 INFO] EFX_FF          : 	534
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 09, 2024 11:17:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_mmd' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:1)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_mmd.sv:146)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_control' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_control.sv:2)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:5)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:40)
[EFX-0012 VERI-INFO] compiling module 'arp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[47][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\arp_tx.sv:47)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_mmd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "arp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 152 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 416 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 148 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 781, ed: 2510, lv: 6, pw: 1855.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 409 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_1' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port PLL_RCLK_1_90 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port INTB_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXD_1[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXDV_1 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port RXER_1 is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 23 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	198
[EFX-0000 INFO] EFX_LUT4        : 	655
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:43:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0010 VERI-ERROR] instantiating unknown module 'udp_i2c_cnt' (VERI-1063) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:166)
[EFX-0012 VERI-INFO] module 'udp_top' remains a black box due to errors in its contents (VERI-1073) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'udp_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 20:44:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:1)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 196 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 965, ed: 3099, lv: 8, pw: 2095.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	269
[EFX-0000 INFO] EFX_LUT4        : 	972
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	503
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 21:14:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:1)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 196 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 965, ed: 3099, lv: 8, pw: 2095.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	269
[EFX-0000 INFO] EFX_LUT4        : 	972
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	503
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 22:30:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:1)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 196 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 965, ed: 3099, lv: 8, pw: 2095.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	269
[EFX-0000 INFO] EFX_LUT4        : 	972
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	503
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:22:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:1)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:274)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 353 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 226 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 758, ed: 2450, lv: 8, pw: 1707.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 348 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	179
[EFX-0000 INFO] EFX_LUT4        : 	758
[EFX-0000 INFO] EFX_DSP24       : 	1
[EFX-0000 INFO] EFX_FF          : 	491
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 16, 2024 23:51:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:1)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:266)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:267)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:272)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:273)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:275)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.sv:276)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:1)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:1)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:37)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 5s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 353 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3173 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 880, ed: 2887, lv: 15, pw: 1970.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 346 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	222
[EFX-0000 INFO] EFX_LUT4        : 	884
[EFX-0000 INFO] EFX_DSP24       : 	3
[EFX-0000 INFO] EFX_FF          : 	490
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:36:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:3)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:169)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:170)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:172)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:173)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:3)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:3)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 6s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 117 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 326 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3190 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 968, ed: 3119, lv: 19, pw: 2129.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 319 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	231
[EFX-0000 INFO] EFX_LUT4        : 	975
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	465
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 22, 2024 23:59:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:3)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:169)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:170)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:172)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:173)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:3)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:3)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 117 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 326 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3190 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 968, ed: 3119, lv: 19, pw: 2129.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 319 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	231
[EFX-0000 INFO] EFX_LUT4        : 	975
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	465
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 12:00:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:3)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:169)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:170)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:172)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:173)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:3)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:3)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 5s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 338 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3175 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 986, ed: 3180, lv: 19, pw: 2184.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 333 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	243
[EFX-0000 INFO] EFX_LUT4        : 	991
[EFX-0000 INFO] EFX_DSP48       : 	3
[EFX-0000 INFO] EFX_FF          : 	482
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 14:59:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:3)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:167)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:3)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:3)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:44)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 334 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 240 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 672, ed: 2131, lv: 9, pw: 1582.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 327 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	173
[EFX-0000 INFO] EFX_LUT4        : 	673
[EFX-0000 INFO] EFX_FF          : 	466
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 23, 2024 17:46:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:3)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:3)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:167)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:3)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:3)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:43)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LED[7]' wire 'LED[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'LED[6]' wire 'LED[6]' is not driven.
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 241 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 818, ed: 2596, lv: 13, pw: 1810.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	188
[EFX-0000 INFO] EFX_LUT4        : 	833
[EFX-0000 INFO] EFX_FF          : 	518
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 30, 2024 23:43:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:9)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:9)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:9)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:49)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 266 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 805, ed: 2566, lv: 11, pw: 1812.67
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	806
[EFX-0000 INFO] EFX_FF          : 	504
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 15:39:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:9)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:9)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:9)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:49)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 277 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 827, ed: 2630, lv: 11, pw: 1822.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	835
[EFX-0000 INFO] EFX_FF          : 	520
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 17:40:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:9)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:9)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:9)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:48)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 277 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 827, ed: 2630, lv: 11, pw: 1822.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	835
[EFX-0000 INFO] EFX_FF          : 	520
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jul 06, 2024 18:59:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:345)
[EFX-0011 VERI-WARNING] parameter 'START_GEN0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:346)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:347)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT0_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:348)
[EFX-0011 VERI-WARNING] parameter 'START_GEN1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:349)
[EFX-0011 VERI-WARNING] parameter 'WRITE_CMDBYTE1_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:350)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:351)
[EFX-0011 VERI-WARNING] parameter 'WRITE_DAT2_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:352)
[EFX-0011 VERI-WARNING] parameter 'STOP_GEN_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:353)
[EFX-0011 VERI-WARNING] parameter 'DONE_ST' becomes localparam in 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:354)
[EFX-0011 VERI-WARNING] parameter 'CLOCK_PERIOD_NS' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:993)
[EFX-0011 VERI-WARNING] parameter 'T_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:996)
[EFX-0011 VERI-WARNING] parameter 'T_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1000)
[EFX-0011 VERI-WARNING] parameter 'T_HD_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1004)
[EFX-0011 VERI-WARNING] parameter 'T_SU_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1008)
[EFX-0011 VERI-WARNING] parameter 'T_HD_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1012)
[EFX-0011 VERI-WARNING] parameter 'T_SU_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1015)
[EFX-0011 VERI-WARNING] parameter 'T_BUF' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1019)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1025)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_START' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1026)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1027)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1028)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_LOW' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1029)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH_EDGE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1030)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_HIGH' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1031)
[EFX-0011 VERI-WARNING] parameter 'ST_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1032)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1034)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_HOLD_SDA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1035)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_WAIT_uC' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1036)
[EFX-0011 VERI-WARNING] parameter 'ST_SLV_SCL_STOP_WAIT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1037)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_IDLE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1040)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1041)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_HEADER' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1042)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_RCV_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1043)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_ACK_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1044)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_XMIT_DATA' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1045)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_WAIT_ACK' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1046)
[EFX-0011 VERI-WARNING] parameter 'ST_I2C_STOP' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1047)
[EFX-0011 VERI-WARNING] parameter 'BYTE_CNT' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1050)
[EFX-0011 VERI-WARNING] parameter 'XFER_DONE' becomes localparam in 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1051)
[EFX-0011 VERI-WARNING] parameter 'IDLE_WRST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2190)
[EFX-0011 VERI-WARNING] parameter 'GEN_WR_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2191)
[EFX-0011 VERI-WARNING] parameter 'GEN_TX_DONE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2192)
[EFX-0011 VERI-WARNING] parameter 'IDLE_RDST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2194)
[EFX-0011 VERI-WARNING] parameter 'READ_CMDBYTE_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2195)
[EFX-0011 VERI-WARNING] parameter 'RESTART_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2196)
[EFX-0011 VERI-WARNING] parameter 'WAIT_4_READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2197)
[EFX-0011 VERI-WARNING] parameter 'READ_ST' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2198)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_STROBE' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2199)
[EFX-0011 VERI-WARNING] parameter 'GEN_RD_VALID' becomes localparam in 'i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f' with formal parameter declaration list (VERI-1199) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2200)
[EFX-0012 VERI-INFO] compiling module 'udp_top' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_top.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_state' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_state.v:9)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c_cnt' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:9)
[EFX-0011 VERI-WARNING] port 'slv_scl_in' is not connected on this instance (VERI-2435) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0011 VERI-WARNING] port 'slv_scl_out' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:103)
[EFX-0012 VERI-INFO] compiling module 'udp_i2c' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:49)
[EFX-0012 VERI-INFO] compiling module 'i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:128)
[EFX-0012 VERI-INFO] compiling module 'i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:306)
[EFX-0012 VERI-INFO] compiling module 'pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:2624)
[EFX-0012 VERI-INFO] compiling module 'i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:950)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1403)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1574)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1697)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:780)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:785)
[EFX-0011 VERI-WARNING] input port 'slv_scl_in' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 8 (VERI-1209) (C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v:175)
[EFX-0012 VERI-INFO] compiling module 'udp_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:9)
[EFX-0012 VERI-INFO] compiling module 'udp_crc' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_crc.v:9)
[EFX-0011 VERI-WARNING] net 'w_pkt[65][7]' does not have a driver (VDB-1002) (C:\FPGA\EFINIX\UDP\RTL\udp_tx.sv:48)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:107)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_fifo' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:388)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:680)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:998)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1274)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:1275)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:299)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:128)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)' (VERI-1018) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:211)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'wr_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:102)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:105)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:88)
[EFX-0012 VERI-INFO] compiling module 'udp_gmii_tx' (VERI-1018) (C:\FPGA\EFINIX\UDP\RTL\udp_gmii_tx.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : restart. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:962)
[EFX-0200 WARNING] Removing redundant signal : MADR[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:964)
[EFX-0200 WARNING] Removing redundant signal : sdaInS0. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:1130)
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] Removing redundant signal : slv_sda_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:204)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:205)
[EFX-0200 WARNING] Removing redundant signal : slv_sda_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:206)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_out. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:208)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_oe. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:209)
[EFX-0200 WARNING] Removing redundant signal : slv_scl_in. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:210)
[EFX-0200 WARNING] Removing redundant signal : slv_read. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:213)
[EFX-0200 WARNING] Removing redundant signal : slv_write. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:214)
[EFX-0200 WARNING] Removing redundant signal : slv_din[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[6]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[5]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[4]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[3]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[2]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[1]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_din[0]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:215)
[EFX-0200 WARNING] Removing redundant signal : slv_data_out[7]. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_scl_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_sda_in'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[7]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[6]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[5]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[4]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[3]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[2]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[1]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_i2c_controller.slv_din[0]'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v:80)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "udp_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_state" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_i2c_cnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_crc" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_tx" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_b4a0446cb7684fc0844a0dd181407e9b(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_b4a0446cb7684fc0844a0dd181407e9b(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_b4a0446cb7684fc0844a0dd181407e9b(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=61,PROG_FULL_NEGATE=61,PROG_EMPTY_NEGATE=2,OUTPUT_REG=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_b4a0446cb7684fc0844a0dd181407e9b_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_gmii_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "udp_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 367 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 277 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 827, ed: 2630, lv: 11, pw: 1822.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'I2C_CLK' with 360 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0' with 89 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL_RCLK_0_90' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'RCLK_0' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	835
[EFX-0000 INFO] EFX_FF          : 	520
[EFX-0000 INFO] EFX_SRL8        : 	14
[EFX-0000 INFO] EFX_RAM10       : 	1
[EFX-0000 INFO] =============================== 
