
Robot-Chat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008060  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  080081a0  080081a0  000091a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080083dc  080083dc  000093dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080083e4  080083e4  000093e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080083e8  080083e8  000093e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  20000008  080083ec  0000a008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000011b4  20000074  08008458  0000a074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001228  08008458  0000a228  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021581  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004ae3  00000000  00000000  0002b625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000022c8  00000000  00000000  00030108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001ad1  00000000  00000000  000323d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00026c16  00000000  00000000  00033ea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00023742  00000000  00000000  0005aab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ef90f  00000000  00000000  0007e1f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0016db08  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009a24  00000000  00000000  0016db4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000097  00000000  00000000  00177570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000074 	.word	0x20000074
 800015c:	00000000 	.word	0x00000000
 8000160:	08008188 	.word	0x08008188

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000078 	.word	0x20000078
 800017c:	08008188 	.word	0x08008188

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800054c:	b5b0      	push	{r4, r5, r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000552:	4b09      	ldr	r3, [pc, #36]	@ (8000578 <MX_FREERTOS_Init+0x2c>)
 8000554:	1d3c      	adds	r4, r7, #4
 8000556:	461d      	mov	r5, r3
 8000558:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800055a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800055c:	682b      	ldr	r3, [r5, #0]
 800055e:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2100      	movs	r1, #0
 8000564:	4618      	mov	r0, r3
 8000566:	f005 fc78 	bl	8005e5a <osThreadCreate>
 800056a:	4603      	mov	r3, r0
 800056c:	4a03      	ldr	r2, [pc, #12]	@ (800057c <MX_FREERTOS_Init+0x30>)
 800056e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000570:	bf00      	nop
 8000572:	3718      	adds	r7, #24
 8000574:	46bd      	mov	sp, r7
 8000576:	bdb0      	pop	{r4, r5, r7, pc}
 8000578:	080081ac 	.word	0x080081ac
 800057c:	20000090 	.word	0x20000090

08000580 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000588:	2001      	movs	r0, #1
 800058a:	f005 fc8d 	bl	8005ea8 <osDelay>
 800058e:	e7fb      	b.n	8000588 <StartDefaultTask+0x8>

08000590 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000598:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800059c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800059e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4313      	orrs	r3, r2
 80005a6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4013      	ands	r3, r2
 80005b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005b4:	68fb      	ldr	r3, [r7, #12]
}
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
	...

080005c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]
 80005d6:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d8:	2002      	movs	r0, #2
 80005da:	f7ff ffd9 	bl	8000590 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005de:	2001      	movs	r0, #1
 80005e0:	f7ff ffd6 	bl	8000590 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005e4:	2301      	movs	r3, #1
 80005e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80005ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	4619      	mov	r1, r3
 80005f6:	4807      	ldr	r0, [pc, #28]	@ (8000614 <MX_GPIO_Init+0x50>)
 80005f8:	f001 f9ba 	bl	8001970 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2105      	movs	r1, #5
 8000600:	2006      	movs	r0, #6
 8000602:	f001 f98d 	bl	8001920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000606:	2006      	movs	r0, #6
 8000608:	f001 f9a4 	bl	8001954 <HAL_NVIC_EnableIRQ>

}
 800060c:	bf00      	nop
 800060e:	3718      	adds	r7, #24
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	48000400 	.word	0x48000400

08000618 <LL_AHB2_GRP1_EnableClock>:
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000620:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000624:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000626:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4313      	orrs	r3, r2
 800062e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000634:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4013      	ands	r3, r2
 800063a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800063c:	68fb      	ldr	r3, [r7, #12]
}
 800063e:	bf00      	nop
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800064a:	b480      	push	{r7}
 800064c:	b085      	sub	sp, #20
 800064e:	af00      	add	r7, sp, #0
 8000650:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000652:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000656:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000658:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	4313      	orrs	r3, r2
 8000660:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000662:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000666:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4013      	ands	r3, r2
 800066c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800066e:	68fb      	ldr	r3, [r7, #12]
}
 8000670:	bf00      	nop
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000680:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <MX_I2C1_Init+0x74>)
 8000682:	4a1c      	ldr	r2, [pc, #112]	@ (80006f4 <MX_I2C1_Init+0x78>)
 8000684:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8000686:	4b1a      	ldr	r3, [pc, #104]	@ (80006f0 <MX_I2C1_Init+0x74>)
 8000688:	4a1b      	ldr	r2, [pc, #108]	@ (80006f8 <MX_I2C1_Init+0x7c>)
 800068a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800068c:	4b18      	ldr	r3, [pc, #96]	@ (80006f0 <MX_I2C1_Init+0x74>)
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000692:	4b17      	ldr	r3, [pc, #92]	@ (80006f0 <MX_I2C1_Init+0x74>)
 8000694:	2201      	movs	r2, #1
 8000696:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000698:	4b15      	ldr	r3, [pc, #84]	@ (80006f0 <MX_I2C1_Init+0x74>)
 800069a:	2200      	movs	r2, #0
 800069c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800069e:	4b14      	ldr	r3, [pc, #80]	@ (80006f0 <MX_I2C1_Init+0x74>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006a4:	4b12      	ldr	r3, [pc, #72]	@ (80006f0 <MX_I2C1_Init+0x74>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006aa:	4b11      	ldr	r3, [pc, #68]	@ (80006f0 <MX_I2C1_Init+0x74>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006b0:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <MX_I2C1_Init+0x74>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006b6:	480e      	ldr	r0, [pc, #56]	@ (80006f0 <MX_I2C1_Init+0x74>)
 80006b8:	f001 faed 	bl	8001c96 <HAL_I2C_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006c2:	f000 faad 	bl	8000c20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006c6:	2100      	movs	r1, #0
 80006c8:	4809      	ldr	r0, [pc, #36]	@ (80006f0 <MX_I2C1_Init+0x74>)
 80006ca:	f001 fb7f 	bl	8001dcc <HAL_I2CEx_ConfigAnalogFilter>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006d4:	f000 faa4 	bl	8000c20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006d8:	2100      	movs	r1, #0
 80006da:	4805      	ldr	r0, [pc, #20]	@ (80006f0 <MX_I2C1_Init+0x74>)
 80006dc:	f001 fbc1 	bl	8001e62 <HAL_I2CEx_ConfigDigitalFilter>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006e6:	f000 fa9b 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000094 	.word	0x20000094
 80006f4:	40005400 	.word	0x40005400
 80006f8:	10b17db5 	.word	0x10b17db5

080006fc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000700:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <MX_I2C3_Init+0x74>)
 8000702:	4a1c      	ldr	r2, [pc, #112]	@ (8000774 <MX_I2C3_Init+0x78>)
 8000704:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10B17DB5;
 8000706:	4b1a      	ldr	r3, [pc, #104]	@ (8000770 <MX_I2C3_Init+0x74>)
 8000708:	4a1b      	ldr	r2, [pc, #108]	@ (8000778 <MX_I2C3_Init+0x7c>)
 800070a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800070c:	4b18      	ldr	r3, [pc, #96]	@ (8000770 <MX_I2C3_Init+0x74>)
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000712:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <MX_I2C3_Init+0x74>)
 8000714:	2201      	movs	r2, #1
 8000716:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000718:	4b15      	ldr	r3, [pc, #84]	@ (8000770 <MX_I2C3_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800071e:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <MX_I2C3_Init+0x74>)
 8000720:	2200      	movs	r2, #0
 8000722:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000724:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <MX_I2C3_Init+0x74>)
 8000726:	2200      	movs	r2, #0
 8000728:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_I2C3_Init+0x74>)
 800072c:	2200      	movs	r2, #0
 800072e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <MX_I2C3_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000736:	480e      	ldr	r0, [pc, #56]	@ (8000770 <MX_I2C3_Init+0x74>)
 8000738:	f001 faad 	bl	8001c96 <HAL_I2C_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000742:	f000 fa6d 	bl	8000c20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000746:	2100      	movs	r1, #0
 8000748:	4809      	ldr	r0, [pc, #36]	@ (8000770 <MX_I2C3_Init+0x74>)
 800074a:	f001 fb3f 	bl	8001dcc <HAL_I2CEx_ConfigAnalogFilter>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000754:	f000 fa64 	bl	8000c20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000758:	2100      	movs	r1, #0
 800075a:	4805      	ldr	r0, [pc, #20]	@ (8000770 <MX_I2C3_Init+0x74>)
 800075c:	f001 fb81 	bl	8001e62 <HAL_I2CEx_ConfigDigitalFilter>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000766:	f000 fa5b 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	200000e8 	.word	0x200000e8
 8000774:	40005c00 	.word	0x40005c00
 8000778:	10b17db5 	.word	0x10b17db5

0800077c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b09c      	sub	sp, #112	@ 0x70
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000794:	f107 030c 	add.w	r3, r7, #12
 8000798:	2250      	movs	r2, #80	@ 0x50
 800079a:	2100      	movs	r1, #0
 800079c:	4618      	mov	r0, r3
 800079e:	f006 ff13 	bl	80075c8 <memset>
  if(i2cHandle->Instance==I2C1)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a37      	ldr	r2, [pc, #220]	@ (8000884 <HAL_I2C_MspInit+0x108>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d127      	bne.n	80007fc <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80007ac:	2304      	movs	r3, #4
 80007ae:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80007b0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80007b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	4618      	mov	r0, r3
 80007bc:	f002 ffc3 	bl	8003746 <HAL_RCCEx_PeriphCLKConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80007c6:	f000 fa2b 	bl	8000c20 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ca:	2002      	movs	r0, #2
 80007cc:	f7ff ff24 	bl	8000618 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007d6:	2312      	movs	r3, #18
 80007d8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	2300      	movs	r3, #0
 80007dc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007de:	2300      	movs	r3, #0
 80007e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007e2:	2304      	movs	r3, #4
 80007e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80007ea:	4619      	mov	r1, r3
 80007ec:	4826      	ldr	r0, [pc, #152]	@ (8000888 <HAL_I2C_MspInit+0x10c>)
 80007ee:	f001 f8bf 	bl	8001970 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007f2:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80007f6:	f7ff ff28 	bl	800064a <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80007fa:	e03e      	b.n	800087a <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a22      	ldr	r2, [pc, #136]	@ (800088c <HAL_I2C_MspInit+0x110>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d139      	bne.n	800087a <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8000806:	2308      	movs	r3, #8
 8000808:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800080a:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800080e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	4618      	mov	r0, r3
 8000816:	f002 ff96 	bl	8003746 <HAL_RCCEx_PeriphCLKConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8000820:	f000 f9fe 	bl	8000c20 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000824:	2001      	movs	r0, #1
 8000826:	f7ff fef7 	bl	8000618 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	2002      	movs	r0, #2
 800082c:	f7ff fef4 	bl	8000618 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000830:	2380      	movs	r3, #128	@ 0x80
 8000832:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000834:	2312      	movs	r3, #18
 8000836:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083c:	2300      	movs	r3, #0
 800083e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000840:	2304      	movs	r3, #4
 8000842:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000844:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000848:	4619      	mov	r1, r3
 800084a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800084e:	f001 f88f 	bl	8001970 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000852:	2310      	movs	r3, #16
 8000854:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000856:	2312      	movs	r3, #18
 8000858:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2300      	movs	r3, #0
 8000860:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000862:	2304      	movs	r3, #4
 8000864:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000866:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800086a:	4619      	mov	r1, r3
 800086c:	4806      	ldr	r0, [pc, #24]	@ (8000888 <HAL_I2C_MspInit+0x10c>)
 800086e:	f001 f87f 	bl	8001970 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000872:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8000876:	f7ff fee8 	bl	800064a <LL_APB1_GRP1_EnableClock>
}
 800087a:	bf00      	nop
 800087c:	3770      	adds	r7, #112	@ 0x70
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40005400 	.word	0x40005400
 8000888:	48000400 	.word	0x48000400
 800088c:	40005c00 	.word	0x40005c00

08000890 <LL_AHB2_GRP1_EnableClock>:
{
 8000890:	b480      	push	{r7}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000898:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800089c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800089e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4013      	ands	r3, r2
 80008b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008b4:	68fb      	ldr	r3, [r7, #12]
}
 80008b6:	bf00      	nop
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr

080008c2 <LL_APB1_GRP1_EnableClock>:
{
 80008c2:	b480      	push	{r7}
 80008c4:	b085      	sub	sp, #20
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80008ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80008da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008de:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4013      	ands	r3, r2
 80008e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008e6:	68fb      	ldr	r3, [r7, #12]
}
 80008e8:	bf00      	nop
 80008ea:	3714      	adds	r7, #20
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80008f8:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 80008fa:	4a17      	ldr	r2, [pc, #92]	@ (8000958 <MX_LPTIM1_Init+0x64>)
 80008fc:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80008fe:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000900:	2200      	movs	r2, #0
 8000902:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8000904:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800090a:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 800090c:	2200      	movs	r2, #0
 800090e:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8000910:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000912:	2200      	movs	r2, #0
 8000914:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000916:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000918:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800091c:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8000924:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 800092c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000930:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8000932:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000934:	2200      	movs	r2, #0
 8000936:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 800093a:	2200      	movs	r2, #0
 800093c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_LPTIM1_Init+0x60>)
 8000940:	f001 fadc 	bl	8001efc <HAL_LPTIM_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 800094a:	f000 f969 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	2000013c 	.word	0x2000013c
 8000958:	40007c00 	.word	0x40007c00

0800095c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b09c      	sub	sp, #112	@ 0x70
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2250      	movs	r2, #80	@ 0x50
 800097a:	2100      	movs	r1, #0
 800097c:	4618      	mov	r0, r3
 800097e:	f006 fe23 	bl	80075c8 <memset>
  if(lptimHandle->Instance==LPTIM1)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a16      	ldr	r2, [pc, #88]	@ (80009e0 <HAL_LPTIM_MspInit+0x84>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d125      	bne.n	80009d8 <HAL_LPTIM_MspInit+0x7c>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800098c:	2310      	movs	r3, #16
 800098e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 8000990:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8000994:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000996:	f107 030c 	add.w	r3, r7, #12
 800099a:	4618      	mov	r0, r3
 800099c:	f002 fed3 	bl	8003746 <HAL_RCCEx_PeriphCLKConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80009a6:	f000 f93b 	bl	8000c20 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80009aa:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80009ae:	f7ff ff88 	bl	80008c2 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	2002      	movs	r0, #2
 80009b4:	f7ff ff6c 	bl	8000890 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB5     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80009b8:	23a0      	movs	r3, #160	@ 0xa0
 80009ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009bc:	2302      	movs	r3, #2
 80009be:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c4:	2300      	movs	r3, #0
 80009c6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80009c8:	2301      	movs	r3, #1
 80009ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009cc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009d0:	4619      	mov	r1, r3
 80009d2:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <HAL_LPTIM_MspInit+0x88>)
 80009d4:	f000 ffcc 	bl	8001970 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80009d8:	bf00      	nop
 80009da:	3770      	adds	r7, #112	@ 0x70
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40007c00 	.word	0x40007c00
 80009e4:	48000400 	.word	0x48000400

080009e8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80009f0:	1d39      	adds	r1, r7, #4
 80009f2:	f04f 33ff 	mov.w	r3, #4294967295
 80009f6:	2201      	movs	r2, #1
 80009f8:	4803      	ldr	r0, [pc, #12]	@ (8000a08 <__io_putchar+0x20>)
 80009fa:	f004 fc37 	bl	800526c <HAL_UART_Transmit>
	return ch;
 80009fe:	687b      	ldr	r3, [r7, #4]
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	2000025c 	.word	0x2000025c

08000a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a12:	f000 fe5d 	bl	80016d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a16:	f000 f871 	bl	8000afc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000a1a:	f000 f8d1 	bl	8000bc0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a1e:	f7ff fdd1 	bl	80005c4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000a22:	f000 fb1d 	bl	8001060 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000a26:	f000 fbf3 	bl	8001210 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000a2a:	f7ff fe27 	bl	800067c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000a2e:	f7ff fe65 	bl	80006fc <MX_I2C3_Init>
  MX_LPTIM1_Init();
 8000a32:	f7ff ff5f 	bl	80008f4 <MX_LPTIM1_Init>
  MX_LPUART1_UART_Init();
 8000a36:	f000 fd07 	bl	8001448 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8000a3a:	f000 fd51 	bl	80014e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	printf("\r\n================== TEST CONTROL MOTORs  ===============\r\n");
 8000a3e:	4829      	ldr	r0, [pc, #164]	@ (8000ae4 <main+0xd8>)
 8000a40:	f006 fce2 	bl	8007408 <puts>
	//	const char *msg = "Robot Motor Test Ready\r\n";
	//	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
	//	uint8_t c;
	//	uint32_t last_update = HAL_GetTick();

	printf("=== PWM Test Ready ===\r\n");
 8000a44:	4828      	ldr	r0, [pc, #160]	@ (8000ae8 <main+0xdc>)
 8000a46:	f006 fcdf 	bl	8007408 <puts>

	/* Start PWM channels */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4827      	ldr	r0, [pc, #156]	@ (8000aec <main+0xe0>)
 8000a4e:	f003 fa09 	bl	8003e64 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000a52:	2104      	movs	r1, #4
 8000a54:	4825      	ldr	r0, [pc, #148]	@ (8000aec <main+0xe0>)
 8000a56:	f003 fa05 	bl	8003e64 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000a5a:	2108      	movs	r1, #8
 8000a5c:	4823      	ldr	r0, [pc, #140]	@ (8000aec <main+0xe0>)
 8000a5e:	f003 fa01 	bl	8003e64 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000a62:	210c      	movs	r1, #12
 8000a64:	4821      	ldr	r0, [pc, #132]	@ (8000aec <main+0xe0>)
 8000a66:	f003 f9fd 	bl	8003e64 <HAL_TIM_PWM_Start>

	/* Force everything OFF at startup */
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000a6a:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <main+0xe0>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	2200      	movs	r2, #0
 8000a70:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000a72:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <main+0xe0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2200      	movs	r2, #0
 8000a78:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aec <main+0xe0>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2200      	movs	r2, #0
 8000a80:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000a82:	4b1a      	ldr	r3, [pc, #104]	@ (8000aec <main+0xe0>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	2200      	movs	r2, #0
 8000a88:	641a      	str	r2, [r3, #64]	@ 0x40

	printf("PWM ZERO  connect oscilloscope now.\r\n");
 8000a8a:	4819      	ldr	r0, [pc, #100]	@ (8000af0 <main+0xe4>)
 8000a8c:	f006 fcbc 	bl	8007408 <puts>
	HAL_Delay(2000);
 8000a90:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a94:	f000 fe68 	bl	8001768 <HAL_Delay>

	/* Test 1 : M1 FWD -> CH1 = 20 % */
	uint32_t arr = htim1.Init.Period;
 8000a98:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <main+0xe0>)
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	607b      	str	r3, [r7, #4]
	arr *=  .8f;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	ee07 3a90 	vmov	s15, r3
 8000aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000aa8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000af4 <main+0xe8>
 8000aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ab4:	ee17 3a90 	vmov	r3, s15
 8000ab8:	607b      	str	r3, [r7, #4]
//	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
//	printf("STANDBY\r\n");
//	HAL_Delay(2000);
//
//	/* Test 3 : M1 REV -> CH2 = 20 % */
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, arr);
 8000aba:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <main+0xe0>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <main+0xe0>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	635a      	str	r2, [r3, #52]	@ 0x34

	printf("M1 REV 20%% on CH2\r\n");
 8000aca:	480b      	ldr	r0, [pc, #44]	@ (8000af8 <main+0xec>)
 8000acc:	f006 fc34 	bl	8007338 <iprintf>
	HAL_Delay(5000);
 8000ad0:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000ad4:	f000 fe48 	bl	8001768 <HAL_Delay>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000ad8:	f7ff fd38 	bl	800054c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000adc:	f005 f9b6 	bl	8005e4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <main+0xd4>
 8000ae4:	08008218 	.word	0x08008218
 8000ae8:	08008254 	.word	0x08008254
 8000aec:	200001c4 	.word	0x200001c4
 8000af0:	0800826c 	.word	0x0800826c
 8000af4:	3f4ccccd 	.word	0x3f4ccccd
 8000af8:	08008294 	.word	0x08008294

08000afc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b09a      	sub	sp, #104	@ 0x68
 8000b00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b02:	f107 0320 	add.w	r3, r7, #32
 8000b06:	2248      	movs	r2, #72	@ 0x48
 8000b08:	2100      	movs	r1, #0
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f006 fd5c 	bl	80075c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]
 8000b18:	609a      	str	r2, [r3, #8]
 8000b1a:	60da      	str	r2, [r3, #12]
 8000b1c:	611a      	str	r2, [r3, #16]
 8000b1e:	615a      	str	r2, [r3, #20]
 8000b20:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b22:	4b26      	ldr	r3, [pc, #152]	@ (8000bbc <SystemClock_Config+0xc0>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b2a:	4a24      	ldr	r2, [pc, #144]	@ (8000bbc <SystemClock_Config+0xc0>)
 8000b2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <SystemClock_Config+0xc0>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b48:	2340      	movs	r3, #64	@ 0x40
 8000b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b50:	2302      	movs	r3, #2
 8000b52:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000b54:	2310      	movs	r3, #16
 8000b56:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000b58:	2310      	movs	r3, #16
 8000b5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b60:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b62:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000b66:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000b6c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6e:	f107 0320 	add.w	r3, r7, #32
 8000b72:	4618      	mov	r0, r3
 8000b74:	f001 fe04 	bl	8002780 <HAL_RCC_OscConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000b7e:	f000 f84f 	bl	8000c20 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000b82:	236f      	movs	r3, #111	@ 0x6f
 8000b84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b86:	2303      	movs	r3, #3
 8000b88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8000b96:	2380      	movs	r3, #128	@ 0x80
 8000b98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	2103      	movs	r1, #3
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f002 f960 	bl	8002e68 <HAL_RCC_ClockConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000bae:	f000 f837 	bl	8000c20 <Error_Handler>
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	3768      	adds	r7, #104	@ 0x68
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	58000400 	.word	0x58000400

08000bc0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b094      	sub	sp, #80	@ 0x50
 8000bc4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bc6:	463b      	mov	r3, r7
 8000bc8:	2250      	movs	r2, #80	@ 0x50
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f006 fcfb 	bl	80075c8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000bd2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bd6:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8000bdc:	2310      	movs	r3, #16
 8000bde:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000be0:	463b      	mov	r3, r7
 8000be2:	4618      	mov	r0, r3
 8000be4:	f002 fdaf 	bl	8003746 <HAL_RCCEx_PeriphCLKConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000bee:	f000 f817 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8000bf2:	bf00      	nop
 8000bf4:	3750      	adds	r7, #80	@ 0x50
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a04      	ldr	r2, [pc, #16]	@ (8000c1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d101      	bne.n	8000c12 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c0e:	f000 fd7f 	bl	8001710 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40014400 	.word	0x40014400

08000c20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c24:	b672      	cpsid	i
}
 8000c26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <Error_Handler+0x8>

08000c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c30:	2200      	movs	r2, #0
 8000c32:	210f      	movs	r1, #15
 8000c34:	f06f 0001 	mvn.w	r0, #1
 8000c38:	f000 fe72 	bl	8001920 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c5c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c64:	68fb      	ldr	r3, [r7, #12]
}
 8000c66:	bf00      	nop
 8000c68:	3714      	adds	r7, #20
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
	...

08000c74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08e      	sub	sp, #56	@ 0x38
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	6879      	ldr	r1, [r7, #4]
 8000c8e:	2019      	movs	r0, #25
 8000c90:	f000 fe46 	bl	8001920 <HAL_NVIC_SetPriority>
  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000c94:	2019      	movs	r0, #25
 8000c96:	f000 fe5d 	bl	8001954 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8000c9a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000c9e:	f7ff ffcf 	bl	8000c40 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ca2:	f107 020c 	add.w	r2, r7, #12
 8000ca6:	f107 0310 	add.w	r3, r7, #16
 8000caa:	4611      	mov	r1, r2
 8000cac:	4618      	mov	r0, r3
 8000cae:	f002 fac7 	bl	8003240 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000cb2:	f002 faaf 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 8000cb6:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cba:	4a21      	ldr	r2, [pc, #132]	@ (8000d40 <HAL_InitTick+0xcc>)
 8000cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc0:	0c9b      	lsrs	r3, r3, #18
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8000cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8000d44 <HAL_InitTick+0xd0>)
 8000cc8:	4a1f      	ldr	r2, [pc, #124]	@ (8000d48 <HAL_InitTick+0xd4>)
 8000cca:	601a      	str	r2, [r3, #0]
   * Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8000ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d44 <HAL_InitTick+0xd0>)
 8000cce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cd2:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8000cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d44 <HAL_InitTick+0xd0>)
 8000cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cd8:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8000cda:	4b1a      	ldr	r3, [pc, #104]	@ (8000d44 <HAL_InitTick+0xd0>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce0:	4b18      	ldr	r3, [pc, #96]	@ (8000d44 <HAL_InitTick+0xd0>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim16);
 8000ce6:	4817      	ldr	r0, [pc, #92]	@ (8000d44 <HAL_InitTick+0xd0>)
 8000ce8:	f002 ffb4 	bl	8003c54 <HAL_TIM_Base_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8000cf2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d11b      	bne.n	8000d32 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8000cfa:	4812      	ldr	r0, [pc, #72]	@ (8000d44 <HAL_InitTick+0xd0>)
 8000cfc:	f003 f802 	bl	8003d04 <HAL_TIM_Base_Start_IT>
 8000d00:	4603      	mov	r3, r0
 8000d02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8000d06:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d111      	bne.n	8000d32 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000d0e:	2019      	movs	r0, #25
 8000d10:	f000 fe20 	bl	8001954 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b0f      	cmp	r3, #15
 8000d18:	d808      	bhi.n	8000d2c <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	6879      	ldr	r1, [r7, #4]
 8000d1e:	2019      	movs	r0, #25
 8000d20:	f000 fdfe 	bl	8001920 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d24:	4a09      	ldr	r2, [pc, #36]	@ (8000d4c <HAL_InitTick+0xd8>)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e002      	b.n	8000d32 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8000d32:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3738      	adds	r7, #56	@ 0x38
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	431bde83 	.word	0x431bde83
 8000d44:	20000174 	.word	0x20000174
 8000d48:	40014400 	.word	0x40014400
 8000d4c:	2000000c 	.word	0x2000000c

08000d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <NMI_Handler+0x4>

08000d58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <HardFault_Handler+0x4>

08000d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <MemManage_Handler+0x4>

08000d68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <BusFault_Handler+0x4>

08000d70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <UsageFault_Handler+0x4>

08000d78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr

08000d86 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	f000 ff60 	bl	8001c50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  if (htim1.Instance != NULL)
 8000d98:	4b07      	ldr	r3, [pc, #28]	@ (8000db8 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d002      	beq.n	8000da6 <TIM1_UP_TIM16_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8000da0:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8000da2:	f003 f9df 	bl	8004164 <HAL_TIM_IRQHandler>
  }
  if (htim16.Instance != NULL)
 8000da6:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <TIM1_UP_TIM16_IRQHandler+0x28>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <TIM1_UP_TIM16_IRQHandler+0x20>
  {
    HAL_TIM_IRQHandler(&htim16);
 8000dae:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <TIM1_UP_TIM16_IRQHandler+0x28>)
 8000db0:	f003 f9d8 	bl	8004164 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200001c4 	.word	0x200001c4
 8000dbc:	20000174 	.word	0x20000174

08000dc0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  if (htim1.Instance != NULL)
 8000dc4:	4b04      	ldr	r3, [pc, #16]	@ (8000dd8 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d002      	beq.n	8000dd2 <TIM1_TRG_COM_TIM17_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8000dcc:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8000dce:	f003 f9c9 	bl	8004164 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	200001c4 	.word	0x200001c4

08000ddc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de8:	2300      	movs	r3, #0
 8000dea:	617b      	str	r3, [r7, #20]
 8000dec:	e00a      	b.n	8000e04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dee:	f3af 8000 	nop.w
 8000df2:	4601      	mov	r1, r0
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	1c5a      	adds	r2, r3, #1
 8000df8:	60ba      	str	r2, [r7, #8]
 8000dfa:	b2ca      	uxtb	r2, r1
 8000dfc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	3301      	adds	r3, #1
 8000e02:	617b      	str	r3, [r7, #20]
 8000e04:	697a      	ldr	r2, [r7, #20]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	dbf0      	blt.n	8000dee <_read+0x12>
  }

  return len;
 8000e0c:	687b      	ldr	r3, [r7, #4]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3718      	adds	r7, #24
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b086      	sub	sp, #24
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	60f8      	str	r0, [r7, #12]
 8000e1e:	60b9      	str	r1, [r7, #8]
 8000e20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
 8000e26:	e009      	b.n	8000e3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	1c5a      	adds	r2, r3, #1
 8000e2c:	60ba      	str	r2, [r7, #8]
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff fdd9 	bl	80009e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	697a      	ldr	r2, [r7, #20]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	dbf1      	blt.n	8000e28 <_write+0x12>
  }
  return len;
 8000e44:	687b      	ldr	r3, [r7, #4]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3718      	adds	r7, #24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <_close>:

int _close(int file)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	b083      	sub	sp, #12
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
 8000e6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e76:	605a      	str	r2, [r3, #4]
  return 0;
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <_isatty>:

int _isatty(int file)
{
 8000e86:	b480      	push	{r7}
 8000e88:	b083      	sub	sp, #12
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e8e:	2301      	movs	r3, #1
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3714      	adds	r7, #20
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
	...

08000eb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec0:	4a14      	ldr	r2, [pc, #80]	@ (8000f14 <_sbrk+0x5c>)
 8000ec2:	4b15      	ldr	r3, [pc, #84]	@ (8000f18 <_sbrk+0x60>)
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ecc:	4b13      	ldr	r3, [pc, #76]	@ (8000f1c <_sbrk+0x64>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed4:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <_sbrk+0x64>)
 8000ed6:	4a12      	ldr	r2, [pc, #72]	@ (8000f20 <_sbrk+0x68>)
 8000ed8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eda:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <_sbrk+0x64>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d207      	bcs.n	8000ef8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee8:	f006 fc1a 	bl	8007720 <__errno>
 8000eec:	4603      	mov	r3, r0
 8000eee:	220c      	movs	r2, #12
 8000ef0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef6:	e009      	b.n	8000f0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef8:	4b08      	ldr	r3, [pc, #32]	@ (8000f1c <_sbrk+0x64>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000efe:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <_sbrk+0x64>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	4a05      	ldr	r2, [pc, #20]	@ (8000f1c <_sbrk+0x64>)
 8000f08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20030000 	.word	0x20030000
 8000f18:	00000400 	.word	0x00000400
 8000f1c:	200001c0 	.word	0x200001c0
 8000f20:	20001228 	.word	0x20001228

08000f24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000f28:	4b24      	ldr	r3, [pc, #144]	@ (8000fbc <SystemInit+0x98>)
 8000f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f2e:	4a23      	ldr	r2, [pc, #140]	@ (8000fbc <SystemInit+0x98>)
 8000f30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000f48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f4c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000f50:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f5c:	4b18      	ldr	r3, [pc, #96]	@ (8000fc0 <SystemInit+0x9c>)
 8000f5e:	4013      	ands	r3, r2
 8000f60:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f6e:	f023 0305 	bic.w	r3, r3, #5
 8000f72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000f7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f82:	f023 0301 	bic.w	r3, r3, #1
 8000f86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f8e:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc4 <SystemInit+0xa0>)
 8000f90:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000f92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f96:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc4 <SystemInit+0xa0>)
 8000f98:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fa8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000faa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	e000ed00 	.word	0xe000ed00
 8000fc0:	faf6fefb 	.word	0xfaf6fefb
 8000fc4:	22041000 	.word	0x22041000

08000fc8 <LL_AHB2_GRP1_EnableClock>:
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fe4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fec:	68fb      	ldr	r3, [r7, #12]
}
 8000fee:	bf00      	nop
 8000ff0:	3714      	adds	r7, #20
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <LL_APB1_GRP1_EnableClock>:
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	b085      	sub	sp, #20
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001006:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001008:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4313      	orrs	r3, r2
 8001010:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001012:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001016:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4013      	ands	r3, r2
 800101c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800101e:	68fb      	ldr	r3, [r7, #12]
}
 8001020:	bf00      	nop
 8001022:	3714      	adds	r7, #20
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_APB2_GRP1_EnableClock>:
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001034:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001038:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800103a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4313      	orrs	r3, r2
 8001042:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001044:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001048:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4013      	ands	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001050:	68fb      	ldr	r3, [r7, #12]
}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b09c      	sub	sp, #112	@ 0x70
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001066:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001074:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001080:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
 8001090:	615a      	str	r2, [r3, #20]
 8001092:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	2234      	movs	r2, #52	@ 0x34
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f006 fa94 	bl	80075c8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010a0:	4b59      	ldr	r3, [pc, #356]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010a2:	4a5a      	ldr	r2, [pc, #360]	@ (800120c <MX_TIM1_Init+0x1ac>)
 80010a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80010a6:	4b58      	ldr	r3, [pc, #352]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ac:	4b56      	ldr	r3, [pc, #344]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3200-1;
 80010b2:	4b55      	ldr	r3, [pc, #340]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010b4:	f640 427f 	movw	r2, #3199	@ 0xc7f
 80010b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ba:	4b53      	ldr	r3, [pc, #332]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010c0:	4b51      	ldr	r3, [pc, #324]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c6:	4b50      	ldr	r3, [pc, #320]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010cc:	484e      	ldr	r0, [pc, #312]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010ce:	f002 fdc1 	bl	8003c54 <HAL_TIM_Base_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80010d8:	f7ff fda2 	bl	8000c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010e2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80010e6:	4619      	mov	r1, r3
 80010e8:	4847      	ldr	r0, [pc, #284]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010ea:	f003 fa57 	bl	800459c <HAL_TIM_ConfigClockSource>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80010f4:	f7ff fd94 	bl	8000c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010f8:	4843      	ldr	r0, [pc, #268]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80010fa:	f002 fe51 	bl	8003da0 <HAL_TIM_PWM_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001104:	f7ff fd8c 	bl	8000c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001108:	2300      	movs	r3, #0
 800110a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800110c:	2300      	movs	r3, #0
 800110e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001110:	2300      	movs	r3, #0
 8001112:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001114:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001118:	4619      	mov	r1, r3
 800111a:	483b      	ldr	r0, [pc, #236]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 800111c:	f003 feda 	bl	8004ed4 <HAL_TIMEx_MasterConfigSynchronization>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001126:	f7ff fd7b 	bl	8000c20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800112a:	2360      	movs	r3, #96	@ 0x60
 800112c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1600;
 800112e:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001132:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001134:	2300      	movs	r3, #0
 8001136:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001138:	2300      	movs	r3, #0
 800113a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001140:	2300      	movs	r3, #0
 8001142:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001144:	2300      	movs	r3, #0
 8001146:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001148:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800114c:	2200      	movs	r2, #0
 800114e:	4619      	mov	r1, r3
 8001150:	482d      	ldr	r0, [pc, #180]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 8001152:	f003 f90f 	bl	8004374 <HAL_TIM_PWM_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 800115c:	f7ff fd60 	bl	8000c20 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001164:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001168:	2204      	movs	r2, #4
 800116a:	4619      	mov	r1, r3
 800116c:	4826      	ldr	r0, [pc, #152]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 800116e:	f003 f901 	bl	8004374 <HAL_TIM_PWM_ConfigChannel>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8001178:	f7ff fd52 	bl	8000c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800117c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001180:	2208      	movs	r2, #8
 8001182:	4619      	mov	r1, r3
 8001184:	4820      	ldr	r0, [pc, #128]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 8001186:	f003 f8f5 	bl	8004374 <HAL_TIM_PWM_ConfigChannel>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001190:	f7ff fd46 	bl	8000c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001194:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001198:	220c      	movs	r2, #12
 800119a:	4619      	mov	r1, r3
 800119c:	481a      	ldr	r0, [pc, #104]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 800119e:	f003 f8e9 	bl	8004374 <HAL_TIM_PWM_ConfigChannel>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 80011a8:	f7ff fd3a 	bl	8000c20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011ce:	2300      	movs	r3, #0
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80011dc:	2300      	movs	r3, #0
 80011de:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	4619      	mov	r1, r3
 80011e8:	4807      	ldr	r0, [pc, #28]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80011ea:	f003 fed3 	bl	8004f94 <HAL_TIMEx_ConfigBreakDeadTime>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 80011f4:	f7ff fd14 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011f8:	4803      	ldr	r0, [pc, #12]	@ (8001208 <MX_TIM1_Init+0x1a8>)
 80011fa:	f000 f8ad 	bl	8001358 <HAL_TIM_MspPostInit>

}
 80011fe:	bf00      	nop
 8001200:	3770      	adds	r7, #112	@ 0x70
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200001c4 	.word	0x200001c4
 800120c:	40012c00 	.word	0x40012c00

08001210 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	@ 0x30
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001216:	f107 030c 	add.w	r3, r7, #12
 800121a:	2224      	movs	r2, #36	@ 0x24
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f006 f9d2 	bl	80075c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001224:	463b      	mov	r3, r7
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800122e:	4b21      	ldr	r3, [pc, #132]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 8001230:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001234:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001236:	4b1f      	ldr	r3, [pc, #124]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 8001238:	2200      	movs	r2, #0
 800123a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001242:	4b1c      	ldr	r3, [pc, #112]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 8001244:	f04f 32ff 	mov.w	r2, #4294967295
 8001248:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124a:	4b1a      	ldr	r3, [pc, #104]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001250:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 8001252:	2200      	movs	r2, #0
 8001254:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001256:	2301      	movs	r3, #1
 8001258:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800125e:	2301      	movs	r3, #1
 8001260:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800126a:	2300      	movs	r3, #0
 800126c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800126e:	2301      	movs	r3, #1
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001272:	2300      	movs	r3, #0
 8001274:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	4619      	mov	r1, r3
 8001280:	480c      	ldr	r0, [pc, #48]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 8001282:	f002 fec9 	bl	8004018 <HAL_TIM_Encoder_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800128c:	f7ff fcc8 	bl	8000c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001290:	2300      	movs	r3, #0
 8001292:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001298:	463b      	mov	r3, r7
 800129a:	4619      	mov	r1, r3
 800129c:	4805      	ldr	r0, [pc, #20]	@ (80012b4 <MX_TIM2_Init+0xa4>)
 800129e:	f003 fe19 	bl	8004ed4 <HAL_TIMEx_MasterConfigSynchronization>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80012a8:	f7ff fcba 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	3730      	adds	r7, #48	@ 0x30
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000210 	.word	0x20000210

080012b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <HAL_TIM_Base_MspInit+0x44>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d113      	bne.n	80012f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012ca:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80012ce:	f7ff fead 	bl	800102c <LL_APB2_GRP1_EnableClock>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	210f      	movs	r1, #15
 80012d6:	2019      	movs	r0, #25
 80012d8:	f000 fb22 	bl	8001920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80012dc:	2019      	movs	r0, #25
 80012de:	f000 fb39 	bl	8001954 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2105      	movs	r1, #5
 80012e6:	201a      	movs	r0, #26
 80012e8:	f000 fb1a 	bl	8001920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80012ec:	201a      	movs	r0, #26
 80012ee:	f000 fb31 	bl	8001954 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40012c00 	.word	0x40012c00

08001300 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 030c 	add.w	r3, r7, #12
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001320:	d116      	bne.n	8001350 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001322:	2001      	movs	r0, #1
 8001324:	f7ff fe69 	bl	8000ffa <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001328:	2001      	movs	r0, #1
 800132a:	f7ff fe4d 	bl	8000fc8 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800132e:	2303      	movs	r3, #3
 8001330:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	2302      	movs	r3, #2
 8001334:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800133e:	2301      	movs	r3, #1
 8001340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4619      	mov	r1, r3
 8001348:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800134c:	f000 fb10 	bl	8001970 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001350:	bf00      	nop
 8001352:	3720      	adds	r7, #32
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a0d      	ldr	r2, [pc, #52]	@ (80013ac <HAL_TIM_MspPostInit+0x54>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d114      	bne.n	80013a4 <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	2001      	movs	r0, #1
 800137c:	f7ff fe24 	bl	8000fc8 <LL_AHB2_GRP1_EnableClock>
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001380:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001384:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001392:	2301      	movs	r3, #1
 8001394:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	4619      	mov	r1, r3
 800139c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013a0:	f000 fae6 	bl	8001970 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80013a4:	bf00      	nop
 80013a6:	3720      	adds	r7, #32
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40012c00 	.word	0x40012c00

080013b0 <LL_AHB2_GRP1_EnableClock>:
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80013b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80013c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4013      	ands	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013d4:	68fb      	ldr	r3, [r7, #12]
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <LL_APB1_GRP2_EnableClock>:
{
 80013e2:	b480      	push	{r7}
 80013e4:	b085      	sub	sp, #20
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80013ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80013f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80013fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4013      	ands	r3, r2
 8001404:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001406:	68fb      	ldr	r3, [r7, #12]
}
 8001408:	bf00      	nop
 800140a:	3714      	adds	r7, #20
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <LL_APB2_GRP1_EnableClock>:
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800141c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001420:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001422:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4313      	orrs	r3, r2
 800142a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800142c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001430:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4013      	ands	r3, r2
 8001436:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001438:	68fb      	ldr	r3, [r7, #12]
}
 800143a:	bf00      	nop
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
	...

08001448 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800144c:	4b22      	ldr	r3, [pc, #136]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 800144e:	4a23      	ldr	r2, [pc, #140]	@ (80014dc <MX_LPUART1_UART_Init+0x94>)
 8001450:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001452:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 8001454:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001458:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800145a:	4b1f      	ldr	r3, [pc, #124]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001460:	4b1d      	ldr	r3, [pc, #116]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001466:	4b1c      	ldr	r3, [pc, #112]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800146c:	4b1a      	ldr	r3, [pc, #104]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 800146e:	220c      	movs	r2, #12
 8001470:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001472:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 800147a:	2200      	movs	r2, #0
 800147c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 8001480:	2200      	movs	r2, #0
 8001482:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001484:	4b14      	ldr	r3, [pc, #80]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 8001486:	2200      	movs	r2, #0
 8001488:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800148a:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 800148c:	2200      	movs	r2, #0
 800148e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001490:	4811      	ldr	r0, [pc, #68]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 8001492:	f003 fe43 	bl	800511c <HAL_UART_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800149c:	f7ff fbc0 	bl	8000c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014a0:	2100      	movs	r1, #0
 80014a2:	480d      	ldr	r0, [pc, #52]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 80014a4:	f004 fbf0 	bl	8005c88 <HAL_UARTEx_SetTxFifoThreshold>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014ae:	f7ff fbb7 	bl	8000c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014b2:	2100      	movs	r1, #0
 80014b4:	4808      	ldr	r0, [pc, #32]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 80014b6:	f004 fc25 	bl	8005d04 <HAL_UARTEx_SetRxFifoThreshold>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80014c0:	f7ff fbae 	bl	8000c20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80014c4:	4804      	ldr	r0, [pc, #16]	@ (80014d8 <MX_LPUART1_UART_Init+0x90>)
 80014c6:	f004 fba6 	bl	8005c16 <HAL_UARTEx_DisableFifoMode>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80014d0:	f7ff fba6 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	2000025c 	.word	0x2000025c
 80014dc:	40008000 	.word	0x40008000

080014e0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014e4:	4b22      	ldr	r3, [pc, #136]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 80014e6:	4a23      	ldr	r2, [pc, #140]	@ (8001574 <MX_USART1_UART_Init+0x94>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ea:	4b21      	ldr	r3, [pc, #132]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 80014ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b19      	ldr	r3, [pc, #100]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001516:	4b16      	ldr	r3, [pc, #88]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 8001518:	2200      	movs	r2, #0
 800151a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800151c:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 800151e:	2200      	movs	r2, #0
 8001520:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001522:	4b13      	ldr	r3, [pc, #76]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 8001524:	2200      	movs	r2, #0
 8001526:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001528:	4811      	ldr	r0, [pc, #68]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 800152a:	f003 fe47 	bl	80051bc <HAL_HalfDuplex_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001534:	f7ff fb74 	bl	8000c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001538:	2100      	movs	r1, #0
 800153a:	480d      	ldr	r0, [pc, #52]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 800153c:	f004 fba4 	bl	8005c88 <HAL_UARTEx_SetTxFifoThreshold>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001546:	f7ff fb6b 	bl	8000c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800154a:	2100      	movs	r1, #0
 800154c:	4808      	ldr	r0, [pc, #32]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 800154e:	f004 fbd9 	bl	8005d04 <HAL_UARTEx_SetRxFifoThreshold>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001558:	f7ff fb62 	bl	8000c20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800155c:	4804      	ldr	r0, [pc, #16]	@ (8001570 <MX_USART1_UART_Init+0x90>)
 800155e:	f004 fb5a 	bl	8005c16 <HAL_UARTEx_DisableFifoMode>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001568:	f7ff fb5a 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200002f0 	.word	0x200002f0
 8001574:	40013800 	.word	0x40013800

08001578 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b09c      	sub	sp, #112	@ 0x70
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001590:	f107 030c 	add.w	r3, r7, #12
 8001594:	2250      	movs	r2, #80	@ 0x50
 8001596:	2100      	movs	r1, #0
 8001598:	4618      	mov	r0, r3
 800159a:	f006 f815 	bl	80075c8 <memset>
  if(uartHandle->Instance==LPUART1)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a2b      	ldr	r2, [pc, #172]	@ (8001650 <HAL_UART_MspInit+0xd8>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d125      	bne.n	80015f4 <HAL_UART_MspInit+0x7c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80015a8:	2302      	movs	r3, #2
 80015aa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	4618      	mov	r0, r3
 80015b6:	f002 f8c6 	bl	8003746 <HAL_RCCEx_PeriphCLKConfig>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015c0:	f7ff fb2e 	bl	8000c20 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80015c4:	2001      	movs	r0, #1
 80015c6:	f7ff ff0c 	bl	80013e2 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	2001      	movs	r0, #1
 80015cc:	f7ff fef0 	bl	80013b0 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015d0:	230c      	movs	r3, #12
 80015d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80015e0:	2308      	movs	r3, #8
 80015e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80015e8:	4619      	mov	r1, r3
 80015ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ee:	f000 f9bf 	bl	8001970 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80015f2:	e029      	b.n	8001648 <HAL_UART_MspInit+0xd0>
  else if(uartHandle->Instance==USART1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a16      	ldr	r2, [pc, #88]	@ (8001654 <HAL_UART_MspInit+0xdc>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d124      	bne.n	8001648 <HAL_UART_MspInit+0xd0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015fe:	2301      	movs	r3, #1
 8001600:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001602:	2300      	movs	r3, #0
 8001604:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001606:	f107 030c 	add.w	r3, r7, #12
 800160a:	4618      	mov	r0, r3
 800160c:	f002 f89b 	bl	8003746 <HAL_RCCEx_PeriphCLKConfig>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_UART_MspInit+0xa2>
      Error_Handler();
 8001616:	f7ff fb03 	bl	8000c20 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800161a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800161e:	f7ff fef9 	bl	8001414 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001622:	2002      	movs	r0, #2
 8001624:	f7ff fec4 	bl	80013b0 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001628:	2340      	movs	r3, #64	@ 0x40
 800162a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800162c:	2312      	movs	r3, #18
 800162e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001630:	2301      	movs	r3, #1
 8001632:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001634:	2300      	movs	r3, #0
 8001636:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001638:	2307      	movs	r3, #7
 800163a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001640:	4619      	mov	r1, r3
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <HAL_UART_MspInit+0xe0>)
 8001644:	f000 f994 	bl	8001970 <HAL_GPIO_Init>
}
 8001648:	bf00      	nop
 800164a:	3770      	adds	r7, #112	@ 0x70
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40008000 	.word	0x40008000
 8001654:	40013800 	.word	0x40013800
 8001658:	48000400 	.word	0x48000400

0800165c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800165c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800165e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001660:	3304      	adds	r3, #4

08001662 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001662:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001664:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001666:	d3f9      	bcc.n	800165c <CopyDataInit>
  bx lr
 8001668:	4770      	bx	lr

0800166a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800166a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800166c:	3004      	adds	r0, #4

0800166e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800166e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001670:	d3fb      	bcc.n	800166a <FillZerobss>
  bx lr
 8001672:	4770      	bx	lr

08001674 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001674:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001676:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001678:	f7ff fc54 	bl	8000f24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800167c:	480b      	ldr	r0, [pc, #44]	@ (80016ac <LoopForever+0x6>)
 800167e:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <LoopForever+0xa>)
 8001680:	4a0c      	ldr	r2, [pc, #48]	@ (80016b4 <LoopForever+0xe>)
 8001682:	2300      	movs	r3, #0
 8001684:	f7ff ffed 	bl	8001662 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001688:	480b      	ldr	r0, [pc, #44]	@ (80016b8 <LoopForever+0x12>)
 800168a:	490c      	ldr	r1, [pc, #48]	@ (80016bc <LoopForever+0x16>)
 800168c:	4a0c      	ldr	r2, [pc, #48]	@ (80016c0 <LoopForever+0x1a>)
 800168e:	2300      	movs	r3, #0
 8001690:	f7ff ffe7 	bl	8001662 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001694:	480b      	ldr	r0, [pc, #44]	@ (80016c4 <LoopForever+0x1e>)
 8001696:	490c      	ldr	r1, [pc, #48]	@ (80016c8 <LoopForever+0x22>)
 8001698:	2300      	movs	r3, #0
 800169a:	f7ff ffe8 	bl	800166e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800169e:	f006 f845 	bl	800772c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80016a2:	f7ff f9b3 	bl	8000a0c <main>

080016a6 <LoopForever>:

LoopForever:
  b LoopForever
 80016a6:	e7fe      	b.n	80016a6 <LoopForever>
  ldr   r0, =_estack
 80016a8:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80016ac:	20000008 	.word	0x20000008
 80016b0:	20000074 	.word	0x20000074
 80016b4:	080083ec 	.word	0x080083ec
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80016b8:	20030000 	.word	0x20030000
 80016bc:	20030000 	.word	0x20030000
 80016c0:	08008458 	.word	0x08008458
  INIT_BSS _sbss, _ebss
 80016c4:	20000074 	.word	0x20000074
 80016c8:	20001228 	.word	0x20001228

080016cc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016cc:	e7fe      	b.n	80016cc <ADC1_IRQHandler>
	...

080016d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <HAL_Init+0x3c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a0b      	ldr	r2, [pc, #44]	@ (800170c <HAL_Init+0x3c>)
 80016e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e6:	2003      	movs	r0, #3
 80016e8:	f000 f90f 	bl	800190a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ec:	200f      	movs	r0, #15
 80016ee:	f7ff fac1 	bl	8000c74 <HAL_InitTick>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	71fb      	strb	r3, [r7, #7]
 80016fc:	e001      	b.n	8001702 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016fe:	f7ff fa95 	bl	8000c2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001702:	79fb      	ldrb	r3, [r7, #7]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	58004000 	.word	0x58004000

08001710 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001714:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <HAL_IncTick+0x20>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	461a      	mov	r2, r3
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_IncTick+0x24>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4413      	add	r3, r2
 8001720:	4a04      	ldr	r2, [pc, #16]	@ (8001734 <HAL_IncTick+0x24>)
 8001722:	6013      	str	r3, [r2, #0]
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	20000010 	.word	0x20000010
 8001734:	20000384 	.word	0x20000384

08001738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return uwTick;
 800173c:	4b03      	ldr	r3, [pc, #12]	@ (800174c <HAL_GetTick+0x14>)
 800173e:	681b      	ldr	r3, [r3, #0]
}
 8001740:	4618      	mov	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	20000384 	.word	0x20000384

08001750 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001754:	4b03      	ldr	r3, [pc, #12]	@ (8001764 <HAL_GetTickPrio+0x14>)
 8001756:	681b      	ldr	r3, [r3, #0]
}
 8001758:	4618      	mov	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	2000000c 	.word	0x2000000c

08001768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001770:	f7ff ffe2 	bl	8001738 <HAL_GetTick>
 8001774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001780:	d005      	beq.n	800178e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001782:	4b0a      	ldr	r3, [pc, #40]	@ (80017ac <HAL_Delay+0x44>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	461a      	mov	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4413      	add	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800178e:	bf00      	nop
 8001790:	f7ff ffd2 	bl	8001738 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	429a      	cmp	r2, r3
 800179e:	d8f7      	bhi.n	8001790 <HAL_Delay+0x28>
  {
  }
}
 80017a0:	bf00      	nop
 80017a2:	bf00      	nop
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000010 	.word	0x20000010

080017b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c0:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <__NVIC_SetPriorityGrouping+0x44>)
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017cc:	4013      	ands	r3, r2
 80017ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017e2:	4a04      	ldr	r2, [pc, #16]	@ (80017f4 <__NVIC_SetPriorityGrouping+0x44>)
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	60d3      	str	r3, [r2, #12]
}
 80017e8:	bf00      	nop
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017fc:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <__NVIC_GetPriorityGrouping+0x18>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	0a1b      	lsrs	r3, r3, #8
 8001802:	f003 0307 	and.w	r3, r3, #7
}
 8001806:	4618      	mov	r0, r3
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	2b00      	cmp	r3, #0
 8001824:	db0b      	blt.n	800183e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	f003 021f 	and.w	r2, r3, #31
 800182c:	4907      	ldr	r1, [pc, #28]	@ (800184c <__NVIC_EnableIRQ+0x38>)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	095b      	lsrs	r3, r3, #5
 8001834:	2001      	movs	r0, #1
 8001836:	fa00 f202 	lsl.w	r2, r0, r2
 800183a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	e000e100 	.word	0xe000e100

08001850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	6039      	str	r1, [r7, #0]
 800185a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800185c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001860:	2b00      	cmp	r3, #0
 8001862:	db0a      	blt.n	800187a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	b2da      	uxtb	r2, r3
 8001868:	490c      	ldr	r1, [pc, #48]	@ (800189c <__NVIC_SetPriority+0x4c>)
 800186a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186e:	0112      	lsls	r2, r2, #4
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	440b      	add	r3, r1
 8001874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001878:	e00a      	b.n	8001890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	b2da      	uxtb	r2, r3
 800187e:	4908      	ldr	r1, [pc, #32]	@ (80018a0 <__NVIC_SetPriority+0x50>)
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	f003 030f 	and.w	r3, r3, #15
 8001886:	3b04      	subs	r3, #4
 8001888:	0112      	lsls	r2, r2, #4
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	440b      	add	r3, r1
 800188e:	761a      	strb	r2, [r3, #24]
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	e000e100 	.word	0xe000e100
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b089      	sub	sp, #36	@ 0x24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f003 0307 	and.w	r3, r3, #7
 80018b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	f1c3 0307 	rsb	r3, r3, #7
 80018be:	2b04      	cmp	r3, #4
 80018c0:	bf28      	it	cs
 80018c2:	2304      	movcs	r3, #4
 80018c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	3304      	adds	r3, #4
 80018ca:	2b06      	cmp	r3, #6
 80018cc:	d902      	bls.n	80018d4 <NVIC_EncodePriority+0x30>
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	3b03      	subs	r3, #3
 80018d2:	e000      	b.n	80018d6 <NVIC_EncodePriority+0x32>
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d8:	f04f 32ff 	mov.w	r2, #4294967295
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	43da      	mvns	r2, r3
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	401a      	ands	r2, r3
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018ec:	f04f 31ff 	mov.w	r1, #4294967295
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	fa01 f303 	lsl.w	r3, r1, r3
 80018f6:	43d9      	mvns	r1, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018fc:	4313      	orrs	r3, r2
         );
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3724      	adds	r7, #36	@ 0x24
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7ff ff4c 	bl	80017b0 <__NVIC_SetPriorityGrouping>
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
 800192c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800192e:	f7ff ff63 	bl	80017f8 <__NVIC_GetPriorityGrouping>
 8001932:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	68b9      	ldr	r1, [r7, #8]
 8001938:	6978      	ldr	r0, [r7, #20]
 800193a:	f7ff ffb3 	bl	80018a4 <NVIC_EncodePriority>
 800193e:	4602      	mov	r2, r0
 8001940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001944:	4611      	mov	r1, r2
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff ff82 	bl	8001850 <__NVIC_SetPriority>
}
 800194c:	bf00      	nop
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff ff56 	bl	8001814 <__NVIC_EnableIRQ>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197e:	e14c      	b.n	8001c1a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	2101      	movs	r1, #1
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	fa01 f303 	lsl.w	r3, r1, r3
 800198c:	4013      	ands	r3, r2
 800198e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 813e 	beq.w	8001c14 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d005      	beq.n	80019b0 <HAL_GPIO_Init+0x40>
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d130      	bne.n	8001a12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	68da      	ldr	r2, [r3, #12]
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019e6:	2201      	movs	r2, #1
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	091b      	lsrs	r3, r3, #4
 80019fc:	f003 0201 	and.w	r2, r3, #1
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	2b03      	cmp	r3, #3
 8001a1c:	d017      	beq.n	8001a4e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	2203      	movs	r2, #3
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4013      	ands	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	689a      	ldr	r2, [r3, #8]
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d123      	bne.n	8001aa2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	08da      	lsrs	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	3208      	adds	r2, #8
 8001a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	220f      	movs	r2, #15
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	691a      	ldr	r2, [r3, #16]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	f003 0307 	and.w	r3, r3, #7
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	08da      	lsrs	r2, r3, #3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	3208      	adds	r2, #8
 8001a9c:	6939      	ldr	r1, [r7, #16]
 8001a9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	2203      	movs	r2, #3
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0203 	and.w	r2, r3, #3
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f000 8098 	beq.w	8001c14 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001ae4:	4a54      	ldr	r2, [pc, #336]	@ (8001c38 <HAL_GPIO_Init+0x2c8>)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	089b      	lsrs	r3, r3, #2
 8001aea:	3302      	adds	r3, #2
 8001aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f003 0303 	and.w	r3, r3, #3
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	220f      	movs	r2, #15
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4013      	ands	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b0e:	d019      	beq.n	8001b44 <HAL_GPIO_Init+0x1d4>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a4a      	ldr	r2, [pc, #296]	@ (8001c3c <HAL_GPIO_Init+0x2cc>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d013      	beq.n	8001b40 <HAL_GPIO_Init+0x1d0>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a49      	ldr	r2, [pc, #292]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d00d      	beq.n	8001b3c <HAL_GPIO_Init+0x1cc>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a48      	ldr	r2, [pc, #288]	@ (8001c44 <HAL_GPIO_Init+0x2d4>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d007      	beq.n	8001b38 <HAL_GPIO_Init+0x1c8>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4a47      	ldr	r2, [pc, #284]	@ (8001c48 <HAL_GPIO_Init+0x2d8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d101      	bne.n	8001b34 <HAL_GPIO_Init+0x1c4>
 8001b30:	2304      	movs	r3, #4
 8001b32:	e008      	b.n	8001b46 <HAL_GPIO_Init+0x1d6>
 8001b34:	2307      	movs	r3, #7
 8001b36:	e006      	b.n	8001b46 <HAL_GPIO_Init+0x1d6>
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e004      	b.n	8001b46 <HAL_GPIO_Init+0x1d6>
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	e002      	b.n	8001b46 <HAL_GPIO_Init+0x1d6>
 8001b40:	2301      	movs	r3, #1
 8001b42:	e000      	b.n	8001b46 <HAL_GPIO_Init+0x1d6>
 8001b44:	2300      	movs	r3, #0
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	f002 0203 	and.w	r2, r2, #3
 8001b4c:	0092      	lsls	r2, r2, #2
 8001b4e:	4093      	lsls	r3, r2
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b56:	4938      	ldr	r1, [pc, #224]	@ (8001c38 <HAL_GPIO_Init+0x2c8>)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	3302      	adds	r3, #2
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b64:	4b39      	ldr	r3, [pc, #228]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4013      	ands	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b88:	4a30      	ldr	r2, [pc, #192]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	43db      	mvns	r3, r3
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001bb2:	4a26      	ldr	r2, [pc, #152]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001bb8:	4b24      	ldr	r3, [pc, #144]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bde:	4a1b      	ldr	r2, [pc, #108]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001be6:	4b19      	ldr	r3, [pc, #100]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001bec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d003      	beq.n	8001c0c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c0c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c4c <HAL_GPIO_Init+0x2dc>)
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	3301      	adds	r3, #1
 8001c18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f47f aeab 	bne.w	8001980 <HAL_GPIO_Init+0x10>
  }
}
 8001c2a:	bf00      	nop
 8001c2c:	bf00      	nop
 8001c2e:	371c      	adds	r7, #28
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	40010000 	.word	0x40010000
 8001c3c:	48000400 	.word	0x48000400
 8001c40:	48000800 	.word	0x48000800
 8001c44:	48000c00 	.word	0x48000c00
 8001c48:	48001000 	.word	0x48001000
 8001c4c:	58000800 	.word	0x58000800

08001c50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c5a:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c5c:	68da      	ldr	r2, [r3, #12]
 8001c5e:	88fb      	ldrh	r3, [r7, #6]
 8001c60:	4013      	ands	r3, r2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d006      	beq.n	8001c74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c66:	4a05      	ldr	r2, [pc, #20]	@ (8001c7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c68:	88fb      	ldrh	r3, [r7, #6]
 8001c6a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c6c:	88fb      	ldrh	r3, [r7, #6]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 f806 	bl	8001c80 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	58000800 	.word	0x58000800

08001c80 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e08d      	b.n	8001dc4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d106      	bne.n	8001cc2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7fe fd5d 	bl	800077c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2224      	movs	r2, #36	@ 0x24
 8001cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f022 0201 	bic.w	r2, r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ce6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001cf6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d107      	bne.n	8001d10 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	e006      	b.n	8001d1e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689a      	ldr	r2, [r3, #8]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001d1c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d108      	bne.n	8001d38 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	e007      	b.n	8001d48 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d46:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	6812      	ldr	r2, [r2, #0]
 8001d52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d5a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d6a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	691a      	ldr	r2, [r3, #16]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	695b      	ldr	r3, [r3, #20]
 8001d74:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69d9      	ldr	r1, [r3, #28]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1a      	ldr	r2, [r3, #32]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f042 0201 	orr.w	r2, r2, #1
 8001da4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2220      	movs	r2, #32
 8001db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d138      	bne.n	8001e54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d101      	bne.n	8001df0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dec:	2302      	movs	r3, #2
 8001dee:	e032      	b.n	8001e56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2224      	movs	r2, #36	@ 0x24
 8001dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f022 0201 	bic.w	r2, r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6819      	ldr	r1, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f042 0201 	orr.w	r2, r2, #1
 8001e3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2220      	movs	r2, #32
 8001e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e50:	2300      	movs	r3, #0
 8001e52:	e000      	b.n	8001e56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e54:	2302      	movs	r3, #2
  }
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b085      	sub	sp, #20
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
 8001e6a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b20      	cmp	r3, #32
 8001e76:	d139      	bne.n	8001eec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d101      	bne.n	8001e86 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e82:	2302      	movs	r3, #2
 8001e84:	e033      	b.n	8001eee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2224      	movs	r2, #36	@ 0x24
 8001e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0201 	bic.w	r2, r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001eb4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	e000      	b.n	8001eee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001eec:	2302      	movs	r3, #2
  }
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3714      	adds	r7, #20
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e08f      	b.n	800202e <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d106      	bne.n	8001f2e <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7fe fd17 	bl	800095c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2202      	movs	r2, #2
 8001f32:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d004      	beq.n	8001f50 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f4e:	d103      	bne.n	8001f58 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f023 031e 	bic.w	r3, r3, #30
 8001f56:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	695b      	ldr	r3, [r3, #20]
 8001f5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d005      	beq.n	8001f70 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001f6a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001f6e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	4b31      	ldr	r3, [pc, #196]	@ (8002038 <HAL_LPTIM_Init+0x13c>)
 8001f74:	4013      	ands	r3, r2
 8001f76:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001f80:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8001f86:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8001f8c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8001f92:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d107      	bne.n	8001fb2 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8001faa:	4313      	orrs	r3, r2
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d004      	beq.n	8001fc4 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fbe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001fc2:	d107      	bne.n	8001fd4 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d00a      	beq.n	8001ff6 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001fe8:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8001fee:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a0e      	ldr	r2, [pc, #56]	@ (800203c <HAL_LPTIM_Init+0x140>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d108      	bne.n	800201a <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	621a      	str	r2, [r3, #32]
 8002018:	e004      	b.n	8002024 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002022:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	ff19f1fe 	.word	0xff19f1fe
 800203c:	40007c00 	.word	0x40007c00

08002040 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002044:	4b05      	ldr	r3, [pc, #20]	@ (800205c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a04      	ldr	r2, [pc, #16]	@ (800205c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800204a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800204e:	6013      	str	r3, [r2, #0]
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	58000400 	.word	0x58000400

08002060 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002064:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <HAL_PWREx_GetVoltageRange+0x18>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800206c:	4618      	mov	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	58000400 	.word	0x58000400

0800207c <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002080:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800208a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800208e:	d101      	bne.n	8002094 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002090:	2301      	movs	r3, #1
 8002092:	e000      	b.n	8002096 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80020a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020b2:	6013      	str	r3, [r2, #0]
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80020be:	b480      	push	{r7}
 80020c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80020c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020d0:	6013      	str	r3, [r2, #0]
}
 80020d2:	bf00      	nop
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80020e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80020ee:	d101      	bne.n	80020f4 <LL_RCC_HSE_IsReady+0x18>
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <LL_RCC_HSE_IsReady+0x1a>
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800210e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002112:	6013      	str	r3, [r2, #0]
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800212c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002130:	6013      	str	r3, [r2, #0]
}
 8002132:	bf00      	nop
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002140:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800214a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800214e:	d101      	bne.n	8002154 <LL_RCC_HSI_IsReady+0x18>
 8002150:	2301      	movs	r3, #1
 8002152:	e000      	b.n	8002156 <LL_RCC_HSI_IsReady+0x1a>
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002168:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	061b      	lsls	r3, r3, #24
 8002176:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800217a:	4313      	orrs	r3, r2
 800217c:	604b      	str	r3, [r1, #4]
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800218e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002192:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002196:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800219a:	f043 0301 	orr.w	r3, r3, #1
 800219e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80021a2:	bf00      	nop
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80021b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021bc:	f023 0301 	bic.w	r3, r3, #1
 80021c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80021d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d101      	bne.n	80021e6 <LL_RCC_HSI48_IsReady+0x18>
 80021e2:	2301      	movs	r3, #1
 80021e4:	e000      	b.n	80021e8 <LL_RCC_HSI48_IsReady+0x1a>
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80021f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002202:	f043 0301 	orr.w	r3, r3, #1
 8002206:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800220a:	bf00      	nop
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002218:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800221c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002220:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002224:	f023 0301 	bic.w	r3, r3, #1
 8002228:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8002236:	b480      	push	{r7}
 8002238:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800223a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800223e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002242:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800224e:	bf00      	nop
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800225c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002264:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002268:	f023 0304 	bic.w	r3, r3, #4
 800226c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800227a:	b480      	push	{r7}
 800227c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800227e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b02      	cmp	r3, #2
 800228c:	d101      	bne.n	8002292 <LL_RCC_LSE_IsReady+0x18>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <LL_RCC_LSE_IsReady+0x1a>
 8002292:	2300      	movs	r3, #0
}
 8002294:	4618      	mov	r0, r3
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80022a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80022b6:	bf00      	nop
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80022c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022d0:	f023 0301 	bic.w	r3, r3, #1
 80022d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80022e2:	b480      	push	{r7}
 80022e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80022e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d101      	bne.n	80022fa <LL_RCC_LSI1_IsReady+0x18>
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <LL_RCC_LSI1_IsReady+0x1a>
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800230a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800230e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002312:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800231e:	bf00      	nop
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800232c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002330:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002334:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002338:	f023 0304 	bic.w	r3, r3, #4
 800233c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 800234a:	b480      	push	{r7}
 800234c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800234e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002352:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b08      	cmp	r3, #8
 800235c:	d101      	bne.n	8002362 <LL_RCC_LSI2_IsReady+0x18>
 800235e:	2301      	movs	r3, #1
 8002360:	e000      	b.n	8002364 <LL_RCC_LSI2_IsReady+0x1a>
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800237a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800237e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800238a:	4313      	orrs	r3, r2
 800238c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80023a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	6013      	str	r3, [r2, #0]
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80023be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023c8:	f023 0301 	bic.w	r3, r3, #1
 80023cc:	6013      	str	r3, [r2, #0]
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80023dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d101      	bne.n	80023ee <LL_RCC_MSI_IsReady+0x16>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <LL_RCC_MSI_IsReady+0x18>
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002402:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800240c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002432:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2bb0      	cmp	r3, #176	@ 0xb0
 8002438:	d901      	bls.n	800243e <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800243a:	23b0      	movs	r3, #176	@ 0xb0
 800243c:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 800243e:	687b      	ldr	r3, [r7, #4]
}
 8002440:	4618      	mov	r0, r3
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002454:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	021b      	lsls	r3, r3, #8
 8002462:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002466:	4313      	orrs	r3, r2
 8002468:	604b      	str	r3, [r1, #4]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800247e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f023 0203 	bic.w	r2, r3, #3
 8002488:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4313      	orrs	r3, r2
 8002490:	608b      	str	r3, [r1, #8]
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800249e:	b480      	push	{r7}
 80024a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80024a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 030c 	and.w	r3, r3, #12
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80024be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	608b      	str	r3, [r1, #8]
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80024e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80024ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80024fe:	bf00      	nop
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002512:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002516:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800251a:	f023 020f 	bic.w	r2, r3, #15
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	091b      	lsrs	r3, r3, #4
 8002522:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002526:	4313      	orrs	r3, r2
 8002528:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800254a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4313      	orrs	r3, r2
 8002552:	608b      	str	r3, [r1, #8]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002568:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002572:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4313      	orrs	r3, r2
 800257a:	608b      	str	r3, [r1, #8]
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800258c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002596:	4618      	mov	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80025a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80025be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025c2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr

080025d6 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80025d6:	b480      	push	{r7}
 80025d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80025da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80025ee:	b480      	push	{r7}
 80025f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80025f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr

08002606 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002606:	b480      	push	{r7}
 8002608:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002614:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002618:	6013      	str	r3, [r2, #0]
}
 800261a:	bf00      	nop
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002628:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002632:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002636:	6013      	str	r3, [r2, #0]
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002642:	b480      	push	{r7}
 8002644:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002646:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002650:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002654:	d101      	bne.n	800265a <LL_RCC_PLL_IsReady+0x18>
 8002656:	2301      	movs	r3, #1
 8002658:	e000      	b.n	800265c <LL_RCC_PLL_IsReady+0x1a>
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002666:	b480      	push	{r7}
 8002668:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800266a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800268e:	4618      	mov	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800269c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80026b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f003 0303 	and.w	r3, r3, #3
}
 80026be:	4618      	mov	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80026cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026da:	d101      	bne.n	80026e0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80026dc:	2301      	movs	r3, #1
 80026de:	e000      	b.n	80026e2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80026f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026f4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80026f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002700:	d101      	bne.n	8002706 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002712:	b480      	push	{r7}
 8002714:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002716:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800271a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800271e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002726:	d101      	bne.n	800272c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002728:	2301      	movs	r3, #1
 800272a:	e000      	b.n	800272e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800273c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002746:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800274a:	d101      	bne.n	8002750 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800274c:	2301      	movs	r3, #1
 800274e:	e000      	b.n	8002752 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002760:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800276a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800276e:	d101      	bne.n	8002774 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002770:	2301      	movs	r3, #1
 8002772:	e000      	b.n	8002776 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002780:	b590      	push	{r4, r7, lr}
 8002782:	b08d      	sub	sp, #52	@ 0x34
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e363      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0320 	and.w	r3, r3, #32
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 808d 	beq.w	80028ba <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027a0:	f7ff fe7d 	bl	800249e <LL_RCC_GetSysClkSource>
 80027a4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027a6:	f7ff ff83 	bl	80026b0 <LL_RCC_PLL_GetMainSource>
 80027aa:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80027ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d005      	beq.n	80027be <HAL_RCC_OscConfig+0x3e>
 80027b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b4:	2b0c      	cmp	r3, #12
 80027b6:	d147      	bne.n	8002848 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80027b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d144      	bne.n	8002848 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e347      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80027ce:	f7ff fe28 	bl	8002422 <LL_RCC_MSI_GetRange>
 80027d2:	4603      	mov	r3, r0
 80027d4:	429c      	cmp	r4, r3
 80027d6:	d914      	bls.n	8002802 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027dc:	4618      	mov	r0, r3
 80027de:	f000 fd61 	bl	80032a4 <RCC_SetFlashLatencyFromMSIRange>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e336      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff fe02 	bl	80023fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fe26 	bl	800244c <LL_RCC_MSI_SetCalibTrimming>
 8002800:	e013      	b.n	800282a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff fdf7 	bl	80023fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a1b      	ldr	r3, [r3, #32]
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff fe1b 	bl	800244c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281a:	4618      	mov	r0, r3
 800281c:	f000 fd42 	bl	80032a4 <RCC_SetFlashLatencyFromMSIRange>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e317      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800282a:	f000 fcc9 	bl	80031c0 <HAL_RCC_GetHCLKFreq>
 800282e:	4603      	mov	r3, r0
 8002830:	4aa4      	ldr	r2, [pc, #656]	@ (8002ac4 <HAL_RCC_OscConfig+0x344>)
 8002832:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002834:	4ba4      	ldr	r3, [pc, #656]	@ (8002ac8 <HAL_RCC_OscConfig+0x348>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7fe fa1b 	bl	8000c74 <HAL_InitTick>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d039      	beq.n	80028b8 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e308      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d01e      	beq.n	800288e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002850:	f7ff fda4 	bl	800239c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002854:	f7fe ff70 	bl	8001738 <HAL_GetTick>
 8002858:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800285c:	f7fe ff6c 	bl	8001738 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e2f5      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800286e:	f7ff fdb3 	bl	80023d8 <LL_RCC_MSI_IsReady>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0f1      	beq.n	800285c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff fdbc 	bl	80023fa <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff fde0 	bl	800244c <LL_RCC_MSI_SetCalibTrimming>
 800288c:	e015      	b.n	80028ba <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800288e:	f7ff fd94 	bl	80023ba <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002892:	f7fe ff51 	bl	8001738 <HAL_GetTick>
 8002896:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800289a:	f7fe ff4d 	bl	8001738 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e2d6      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80028ac:	f7ff fd94 	bl	80023d8 <LL_RCC_MSI_IsReady>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f1      	bne.n	800289a <HAL_RCC_OscConfig+0x11a>
 80028b6:	e000      	b.n	80028ba <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80028b8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d047      	beq.n	8002956 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c6:	f7ff fdea 	bl	800249e <LL_RCC_GetSysClkSource>
 80028ca:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028cc:	f7ff fef0 	bl	80026b0 <LL_RCC_PLL_GetMainSource>
 80028d0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80028d2:	6a3b      	ldr	r3, [r7, #32]
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d005      	beq.n	80028e4 <HAL_RCC_OscConfig+0x164>
 80028d8:	6a3b      	ldr	r3, [r7, #32]
 80028da:	2b0c      	cmp	r3, #12
 80028dc:	d108      	bne.n	80028f0 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	2b03      	cmp	r3, #3
 80028e2:	d105      	bne.n	80028f0 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d134      	bne.n	8002956 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e2b4      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028f8:	d102      	bne.n	8002900 <HAL_RCC_OscConfig+0x180>
 80028fa:	f7ff fbd1 	bl	80020a0 <LL_RCC_HSE_Enable>
 80028fe:	e001      	b.n	8002904 <HAL_RCC_OscConfig+0x184>
 8002900:	f7ff fbdd 	bl	80020be <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d012      	beq.n	8002932 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290c:	f7fe ff14 	bl	8001738 <HAL_GetTick>
 8002910:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002914:	f7fe ff10 	bl	8001738 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	@ 0x64
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e299      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002926:	f7ff fbd9 	bl	80020dc <LL_RCC_HSE_IsReady>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0f1      	beq.n	8002914 <HAL_RCC_OscConfig+0x194>
 8002930:	e011      	b.n	8002956 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002932:	f7fe ff01 	bl	8001738 <HAL_GetTick>
 8002936:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800293a:	f7fe fefd 	bl	8001738 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b64      	cmp	r3, #100	@ 0x64
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e286      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800294c:	f7ff fbc6 	bl	80020dc <LL_RCC_HSE_IsReady>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f1      	bne.n	800293a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d04c      	beq.n	80029fc <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002962:	f7ff fd9c 	bl	800249e <LL_RCC_GetSysClkSource>
 8002966:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002968:	f7ff fea2 	bl	80026b0 <LL_RCC_PLL_GetMainSource>
 800296c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	2b04      	cmp	r3, #4
 8002972:	d005      	beq.n	8002980 <HAL_RCC_OscConfig+0x200>
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	2b0c      	cmp	r3, #12
 8002978:	d10e      	bne.n	8002998 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2b02      	cmp	r3, #2
 800297e:	d10b      	bne.n	8002998 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e266      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff fbe5 	bl	8002160 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002996:	e031      	b.n	80029fc <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d019      	beq.n	80029d4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029a0:	f7ff fbae 	bl	8002100 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a4:	f7fe fec8 	bl	8001738 <HAL_GetTick>
 80029a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ac:	f7fe fec4 	bl	8001738 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e24d      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80029be:	f7ff fbbd 	bl	800213c <LL_RCC_HSI_IsReady>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f1      	beq.n	80029ac <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fbc7 	bl	8002160 <LL_RCC_HSI_SetCalibTrimming>
 80029d2:	e013      	b.n	80029fc <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029d4:	f7ff fba3 	bl	800211e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7fe feae 	bl	8001738 <HAL_GetTick>
 80029dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e0:	f7fe feaa 	bl	8001738 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e233      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80029f2:	f7ff fba3 	bl	800213c <LL_RCC_HSI_IsReady>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1f1      	bne.n	80029e0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0308 	and.w	r3, r3, #8
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d106      	bne.n	8002a16 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 80a3 	beq.w	8002b5c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d076      	beq.n	8002b0c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d046      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002a2a:	f7ff fc5a 	bl	80022e2 <LL_RCC_LSI1_IsReady>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d113      	bne.n	8002a5c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002a34:	f7ff fc33 	bl	800229e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a38:	f7fe fe7e 	bl	8001738 <HAL_GetTick>
 8002a3c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002a40:	f7fe fe7a 	bl	8001738 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e203      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002a52:	f7ff fc46 	bl	80022e2 <LL_RCC_LSI1_IsReady>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0f1      	beq.n	8002a40 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002a5c:	f7ff fc53 	bl	8002306 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a60:	f7fe fe6a 	bl	8001738 <HAL_GetTick>
 8002a64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002a68:	f7fe fe66 	bl	8001738 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b03      	cmp	r3, #3
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e1ef      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002a7a:	f7ff fc66 	bl	800234a <LL_RCC_LSI2_IsReady>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f1      	beq.n	8002a68 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff fc70 	bl	800236e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002a8e:	f7ff fc17 	bl	80022c0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a92:	f7fe fe51 	bl	8001738 <HAL_GetTick>
 8002a96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002a9a:	f7fe fe4d 	bl	8001738 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e1d6      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002aac:	f7ff fc19 	bl	80022e2 <LL_RCC_LSI1_IsReady>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f1      	bne.n	8002a9a <HAL_RCC_OscConfig+0x31a>
 8002ab6:	e051      	b.n	8002b5c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002ab8:	f7ff fbf1 	bl	800229e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe fe3c 	bl	8001738 <HAL_GetTick>
 8002ac0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002ac2:	e00c      	b.n	8002ade <HAL_RCC_OscConfig+0x35e>
 8002ac4:	20000008 	.word	0x20000008
 8002ac8:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002acc:	f7fe fe34 	bl	8001738 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e1bd      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002ade:	f7ff fc00 	bl	80022e2 <LL_RCC_LSI1_IsReady>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0f1      	beq.n	8002acc <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002ae8:	f7ff fc1e 	bl	8002328 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002aec:	e008      	b.n	8002b00 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002aee:	f7fe fe23 	bl	8001738 <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	2b03      	cmp	r3, #3
 8002afa:	d901      	bls.n	8002b00 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e1ac      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002b00:	f7ff fc23 	bl	800234a <LL_RCC_LSI2_IsReady>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1f1      	bne.n	8002aee <HAL_RCC_OscConfig+0x36e>
 8002b0a:	e027      	b.n	8002b5c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002b0c:	f7ff fc0c 	bl	8002328 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b10:	f7fe fe12 	bl	8001738 <HAL_GetTick>
 8002b14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002b18:	f7fe fe0e 	bl	8001738 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e197      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002b2a:	f7ff fc0e 	bl	800234a <LL_RCC_LSI2_IsReady>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1f1      	bne.n	8002b18 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002b34:	f7ff fbc4 	bl	80022c0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b38:	f7fe fdfe 	bl	8001738 <HAL_GetTick>
 8002b3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b40:	f7fe fdfa 	bl	8001738 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e183      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002b52:	f7ff fbc6 	bl	80022e2 <LL_RCC_LSI1_IsReady>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d1f1      	bne.n	8002b40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d05b      	beq.n	8002c20 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b68:	4ba7      	ldr	r3, [pc, #668]	@ (8002e08 <HAL_RCC_OscConfig+0x688>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d114      	bne.n	8002b9e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002b74:	f7ff fa64 	bl	8002040 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b78:	f7fe fdde 	bl	8001738 <HAL_GetTick>
 8002b7c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b80:	f7fe fdda 	bl	8001738 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e163      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b92:	4b9d      	ldr	r3, [pc, #628]	@ (8002e08 <HAL_RCC_OscConfig+0x688>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d102      	bne.n	8002bac <HAL_RCC_OscConfig+0x42c>
 8002ba6:	f7ff fb24 	bl	80021f2 <LL_RCC_LSE_Enable>
 8002baa:	e00c      	b.n	8002bc6 <HAL_RCC_OscConfig+0x446>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	2b05      	cmp	r3, #5
 8002bb2:	d104      	bne.n	8002bbe <HAL_RCC_OscConfig+0x43e>
 8002bb4:	f7ff fb3f 	bl	8002236 <LL_RCC_LSE_EnableBypass>
 8002bb8:	f7ff fb1b 	bl	80021f2 <LL_RCC_LSE_Enable>
 8002bbc:	e003      	b.n	8002bc6 <HAL_RCC_OscConfig+0x446>
 8002bbe:	f7ff fb29 	bl	8002214 <LL_RCC_LSE_Disable>
 8002bc2:	f7ff fb49 	bl	8002258 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d014      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bce:	f7fe fdb3 	bl	8001738 <HAL_GetTick>
 8002bd2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002bd4:	e00a      	b.n	8002bec <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd6:	f7fe fdaf 	bl	8001738 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e136      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002bec:	f7ff fb45 	bl	800227a <LL_RCC_LSE_IsReady>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0ef      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x456>
 8002bf6:	e013      	b.n	8002c20 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7fe fd9e 	bl	8001738 <HAL_GetTick>
 8002bfc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002bfe:	e00a      	b.n	8002c16 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c00:	f7fe fd9a 	bl	8001738 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e121      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002c16:	f7ff fb30 	bl	800227a <LL_RCC_LSE_IsReady>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1ef      	bne.n	8002c00 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d02c      	beq.n	8002c86 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d014      	beq.n	8002c5e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c34:	f7ff faa9 	bl	800218a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c38:	f7fe fd7e 	bl	8001738 <HAL_GetTick>
 8002c3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c40:	f7fe fd7a 	bl	8001738 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e103      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002c52:	f7ff fabc 	bl	80021ce <LL_RCC_HSI48_IsReady>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0f1      	beq.n	8002c40 <HAL_RCC_OscConfig+0x4c0>
 8002c5c:	e013      	b.n	8002c86 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c5e:	f7ff faa5 	bl	80021ac <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c62:	f7fe fd69 	bl	8001738 <HAL_GetTick>
 8002c66:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c6a:	f7fe fd65 	bl	8001738 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e0ee      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002c7c:	f7ff faa7 	bl	80021ce <LL_RCC_HSI48_IsReady>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1f1      	bne.n	8002c6a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 80e4 	beq.w	8002e58 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c90:	f7ff fc05 	bl	800249e <LL_RCC_GetSysClkSource>
 8002c94:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002c96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	f040 80b4 	bne.w	8002e10 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f003 0203 	and.w	r2, r3, #3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d123      	bne.n	8002cfe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d11c      	bne.n	8002cfe <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	0a1b      	lsrs	r3, r3, #8
 8002cc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d114      	bne.n	8002cfe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d10d      	bne.n	8002cfe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d106      	bne.n	8002cfe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d05d      	beq.n	8002dba <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	2b0c      	cmp	r3, #12
 8002d02:	d058      	beq.n	8002db6 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e0a1      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d16:	f7ff fc85 	bl	8002624 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d1a:	f7fe fd0d 	bl	8001738 <HAL_GetTick>
 8002d1e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d20:	e008      	b.n	8002d34 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d22:	f7fe fd09 	bl	8001738 <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e092      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1ef      	bne.n	8002d22 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	4b30      	ldr	r3, [pc, #192]	@ (8002e0c <HAL_RCC_OscConfig+0x68c>)
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d54:	4311      	orrs	r1, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d5a:	0212      	lsls	r2, r2, #8
 8002d5c:	4311      	orrs	r1, r2
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d62:	4311      	orrs	r1, r2
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d68:	4311      	orrs	r1, r2
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d74:	4313      	orrs	r3, r2
 8002d76:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d78:	f7ff fc45 	bl	8002606 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d8a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d8c:	f7fe fcd4 	bl	8001738 <HAL_GetTick>
 8002d90:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d94:	f7fe fcd0 	bl	8001738 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e059      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002da6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0ef      	beq.n	8002d94 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002db4:	e050      	b.n	8002e58 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e04f      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d147      	bne.n	8002e58 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002dc8:	f7ff fc1d 	bl	8002606 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002dd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dda:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ddc:	f7fe fcac 	bl	8001738 <HAL_GetTick>
 8002de0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de4:	f7fe fca8 	bl	8001738 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e031      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0ef      	beq.n	8002de4 <HAL_RCC_OscConfig+0x664>
 8002e04:	e028      	b.n	8002e58 <HAL_RCC_OscConfig+0x6d8>
 8002e06:	bf00      	nop
 8002e08:	58000400 	.word	0x58000400
 8002e0c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	2b0c      	cmp	r3, #12
 8002e14:	d01e      	beq.n	8002e54 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e16:	f7ff fc05 	bl	8002624 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1a:	f7fe fc8d 	bl	8001738 <HAL_GetTick>
 8002e1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e22:	f7fe fc89 	bl	8001738 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e012      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1ef      	bne.n	8002e22 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e46:	68da      	ldr	r2, [r3, #12]
 8002e48:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e4c:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <HAL_RCC_OscConfig+0x6e4>)
 8002e4e:	4013      	ands	r3, r2
 8002e50:	60cb      	str	r3, [r1, #12]
 8002e52:	e001      	b.n	8002e58 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e000      	b.n	8002e5a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3734      	adds	r7, #52	@ 0x34
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd90      	pop	{r4, r7, pc}
 8002e62:	bf00      	nop
 8002e64:	eefefffc 	.word	0xeefefffc

08002e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e12d      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e7c:	4b98      	ldr	r3, [pc, #608]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d91b      	bls.n	8002ec2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e8a:	4b95      	ldr	r3, [pc, #596]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f023 0207 	bic.w	r2, r3, #7
 8002e92:	4993      	ldr	r1, [pc, #588]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e9a:	f7fe fc4d 	bl	8001738 <HAL_GetTick>
 8002e9e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ea0:	e008      	b.n	8002eb4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002ea2:	f7fe fc49 	bl	8001738 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e111      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eb4:	4b8a      	ldr	r3, [pc, #552]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0307 	and.w	r3, r3, #7
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d1ef      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d016      	beq.n	8002efc <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff faef 	bl	80024b6 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002ed8:	f7fe fc2e 	bl	8001738 <HAL_GetTick>
 8002edc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ee0:	f7fe fc2a 	bl	8001738 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e0f2      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002ef2:	f7ff fbe9 	bl	80026c8 <LL_RCC_IsActiveFlag_HPRE>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0f1      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d016      	beq.n	8002f36 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff fae6 	bl	80024de <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f12:	f7fe fc11 	bl	8001738 <HAL_GetTick>
 8002f16:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002f18:	e008      	b.n	8002f2c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f1a:	f7fe fc0d 	bl	8001738 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d901      	bls.n	8002f2c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e0d5      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002f2c:	f7ff fbde 	bl	80026ec <LL_RCC_IsActiveFlag_C2HPRE>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0f1      	beq.n	8002f1a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d016      	beq.n	8002f70 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fadf 	bl	800250a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f4c:	f7fe fbf4 	bl	8001738 <HAL_GetTick>
 8002f50:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f54:	f7fe fbf0 	bl	8001738 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e0b8      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002f66:	f7ff fbd4 	bl	8002712 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d0f1      	beq.n	8002f54 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d016      	beq.n	8002faa <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fad9 	bl	8002538 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f86:	f7fe fbd7 	bl	8001738 <HAL_GetTick>
 8002f8a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002f8c:	e008      	b.n	8002fa0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f8e:	f7fe fbd3 	bl	8001738 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e09b      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002fa0:	f7ff fbca 	bl	8002738 <LL_RCC_IsActiveFlag_PPRE1>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0f1      	beq.n	8002f8e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0308 	and.w	r3, r3, #8
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d017      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff facf 	bl	8002560 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002fc2:	f7fe fbb9 	bl	8001738 <HAL_GetTick>
 8002fc6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002fc8:	e008      	b.n	8002fdc <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fca:	f7fe fbb5 	bl	8001738 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e07d      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002fdc:	f7ff fbbe 	bl	800275c <LL_RCC_IsActiveFlag_PPRE2>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0f1      	beq.n	8002fca <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d043      	beq.n	800307a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d106      	bne.n	8003008 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002ffa:	f7ff f86f 	bl	80020dc <LL_RCC_HSE_IsReady>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d11e      	bne.n	8003042 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e067      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2b03      	cmp	r3, #3
 800300e:	d106      	bne.n	800301e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003010:	f7ff fb17 	bl	8002642 <LL_RCC_PLL_IsReady>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d113      	bne.n	8003042 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e05c      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d106      	bne.n	8003034 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003026:	f7ff f9d7 	bl	80023d8 <LL_RCC_MSI_IsReady>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d108      	bne.n	8003042 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e051      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003034:	f7ff f882 	bl	800213c <LL_RCC_HSI_IsReady>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e04a      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4618      	mov	r0, r3
 8003048:	f7ff fa15 	bl	8002476 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800304c:	f7fe fb74 	bl	8001738 <HAL_GetTick>
 8003050:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003052:	e00a      	b.n	800306a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003054:	f7fe fb70 	bl	8001738 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003062:	4293      	cmp	r3, r2
 8003064:	d901      	bls.n	800306a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e036      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800306a:	f7ff fa18 	bl	800249e <LL_RCC_GetSysClkSource>
 800306e:	4602      	mov	r2, r0
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	429a      	cmp	r2, r3
 8003078:	d1ec      	bne.n	8003054 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800307a:	4b19      	ldr	r3, [pc, #100]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	d21b      	bcs.n	80030c0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003088:	4b15      	ldr	r3, [pc, #84]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f023 0207 	bic.w	r2, r3, #7
 8003090:	4913      	ldr	r1, [pc, #76]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	4313      	orrs	r3, r2
 8003096:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003098:	f7fe fb4e 	bl	8001738 <HAL_GetTick>
 800309c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80030a0:	f7fe fb4a 	bl	8001738 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e012      	b.n	80030d8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b2:	4b0b      	ldr	r3, [pc, #44]	@ (80030e0 <HAL_RCC_ClockConfig+0x278>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d1ef      	bne.n	80030a0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80030c0:	f000 f87e 	bl	80031c0 <HAL_RCC_GetHCLKFreq>
 80030c4:	4603      	mov	r3, r0
 80030c6:	4a07      	ldr	r2, [pc, #28]	@ (80030e4 <HAL_RCC_ClockConfig+0x27c>)
 80030c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80030ca:	f7fe fb41 	bl	8001750 <HAL_GetTickPrio>
 80030ce:	4603      	mov	r3, r0
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7fd fdcf 	bl	8000c74 <HAL_InitTick>
 80030d6:	4603      	mov	r3, r0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	58004000 	.word	0x58004000
 80030e4:	20000008 	.word	0x20000008

080030e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030e8:	b590      	push	{r4, r7, lr}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030ee:	f7ff f9d6 	bl	800249e <LL_RCC_GetSysClkSource>
 80030f2:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10a      	bne.n	8003110 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80030fa:	f7ff f992 	bl	8002422 <LL_RCC_MSI_GetRange>
 80030fe:	4603      	mov	r3, r0
 8003100:	091b      	lsrs	r3, r3, #4
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	4a2b      	ldr	r2, [pc, #172]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800310c:	60fb      	str	r3, [r7, #12]
 800310e:	e04b      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b04      	cmp	r3, #4
 8003114:	d102      	bne.n	800311c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003116:	4b28      	ldr	r3, [pc, #160]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	e045      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b08      	cmp	r3, #8
 8003120:	d10a      	bne.n	8003138 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003122:	f7fe ffab 	bl	800207c <LL_RCC_HSE_IsEnabledDiv2>
 8003126:	4603      	mov	r3, r0
 8003128:	2b01      	cmp	r3, #1
 800312a:	d102      	bne.n	8003132 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800312c:	4b22      	ldr	r3, [pc, #136]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	e03a      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003132:	4b22      	ldr	r3, [pc, #136]	@ (80031bc <HAL_RCC_GetSysClockFreq+0xd4>)
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	e037      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003138:	f7ff faba 	bl	80026b0 <LL_RCC_PLL_GetMainSource>
 800313c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	2b02      	cmp	r3, #2
 8003142:	d003      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x64>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	2b03      	cmp	r3, #3
 8003148:	d003      	beq.n	8003152 <HAL_RCC_GetSysClockFreq+0x6a>
 800314a:	e00d      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800314c:	4b1a      	ldr	r3, [pc, #104]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800314e:	60bb      	str	r3, [r7, #8]
        break;
 8003150:	e015      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003152:	f7fe ff93 	bl	800207c <LL_RCC_HSE_IsEnabledDiv2>
 8003156:	4603      	mov	r3, r0
 8003158:	2b01      	cmp	r3, #1
 800315a:	d102      	bne.n	8003162 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800315c:	4b16      	ldr	r3, [pc, #88]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800315e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003160:	e00d      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003162:	4b16      	ldr	r3, [pc, #88]	@ (80031bc <HAL_RCC_GetSysClockFreq+0xd4>)
 8003164:	60bb      	str	r3, [r7, #8]
        break;
 8003166:	e00a      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003168:	f7ff f95b 	bl	8002422 <LL_RCC_MSI_GetRange>
 800316c:	4603      	mov	r3, r0
 800316e:	091b      	lsrs	r3, r3, #4
 8003170:	f003 030f 	and.w	r3, r3, #15
 8003174:	4a0f      	ldr	r2, [pc, #60]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800317a:	60bb      	str	r3, [r7, #8]
        break;
 800317c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800317e:	f7ff fa72 	bl	8002666 <LL_RCC_PLL_GetN>
 8003182:	4602      	mov	r2, r0
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	fb03 f402 	mul.w	r4, r3, r2
 800318a:	f7ff fa85 	bl	8002698 <LL_RCC_PLL_GetDivider>
 800318e:	4603      	mov	r3, r0
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	3301      	adds	r3, #1
 8003194:	fbb4 f4f3 	udiv	r4, r4, r3
 8003198:	f7ff fa72 	bl	8002680 <LL_RCC_PLL_GetR>
 800319c:	4603      	mov	r3, r0
 800319e:	0f5b      	lsrs	r3, r3, #29
 80031a0:	3301      	adds	r3, #1
 80031a2:	fbb4 f3f3 	udiv	r3, r4, r3
 80031a6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80031a8:	68fb      	ldr	r3, [r7, #12]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3714      	adds	r7, #20
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd90      	pop	{r4, r7, pc}
 80031b2:	bf00      	nop
 80031b4:	08008340 	.word	0x08008340
 80031b8:	00f42400 	.word	0x00f42400
 80031bc:	01e84800 	.word	0x01e84800

080031c0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031c0:	b598      	push	{r3, r4, r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80031c4:	f7ff ff90 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 80031c8:	4604      	mov	r4, r0
 80031ca:	f7ff f9dd 	bl	8002588 <LL_RCC_GetAHBPrescaler>
 80031ce:	4603      	mov	r3, r0
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	4a03      	ldr	r2, [pc, #12]	@ (80031e4 <HAL_RCC_GetHCLKFreq+0x24>)
 80031d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031dc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	bd98      	pop	{r3, r4, r7, pc}
 80031e4:	080082e0 	.word	0x080082e0

080031e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031e8:	b598      	push	{r3, r4, r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80031ec:	f7ff ffe8 	bl	80031c0 <HAL_RCC_GetHCLKFreq>
 80031f0:	4604      	mov	r4, r0
 80031f2:	f7ff f9f0 	bl	80025d6 <LL_RCC_GetAPB1Prescaler>
 80031f6:	4603      	mov	r3, r0
 80031f8:	0a1b      	lsrs	r3, r3, #8
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003204:	f003 031f 	and.w	r3, r3, #31
 8003208:	fa24 f303 	lsr.w	r3, r4, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	bd98      	pop	{r3, r4, r7, pc}
 8003210:	08008320 	.word	0x08008320

08003214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003214:	b598      	push	{r3, r4, r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003218:	f7ff ffd2 	bl	80031c0 <HAL_RCC_GetHCLKFreq>
 800321c:	4604      	mov	r4, r0
 800321e:	f7ff f9e6 	bl	80025ee <LL_RCC_GetAPB2Prescaler>
 8003222:	4603      	mov	r3, r0
 8003224:	0adb      	lsrs	r3, r3, #11
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	4a04      	ldr	r2, [pc, #16]	@ (800323c <HAL_RCC_GetPCLK2Freq+0x28>)
 800322c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003230:	f003 031f 	and.w	r3, r3, #31
 8003234:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003238:	4618      	mov	r0, r3
 800323a:	bd98      	pop	{r3, r4, r7, pc}
 800323c:	08008320 	.word	0x08008320

08003240 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	226f      	movs	r2, #111	@ 0x6f
 800324e:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8003250:	f7ff f925 	bl	800249e <LL_RCC_GetSysClkSource>
 8003254:	4602      	mov	r2, r0
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800325a:	f7ff f995 	bl	8002588 <LL_RCC_GetAHBPrescaler>
 800325e:	4602      	mov	r2, r0
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8003264:	f7ff f9b7 	bl	80025d6 <LL_RCC_GetAPB1Prescaler>
 8003268:	4602      	mov	r2, r0
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800326e:	f7ff f9be 	bl	80025ee <LL_RCC_GetAPB2Prescaler>
 8003272:	4602      	mov	r2, r0
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8003278:	f7ff f992 	bl	80025a0 <LL_C2_RCC_GetAHBPrescaler>
 800327c:	4602      	mov	r2, r0
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8003282:	f7ff f99a 	bl	80025ba <LL_RCC_GetAHB4Prescaler>
 8003286:	4602      	mov	r2, r0
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800328c:	4b04      	ldr	r3, [pc, #16]	@ (80032a0 <HAL_RCC_GetClockConfig+0x60>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0207 	and.w	r2, r3, #7
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	601a      	str	r2, [r3, #0]
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	58004000 	.word	0x58004000

080032a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80032a4:	b590      	push	{r4, r7, lr}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2bb0      	cmp	r3, #176	@ 0xb0
 80032b0:	d903      	bls.n	80032ba <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80032b2:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80032b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b6:	60fb      	str	r3, [r7, #12]
 80032b8:	e007      	b.n	80032ca <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	091b      	lsrs	r3, r3, #4
 80032be:	f003 030f 	and.w	r3, r3, #15
 80032c2:	4a11      	ldr	r2, [pc, #68]	@ (8003308 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80032c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032c8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80032ca:	f7ff f976 	bl	80025ba <LL_RCC_GetAHB4Prescaler>
 80032ce:	4603      	mov	r3, r0
 80032d0:	091b      	lsrs	r3, r3, #4
 80032d2:	f003 030f 	and.w	r3, r3, #15
 80032d6:	4a0d      	ldr	r2, [pc, #52]	@ (800330c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80032d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032dc:	68fa      	ldr	r2, [r7, #12]
 80032de:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003310 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	0c9c      	lsrs	r4, r3, #18
 80032ee:	f7fe feb7 	bl	8002060 <HAL_PWREx_GetVoltageRange>
 80032f2:	4603      	mov	r3, r0
 80032f4:	4619      	mov	r1, r3
 80032f6:	4620      	mov	r0, r4
 80032f8:	f000 f80c 	bl	8003314 <RCC_SetFlashLatency>
 80032fc:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3714      	adds	r7, #20
 8003302:	46bd      	mov	sp, r7
 8003304:	bd90      	pop	{r4, r7, pc}
 8003306:	bf00      	nop
 8003308:	08008340 	.word	0x08008340
 800330c:	080082e0 	.word	0x080082e0
 8003310:	431bde83 	.word	0x431bde83

08003314 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003314:	b590      	push	{r4, r7, lr}
 8003316:	b093      	sub	sp, #76	@ 0x4c
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800331e:	4b37      	ldr	r3, [pc, #220]	@ (80033fc <RCC_SetFlashLatency+0xe8>)
 8003320:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8003324:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003326:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800332a:	4a35      	ldr	r2, [pc, #212]	@ (8003400 <RCC_SetFlashLatency+0xec>)
 800332c:	f107 031c 	add.w	r3, r7, #28
 8003330:	ca07      	ldmia	r2, {r0, r1, r2}
 8003332:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003336:	4b33      	ldr	r3, [pc, #204]	@ (8003404 <RCC_SetFlashLatency+0xf0>)
 8003338:	f107 040c 	add.w	r4, r7, #12
 800333c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800333e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003342:	2300      	movs	r3, #0
 8003344:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800334c:	d11a      	bne.n	8003384 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800334e:	2300      	movs	r3, #0
 8003350:	643b      	str	r3, [r7, #64]	@ 0x40
 8003352:	e013      	b.n	800337c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	3348      	adds	r3, #72	@ 0x48
 800335a:	443b      	add	r3, r7
 800335c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	429a      	cmp	r2, r3
 8003364:	d807      	bhi.n	8003376 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	3348      	adds	r3, #72	@ 0x48
 800336c:	443b      	add	r3, r7
 800336e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003372:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8003374:	e020      	b.n	80033b8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003378:	3301      	adds	r3, #1
 800337a:	643b      	str	r3, [r7, #64]	@ 0x40
 800337c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800337e:	2b03      	cmp	r3, #3
 8003380:	d9e8      	bls.n	8003354 <RCC_SetFlashLatency+0x40>
 8003382:	e019      	b.n	80033b8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003384:	2300      	movs	r3, #0
 8003386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003388:	e013      	b.n	80033b2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800338a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	3348      	adds	r3, #72	@ 0x48
 8003390:	443b      	add	r3, r7
 8003392:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	429a      	cmp	r2, r3
 800339a:	d807      	bhi.n	80033ac <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800339c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	3348      	adds	r3, #72	@ 0x48
 80033a2:	443b      	add	r3, r7
 80033a4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80033a8:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80033aa:	e005      	b.n	80033b8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80033ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033ae:	3301      	adds	r3, #1
 80033b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d9e8      	bls.n	800338a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80033b8:	4b13      	ldr	r3, [pc, #76]	@ (8003408 <RCC_SetFlashLatency+0xf4>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f023 0207 	bic.w	r2, r3, #7
 80033c0:	4911      	ldr	r1, [pc, #68]	@ (8003408 <RCC_SetFlashLatency+0xf4>)
 80033c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033c4:	4313      	orrs	r3, r2
 80033c6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80033c8:	f7fe f9b6 	bl	8001738 <HAL_GetTick>
 80033cc:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80033ce:	e008      	b.n	80033e2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80033d0:	f7fe f9b2 	bl	8001738 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e007      	b.n	80033f2 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80033e2:	4b09      	ldr	r3, [pc, #36]	@ (8003408 <RCC_SetFlashLatency+0xf4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d1ef      	bne.n	80033d0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	374c      	adds	r7, #76	@ 0x4c
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd90      	pop	{r4, r7, pc}
 80033fa:	bf00      	nop
 80033fc:	080082ac 	.word	0x080082ac
 8003400:	080082bc 	.word	0x080082bc
 8003404:	080082c8 	.word	0x080082c8
 8003408:	58004000 	.word	0x58004000

0800340c <LL_RCC_LSE_IsEnabled>:
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003410:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b01      	cmp	r3, #1
 800341e:	d101      	bne.n	8003424 <LL_RCC_LSE_IsEnabled+0x18>
 8003420:	2301      	movs	r3, #1
 8003422:	e000      	b.n	8003426 <LL_RCC_LSE_IsEnabled+0x1a>
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <LL_RCC_LSE_IsReady>:
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003434:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b02      	cmp	r3, #2
 8003442:	d101      	bne.n	8003448 <LL_RCC_LSE_IsReady+0x18>
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <LL_RCC_LSE_IsReady+0x1a>
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <LL_RCC_SetRFWKPClockSource>:
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800345c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003464:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003468:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <LL_RCC_SetSMPSClockSource>:
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003488:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	f023 0203 	bic.w	r2, r3, #3
 8003492:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4313      	orrs	r3, r2
 800349a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <LL_RCC_SetSMPSPrescaler>:
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80034b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_RCC_SetUSARTClockSource>:
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80034d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e0:	f023 0203 	bic.w	r2, r3, #3
 80034e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <LL_RCC_SetLPUARTClockSource>:
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003504:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003510:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4313      	orrs	r3, r2
 8003518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <LL_RCC_SetI2CClockSource>:
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003530:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003534:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	091b      	lsrs	r3, r3, #4
 800353c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003540:	43db      	mvns	r3, r3
 8003542:	401a      	ands	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	011b      	lsls	r3, r3, #4
 8003548:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800354c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003550:	4313      	orrs	r3, r2
 8003552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <LL_RCC_SetLPTIMClockSource>:
{
 8003562:	b480      	push	{r7}
 8003564:	b083      	sub	sp, #12
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800356a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800356e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	0c1b      	lsrs	r3, r3, #16
 8003576:	041b      	lsls	r3, r3, #16
 8003578:	43db      	mvns	r3, r3
 800357a:	401a      	ands	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	041b      	lsls	r3, r3, #16
 8003580:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003584:	4313      	orrs	r3, r2
 8003586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <LL_RCC_SetSAIClockSource>:
{
 8003596:	b480      	push	{r7}
 8003598:	b083      	sub	sp, #12
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800359e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <LL_RCC_SetRNGClockSource>:
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80035ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80035d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4313      	orrs	r3, r2
 80035de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035e2:	bf00      	nop
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <LL_RCC_SetCLK48ClockSource>:
{
 80035ee:	b480      	push	{r7}
 80035f0:	b083      	sub	sp, #12
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80035f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003602:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4313      	orrs	r3, r2
 800360a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <LL_RCC_SetUSBClockSource>:
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7ff ffe3 	bl	80035ee <LL_RCC_SetCLK48ClockSource>
}
 8003628:	bf00      	nop
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <LL_RCC_SetADCClockSource>:
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800363c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003640:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003644:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <LL_RCC_SetRTCClockSource>:
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003670:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4313      	orrs	r3, r2
 8003678:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <LL_RCC_GetRTCClockSource>:
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800368c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003694:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003698:	4618      	mov	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr

080036a2 <LL_RCC_ForceBackupDomainReset>:
{
 80036a2:	b480      	push	{r7}
 80036a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80036a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80036ba:	bf00      	nop
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <LL_RCC_ReleaseBackupDomainReset>:
{
 80036c4:	b480      	push	{r7}
 80036c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80036c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80036dc:	bf00      	nop
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <LL_RCC_PLLSAI1_Enable>:
{
 80036e6:	b480      	push	{r7}
 80036e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80036ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80036f8:	6013      	str	r3, [r2, #0]
}
 80036fa:	bf00      	nop
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <LL_RCC_PLLSAI1_Disable>:
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003712:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003716:	6013      	str	r3, [r2, #0]
}
 8003718:	bf00      	nop
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <LL_RCC_PLLSAI1_IsReady>:
{
 8003722:	b480      	push	{r7}
 8003724:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003730:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003734:	d101      	bne.n	800373a <LL_RCC_PLLSAI1_IsReady+0x18>
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b088      	sub	sp, #32
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800374e:	2300      	movs	r3, #0
 8003750:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003752:	2300      	movs	r3, #0
 8003754:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800375e:	2b00      	cmp	r3, #0
 8003760:	d034      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003766:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800376a:	d021      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800376c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003770:	d81b      	bhi.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003772:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003776:	d01d      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003778:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800377c:	d815      	bhi.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x64>
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00b      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003782:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003786:	d110      	bne.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003788:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003796:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003798:	e00d      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3304      	adds	r3, #4
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 f947 	bl	8003a32 <RCCEx_PLLSAI1_ConfigNP>
 80037a4:	4603      	mov	r3, r0
 80037a6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80037a8:	e005      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	77fb      	strb	r3, [r7, #31]
        break;
 80037ae:	e002      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80037b0:	bf00      	nop
 80037b2:	e000      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80037b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037b6:	7ffb      	ldrb	r3, [r7, #31]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d105      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7ff fee8 	bl	8003596 <LL_RCC_SetSAIClockSource>
 80037c6:	e001      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c8:	7ffb      	ldrb	r3, [r7, #31]
 80037ca:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d046      	beq.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80037d8:	f7ff ff56 	bl	8003688 <LL_RCC_GetRTCClockSource>
 80037dc:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d03c      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80037e8:	f7fe fc2a 	bl	8002040 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d105      	bne.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff ff30 	bl	800365c <LL_RCC_SetRTCClockSource>
 80037fc:	e02e      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80037fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003806:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003808:	f7ff ff4b 	bl	80036a2 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800380c:	f7ff ff5a 	bl	80036c4 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	4313      	orrs	r3, r2
 800381c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800381e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003828:	f7ff fdf0 	bl	800340c <LL_RCC_LSE_IsEnabled>
 800382c:	4603      	mov	r3, r0
 800382e:	2b01      	cmp	r3, #1
 8003830:	d114      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003832:	f7fd ff81 	bl	8001738 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003838:	e00b      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800383a:	f7fd ff7d 	bl	8001738 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003848:	4293      	cmp	r3, r2
 800384a:	d902      	bls.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	77fb      	strb	r3, [r7, #31]
              break;
 8003850:	e004      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003852:	f7ff fded 	bl	8003430 <LL_RCC_LSE_IsReady>
 8003856:	4603      	mov	r3, r0
 8003858:	2b01      	cmp	r3, #1
 800385a:	d1ee      	bne.n	800383a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800385c:	7ffb      	ldrb	r3, [r7, #31]
 800385e:	77bb      	strb	r3, [r7, #30]
 8003860:	e001      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003862:	7ffb      	ldrb	r3, [r7, #31]
 8003864:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d004      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	4618      	mov	r0, r3
 8003878:	f7ff fe2a 	bl	80034d0 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d004      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	69db      	ldr	r3, [r3, #28]
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff fe35 	bl	80034fc <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	2b00      	cmp	r3, #0
 800389c:	d004      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff fe5d 	bl	8003562 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0320 	and.w	r3, r3, #32
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d004      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff fe52 	bl	8003562 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0304 	and.w	r3, r3, #4
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d004      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff fe2a 	bl	8003528 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0308 	and.w	r3, r3, #8
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d004      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff fe1f 	bl	8003528 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d022      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff fe8d 	bl	800361a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003904:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003908:	d107      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800390a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003914:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003918:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800391e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003922:	d10b      	bne.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3304      	adds	r3, #4
 8003928:	4618      	mov	r0, r3
 800392a:	f000 f8dd 	bl	8003ae8 <RCCEx_PLLSAI1_ConfigNQ>
 800392e:	4603      	mov	r3, r0
 8003930:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003932:	7ffb      	ldrb	r3, [r7, #31]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003938:	7ffb      	ldrb	r3, [r7, #31]
 800393a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003944:	2b00      	cmp	r3, #0
 8003946:	d02b      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003950:	d008      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003956:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800395a:	d003      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003960:	2b00      	cmp	r3, #0
 8003962:	d105      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff fe2a 	bl	80035c2 <LL_RCC_SetRNGClockSource>
 800396e:	e00a      	b.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003974:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003978:	60fb      	str	r3, [r7, #12]
 800397a:	2000      	movs	r0, #0
 800397c:	f7ff fe21 	bl	80035c2 <LL_RCC_SetRNGClockSource>
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f7ff fe34 	bl	80035ee <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800398e:	d107      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003990:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800399a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800399e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d022      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff fe3d 	bl	8003630 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039be:	d107      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80039c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ce:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039d8:	d10b      	bne.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	3304      	adds	r3, #4
 80039de:	4618      	mov	r0, r3
 80039e0:	f000 f8dd 	bl	8003b9e <RCCEx_PLLSAI1_ConfigNR>
 80039e4:	4603      	mov	r3, r0
 80039e6:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80039e8:	7ffb      	ldrb	r3, [r7, #31]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80039ee:	7ffb      	ldrb	r3, [r7, #31]
 80039f0:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7ff fd26 	bl	8003454 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d009      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff fd45 	bl	80034a8 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff fd2c 	bl	8003480 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003a28:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3720      	adds	r7, #32
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b084      	sub	sp, #16
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003a3e:	f7ff fe61 	bl	8003704 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003a42:	f7fd fe79 	bl	8001738 <HAL_GetTick>
 8003a46:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a48:	e009      	b.n	8003a5e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a4a:	f7fd fe75 	bl	8001738 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d902      	bls.n	8003a5e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a5c:	e004      	b.n	8003a68 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a5e:	f7ff fe60 	bl	8003722 <LL_RCC_PLLSAI1_IsReady>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1f0      	bne.n	8003a4a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d137      	bne.n	8003ade <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	021b      	lsls	r3, r3, #8
 8003a7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a82:	4313      	orrs	r3, r2
 8003a84:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003a86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003a9c:	f7ff fe23 	bl	80036e6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aa0:	f7fd fe4a 	bl	8001738 <HAL_GetTick>
 8003aa4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003aa6:	e009      	b.n	8003abc <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003aa8:	f7fd fe46 	bl	8001738 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d902      	bls.n	8003abc <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	73fb      	strb	r3, [r7, #15]
        break;
 8003aba:	e004      	b.n	8003ac6 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003abc:	f7ff fe31 	bl	8003722 <LL_RCC_PLLSAI1_IsReady>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d1f0      	bne.n	8003aa8 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d108      	bne.n	8003ade <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ad0:	691a      	ldr	r2, [r3, #16]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ada:	4313      	orrs	r3, r2
 8003adc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003af0:	2300      	movs	r3, #0
 8003af2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003af4:	f7ff fe06 	bl	8003704 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003af8:	f7fd fe1e 	bl	8001738 <HAL_GetTick>
 8003afc:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003afe:	e009      	b.n	8003b14 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b00:	f7fd fe1a 	bl	8001738 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d902      	bls.n	8003b14 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	73fb      	strb	r3, [r7, #15]
      break;
 8003b12:	e004      	b.n	8003b1e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003b14:	f7ff fe05 	bl	8003722 <LL_RCC_PLLSAI1_IsReady>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1f0      	bne.n	8003b00 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003b1e:	7bfb      	ldrb	r3, [r7, #15]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d137      	bne.n	8003b94 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003b24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	021b      	lsls	r3, r3, #8
 8003b34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003b3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003b52:	f7ff fdc8 	bl	80036e6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b56:	f7fd fdef 	bl	8001738 <HAL_GetTick>
 8003b5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b5c:	e009      	b.n	8003b72 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b5e:	f7fd fdeb 	bl	8001738 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d902      	bls.n	8003b72 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	73fb      	strb	r3, [r7, #15]
        break;
 8003b70:	e004      	b.n	8003b7c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b72:	f7ff fdd6 	bl	8003722 <LL_RCC_PLLSAI1_IsReady>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d1f0      	bne.n	8003b5e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d108      	bne.n	8003b94 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003b82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b90:	4313      	orrs	r3, r2
 8003b92:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b084      	sub	sp, #16
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003baa:	f7ff fdab 	bl	8003704 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003bae:	f7fd fdc3 	bl	8001738 <HAL_GetTick>
 8003bb2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003bb4:	e009      	b.n	8003bca <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bb6:	f7fd fdbf 	bl	8001738 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d902      	bls.n	8003bca <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc8:	e004      	b.n	8003bd4 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003bca:	f7ff fdaa 	bl	8003722 <LL_RCC_PLLSAI1_IsReady>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1f0      	bne.n	8003bb6 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d137      	bne.n	8003c4a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003bda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	021b      	lsls	r3, r3, #8
 8003bea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003bf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003c04:	4313      	orrs	r3, r2
 8003c06:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003c08:	f7ff fd6d 	bl	80036e6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c0c:	f7fd fd94 	bl	8001738 <HAL_GetTick>
 8003c10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003c12:	e009      	b.n	8003c28 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c14:	f7fd fd90 	bl	8001738 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d902      	bls.n	8003c28 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	73fb      	strb	r3, [r7, #15]
        break;
 8003c26:	e004      	b.n	8003c32 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003c28:	f7ff fd7b 	bl	8003722 <LL_RCC_PLLSAI1_IsReady>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d1f0      	bne.n	8003c14 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d108      	bne.n	8003c4a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003c38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c3c:	691a      	ldr	r2, [r3, #16]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003c46:	4313      	orrs	r3, r2
 8003c48:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3710      	adds	r7, #16
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e049      	b.n	8003cfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7fd fb1c 	bl	80012b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	3304      	adds	r3, #4
 8003c90:	4619      	mov	r1, r3
 8003c92:	4610      	mov	r0, r2
 8003c94:	f000 fd74 	bl	8004780 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3708      	adds	r7, #8
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
	...

08003d04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d001      	beq.n	8003d1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e036      	b.n	8003d8a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68da      	ldr	r2, [r3, #12]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 0201 	orr.w	r2, r2, #1
 8003d32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a17      	ldr	r2, [pc, #92]	@ (8003d98 <HAL_TIM_Base_Start_IT+0x94>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d004      	beq.n	8003d48 <HAL_TIM_Base_Start_IT+0x44>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d46:	d115      	bne.n	8003d74 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689a      	ldr	r2, [r3, #8]
 8003d4e:	4b13      	ldr	r3, [pc, #76]	@ (8003d9c <HAL_TIM_Base_Start_IT+0x98>)
 8003d50:	4013      	ands	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b06      	cmp	r3, #6
 8003d58:	d015      	beq.n	8003d86 <HAL_TIM_Base_Start_IT+0x82>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d60:	d011      	beq.n	8003d86 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0201 	orr.w	r2, r2, #1
 8003d70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d72:	e008      	b.n	8003d86 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0201 	orr.w	r2, r2, #1
 8003d82:	601a      	str	r2, [r3, #0]
 8003d84:	e000      	b.n	8003d88 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3714      	adds	r7, #20
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	40012c00 	.word	0x40012c00
 8003d9c:	00010007 	.word	0x00010007

08003da0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e049      	b.n	8003e46 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d106      	bne.n	8003dcc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 f841 	bl	8003e4e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2202      	movs	r2, #2
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4610      	mov	r0, r2
 8003de0:	f000 fcce 	bl	8004780 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3708      	adds	r7, #8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
	...

08003e64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d109      	bne.n	8003e88 <HAL_TIM_PWM_Start+0x24>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	bf14      	ite	ne
 8003e80:	2301      	movne	r3, #1
 8003e82:	2300      	moveq	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	e03c      	b.n	8003f02 <HAL_TIM_PWM_Start+0x9e>
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d109      	bne.n	8003ea2 <HAL_TIM_PWM_Start+0x3e>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	bf14      	ite	ne
 8003e9a:	2301      	movne	r3, #1
 8003e9c:	2300      	moveq	r3, #0
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	e02f      	b.n	8003f02 <HAL_TIM_PWM_Start+0x9e>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d109      	bne.n	8003ebc <HAL_TIM_PWM_Start+0x58>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	bf14      	ite	ne
 8003eb4:	2301      	movne	r3, #1
 8003eb6:	2300      	moveq	r3, #0
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	e022      	b.n	8003f02 <HAL_TIM_PWM_Start+0x9e>
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	2b0c      	cmp	r3, #12
 8003ec0:	d109      	bne.n	8003ed6 <HAL_TIM_PWM_Start+0x72>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	bf14      	ite	ne
 8003ece:	2301      	movne	r3, #1
 8003ed0:	2300      	moveq	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	e015      	b.n	8003f02 <HAL_TIM_PWM_Start+0x9e>
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	2b10      	cmp	r3, #16
 8003eda:	d109      	bne.n	8003ef0 <HAL_TIM_PWM_Start+0x8c>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	bf14      	ite	ne
 8003ee8:	2301      	movne	r3, #1
 8003eea:	2300      	moveq	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	e008      	b.n	8003f02 <HAL_TIM_PWM_Start+0x9e>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	bf14      	ite	ne
 8003efc:	2301      	movne	r3, #1
 8003efe:	2300      	moveq	r3, #0
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e079      	b.n	8003ffe <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d104      	bne.n	8003f1a <HAL_TIM_PWM_Start+0xb6>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f18:	e023      	b.n	8003f62 <HAL_TIM_PWM_Start+0xfe>
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	2b04      	cmp	r3, #4
 8003f1e:	d104      	bne.n	8003f2a <HAL_TIM_PWM_Start+0xc6>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f28:	e01b      	b.n	8003f62 <HAL_TIM_PWM_Start+0xfe>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b08      	cmp	r3, #8
 8003f2e:	d104      	bne.n	8003f3a <HAL_TIM_PWM_Start+0xd6>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f38:	e013      	b.n	8003f62 <HAL_TIM_PWM_Start+0xfe>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b0c      	cmp	r3, #12
 8003f3e:	d104      	bne.n	8003f4a <HAL_TIM_PWM_Start+0xe6>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f48:	e00b      	b.n	8003f62 <HAL_TIM_PWM_Start+0xfe>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b10      	cmp	r3, #16
 8003f4e:	d104      	bne.n	8003f5a <HAL_TIM_PWM_Start+0xf6>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f58:	e003      	b.n	8003f62 <HAL_TIM_PWM_Start+0xfe>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2201      	movs	r2, #1
 8003f68:	6839      	ldr	r1, [r7, #0]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 ff8c 	bl	8004e88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a24      	ldr	r2, [pc, #144]	@ (8004008 <HAL_TIM_PWM_Start+0x1a4>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d009      	beq.n	8003f8e <HAL_TIM_PWM_Start+0x12a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a23      	ldr	r2, [pc, #140]	@ (800400c <HAL_TIM_PWM_Start+0x1a8>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d004      	beq.n	8003f8e <HAL_TIM_PWM_Start+0x12a>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a21      	ldr	r2, [pc, #132]	@ (8004010 <HAL_TIM_PWM_Start+0x1ac>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d101      	bne.n	8003f92 <HAL_TIM_PWM_Start+0x12e>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e000      	b.n	8003f94 <HAL_TIM_PWM_Start+0x130>
 8003f92:	2300      	movs	r3, #0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d007      	beq.n	8003fa8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fa6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a16      	ldr	r2, [pc, #88]	@ (8004008 <HAL_TIM_PWM_Start+0x1a4>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d004      	beq.n	8003fbc <HAL_TIM_PWM_Start+0x158>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fba:	d115      	bne.n	8003fe8 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	4b14      	ldr	r3, [pc, #80]	@ (8004014 <HAL_TIM_PWM_Start+0x1b0>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b06      	cmp	r3, #6
 8003fcc:	d015      	beq.n	8003ffa <HAL_TIM_PWM_Start+0x196>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd4:	d011      	beq.n	8003ffa <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f042 0201 	orr.w	r2, r2, #1
 8003fe4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe6:	e008      	b.n	8003ffa <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0201 	orr.w	r2, r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]
 8003ff8:	e000      	b.n	8003ffc <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	40012c00 	.word	0x40012c00
 800400c:	40014400 	.word	0x40014400
 8004010:	40014800 	.word	0x40014800
 8004014:	00010007 	.word	0x00010007

08004018 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e097      	b.n	800415c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d106      	bne.n	8004046 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f7fd f95d 	bl	8001300 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	6812      	ldr	r2, [r2, #0]
 8004058:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800405c:	f023 0307 	bic.w	r3, r3, #7
 8004060:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	3304      	adds	r3, #4
 800406a:	4619      	mov	r1, r3
 800406c:	4610      	mov	r0, r2
 800406e:	f000 fb87 	bl	8004780 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	4313      	orrs	r3, r2
 8004092:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800409a:	f023 0303 	bic.w	r3, r3, #3
 800409e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	699b      	ldr	r3, [r3, #24]
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	4313      	orrs	r3, r2
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80040b8:	f023 030c 	bic.w	r3, r3, #12
 80040bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80040c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	021b      	lsls	r3, r3, #8
 80040d4:	4313      	orrs	r3, r2
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	011a      	lsls	r2, r3, #4
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	031b      	lsls	r3, r3, #12
 80040e8:	4313      	orrs	r3, r2
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80040f6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80040fe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	011b      	lsls	r3, r3, #4
 800410a:	4313      	orrs	r3, r2
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2201      	movs	r2, #1
 8004156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d020      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d01b      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0202 	mvn.w	r2, #2
 8004198:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 fac7 	bl	8004742 <HAL_TIM_IC_CaptureCallback>
 80041b4:	e005      	b.n	80041c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fab9 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 faca 	bl	8004756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	f003 0304 	and.w	r3, r3, #4
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d020      	beq.n	8004214 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d01b      	beq.n	8004214 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f06f 0204 	mvn.w	r2, #4
 80041e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2202      	movs	r2, #2
 80041ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 faa1 	bl	8004742 <HAL_TIM_IC_CaptureCallback>
 8004200:	e005      	b.n	800420e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fa93 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 faa4 	bl	8004756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	f003 0308 	and.w	r3, r3, #8
 800421a:	2b00      	cmp	r3, #0
 800421c:	d020      	beq.n	8004260 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f003 0308 	and.w	r3, r3, #8
 8004224:	2b00      	cmp	r3, #0
 8004226:	d01b      	beq.n	8004260 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f06f 0208 	mvn.w	r2, #8
 8004230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2204      	movs	r2, #4
 8004236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	f003 0303 	and.w	r3, r3, #3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fa7b 	bl	8004742 <HAL_TIM_IC_CaptureCallback>
 800424c:	e005      	b.n	800425a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 fa6d 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 fa7e 	bl	8004756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	2b00      	cmp	r3, #0
 8004268:	d020      	beq.n	80042ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f003 0310 	and.w	r3, r3, #16
 8004270:	2b00      	cmp	r3, #0
 8004272:	d01b      	beq.n	80042ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f06f 0210 	mvn.w	r2, #16
 800427c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2208      	movs	r2, #8
 8004282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fa55 	bl	8004742 <HAL_TIM_IC_CaptureCallback>
 8004298:	e005      	b.n	80042a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 fa47 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 fa58 	bl	8004756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00c      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d007      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0201 	mvn.w	r2, #1
 80042c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7fc fc96 	bl	8000bfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d104      	bne.n	80042e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00c      	beq.n	80042fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d007      	beq.n	80042fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80042f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 fedb 	bl	80050b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00c      	beq.n	8004322 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800430e:	2b00      	cmp	r3, #0
 8004310:	d007      	beq.n	8004322 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800431a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 fed3 	bl	80050c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00c      	beq.n	8004346 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d007      	beq.n	8004346 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800433e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 fa12 	bl	800476a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	f003 0320 	and.w	r3, r3, #32
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00c      	beq.n	800436a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 0320 	and.w	r3, r3, #32
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f06f 0220 	mvn.w	r2, #32
 8004362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 fe9b 	bl	80050a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800436a:	bf00      	nop
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004380:	2300      	movs	r3, #0
 8004382:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800438a:	2b01      	cmp	r3, #1
 800438c:	d101      	bne.n	8004392 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800438e:	2302      	movs	r3, #2
 8004390:	e0ff      	b.n	8004592 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b14      	cmp	r3, #20
 800439e:	f200 80f0 	bhi.w	8004582 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80043a2:	a201      	add	r2, pc, #4	@ (adr r2, 80043a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80043a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a8:	080043fd 	.word	0x080043fd
 80043ac:	08004583 	.word	0x08004583
 80043b0:	08004583 	.word	0x08004583
 80043b4:	08004583 	.word	0x08004583
 80043b8:	0800443d 	.word	0x0800443d
 80043bc:	08004583 	.word	0x08004583
 80043c0:	08004583 	.word	0x08004583
 80043c4:	08004583 	.word	0x08004583
 80043c8:	0800447f 	.word	0x0800447f
 80043cc:	08004583 	.word	0x08004583
 80043d0:	08004583 	.word	0x08004583
 80043d4:	08004583 	.word	0x08004583
 80043d8:	080044bf 	.word	0x080044bf
 80043dc:	08004583 	.word	0x08004583
 80043e0:	08004583 	.word	0x08004583
 80043e4:	08004583 	.word	0x08004583
 80043e8:	08004501 	.word	0x08004501
 80043ec:	08004583 	.word	0x08004583
 80043f0:	08004583 	.word	0x08004583
 80043f4:	08004583 	.word	0x08004583
 80043f8:	08004541 	.word	0x08004541
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	4618      	mov	r0, r3
 8004404:	f000 fa26 	bl	8004854 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699a      	ldr	r2, [r3, #24]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f042 0208 	orr.w	r2, r2, #8
 8004416:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	699a      	ldr	r2, [r3, #24]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0204 	bic.w	r2, r2, #4
 8004426:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6999      	ldr	r1, [r3, #24]
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	691a      	ldr	r2, [r3, #16]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	619a      	str	r2, [r3, #24]
      break;
 800443a:	e0a5      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68b9      	ldr	r1, [r7, #8]
 8004442:	4618      	mov	r0, r3
 8004444:	f000 fa82 	bl	800494c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	699a      	ldr	r2, [r3, #24]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6999      	ldr	r1, [r3, #24]
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	021a      	lsls	r2, r3, #8
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	619a      	str	r2, [r3, #24]
      break;
 800447c:	e084      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68b9      	ldr	r1, [r7, #8]
 8004484:	4618      	mov	r0, r3
 8004486:	f000 fadb 	bl	8004a40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69da      	ldr	r2, [r3, #28]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0208 	orr.w	r2, r2, #8
 8004498:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69da      	ldr	r2, [r3, #28]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 0204 	bic.w	r2, r2, #4
 80044a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	69d9      	ldr	r1, [r3, #28]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	691a      	ldr	r2, [r3, #16]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	61da      	str	r2, [r3, #28]
      break;
 80044bc:	e064      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68b9      	ldr	r1, [r7, #8]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fb33 	bl	8004b30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	69da      	ldr	r2, [r3, #28]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	69da      	ldr	r2, [r3, #28]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	69d9      	ldr	r1, [r3, #28]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	021a      	lsls	r2, r3, #8
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	61da      	str	r2, [r3, #28]
      break;
 80044fe:	e043      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68b9      	ldr	r1, [r7, #8]
 8004506:	4618      	mov	r0, r3
 8004508:	f000 fb70 	bl	8004bec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0208 	orr.w	r2, r2, #8
 800451a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0204 	bic.w	r2, r2, #4
 800452a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800453e:	e023      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68b9      	ldr	r1, [r7, #8]
 8004546:	4618      	mov	r0, r3
 8004548:	f000 fba8 	bl	8004c9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800455a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800456a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	021a      	lsls	r2, r3, #8
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004580:	e002      	b.n	8004588 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	75fb      	strb	r3, [r7, #23]
      break;
 8004586:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004590:	7dfb      	ldrb	r3, [r7, #23]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3718      	adds	r7, #24
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop

0800459c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d101      	bne.n	80045b8 <HAL_TIM_ConfigClockSource+0x1c>
 80045b4:	2302      	movs	r3, #2
 80045b6:	e0b6      	b.n	8004726 <HAL_TIM_ConfigClockSource+0x18a>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80045d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80045da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045f4:	d03e      	beq.n	8004674 <HAL_TIM_ConfigClockSource+0xd8>
 80045f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045fa:	f200 8087 	bhi.w	800470c <HAL_TIM_ConfigClockSource+0x170>
 80045fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004602:	f000 8086 	beq.w	8004712 <HAL_TIM_ConfigClockSource+0x176>
 8004606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800460a:	d87f      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x170>
 800460c:	2b70      	cmp	r3, #112	@ 0x70
 800460e:	d01a      	beq.n	8004646 <HAL_TIM_ConfigClockSource+0xaa>
 8004610:	2b70      	cmp	r3, #112	@ 0x70
 8004612:	d87b      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x170>
 8004614:	2b60      	cmp	r3, #96	@ 0x60
 8004616:	d050      	beq.n	80046ba <HAL_TIM_ConfigClockSource+0x11e>
 8004618:	2b60      	cmp	r3, #96	@ 0x60
 800461a:	d877      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x170>
 800461c:	2b50      	cmp	r3, #80	@ 0x50
 800461e:	d03c      	beq.n	800469a <HAL_TIM_ConfigClockSource+0xfe>
 8004620:	2b50      	cmp	r3, #80	@ 0x50
 8004622:	d873      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x170>
 8004624:	2b40      	cmp	r3, #64	@ 0x40
 8004626:	d058      	beq.n	80046da <HAL_TIM_ConfigClockSource+0x13e>
 8004628:	2b40      	cmp	r3, #64	@ 0x40
 800462a:	d86f      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x170>
 800462c:	2b30      	cmp	r3, #48	@ 0x30
 800462e:	d064      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15e>
 8004630:	2b30      	cmp	r3, #48	@ 0x30
 8004632:	d86b      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x170>
 8004634:	2b20      	cmp	r3, #32
 8004636:	d060      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15e>
 8004638:	2b20      	cmp	r3, #32
 800463a:	d867      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x170>
 800463c:	2b00      	cmp	r3, #0
 800463e:	d05c      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15e>
 8004640:	2b10      	cmp	r3, #16
 8004642:	d05a      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15e>
 8004644:	e062      	b.n	800470c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004656:	f000 fbf7 	bl	8004e48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004668:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	609a      	str	r2, [r3, #8]
      break;
 8004672:	e04f      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004684:	f000 fbe0 	bl	8004e48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689a      	ldr	r2, [r3, #8]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004696:	609a      	str	r2, [r3, #8]
      break;
 8004698:	e03c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046a6:	461a      	mov	r2, r3
 80046a8:	f000 fb52 	bl	8004d50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2150      	movs	r1, #80	@ 0x50
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 fbab 	bl	8004e0e <TIM_ITRx_SetConfig>
      break;
 80046b8:	e02c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046c6:	461a      	mov	r2, r3
 80046c8:	f000 fb71 	bl	8004dae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2160      	movs	r1, #96	@ 0x60
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 fb9b 	bl	8004e0e <TIM_ITRx_SetConfig>
      break;
 80046d8:	e01c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046e6:	461a      	mov	r2, r3
 80046e8:	f000 fb32 	bl	8004d50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2140      	movs	r1, #64	@ 0x40
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 fb8b 	bl	8004e0e <TIM_ITRx_SetConfig>
      break;
 80046f8:	e00c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4619      	mov	r1, r3
 8004704:	4610      	mov	r0, r2
 8004706:	f000 fb82 	bl	8004e0e <TIM_ITRx_SetConfig>
      break;
 800470a:	e003      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	73fb      	strb	r3, [r7, #15]
      break;
 8004710:	e000      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004712:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004724:	7bfb      	ldrb	r3, [r7, #15]
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004742:	b480      	push	{r7}
 8004744:	b083      	sub	sp, #12
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800474a:	bf00      	nop
 800474c:	370c      	adds	r7, #12
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr

08004756 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004756:	b480      	push	{r7}
 8004758:	b083      	sub	sp, #12
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800475e:	bf00      	nop
 8004760:	370c      	adds	r7, #12
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr

0800476a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800476a:	b480      	push	{r7}
 800476c:	b083      	sub	sp, #12
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
	...

08004780 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a2d      	ldr	r2, [pc, #180]	@ (8004848 <TIM_Base_SetConfig+0xc8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d003      	beq.n	80047a0 <TIM_Base_SetConfig+0x20>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800479e:	d108      	bne.n	80047b2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a24      	ldr	r2, [pc, #144]	@ (8004848 <TIM_Base_SetConfig+0xc8>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00b      	beq.n	80047d2 <TIM_Base_SetConfig+0x52>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047c0:	d007      	beq.n	80047d2 <TIM_Base_SetConfig+0x52>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a21      	ldr	r2, [pc, #132]	@ (800484c <TIM_Base_SetConfig+0xcc>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <TIM_Base_SetConfig+0x52>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a20      	ldr	r2, [pc, #128]	@ (8004850 <TIM_Base_SetConfig+0xd0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d108      	bne.n	80047e4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a10      	ldr	r2, [pc, #64]	@ (8004848 <TIM_Base_SetConfig+0xc8>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d007      	beq.n	800481a <TIM_Base_SetConfig+0x9a>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a0f      	ldr	r2, [pc, #60]	@ (800484c <TIM_Base_SetConfig+0xcc>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d003      	beq.n	800481a <TIM_Base_SetConfig+0x9a>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a0e      	ldr	r2, [pc, #56]	@ (8004850 <TIM_Base_SetConfig+0xd0>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d103      	bne.n	8004822 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	691a      	ldr	r2, [r3, #16]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f043 0204 	orr.w	r2, r3, #4
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2201      	movs	r2, #1
 8004832:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	601a      	str	r2, [r3, #0]
}
 800483a:	bf00      	nop
 800483c:	3714      	adds	r7, #20
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	40012c00 	.word	0x40012c00
 800484c:	40014400 	.word	0x40014400
 8004850:	40014800 	.word	0x40014800

08004854 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004854:	b480      	push	{r7}
 8004856:	b087      	sub	sp, #28
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	f023 0201 	bic.w	r2, r3, #1
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f023 0303 	bic.w	r3, r3, #3
 800488e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f023 0302 	bic.w	r3, r3, #2
 80048a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a24      	ldr	r2, [pc, #144]	@ (8004940 <TIM_OC1_SetConfig+0xec>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d007      	beq.n	80048c4 <TIM_OC1_SetConfig+0x70>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a23      	ldr	r2, [pc, #140]	@ (8004944 <TIM_OC1_SetConfig+0xf0>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d003      	beq.n	80048c4 <TIM_OC1_SetConfig+0x70>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a22      	ldr	r2, [pc, #136]	@ (8004948 <TIM_OC1_SetConfig+0xf4>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d10c      	bne.n	80048de <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0308 	bic.w	r3, r3, #8
 80048ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	f023 0304 	bic.w	r3, r3, #4
 80048dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a17      	ldr	r2, [pc, #92]	@ (8004940 <TIM_OC1_SetConfig+0xec>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d007      	beq.n	80048f6 <TIM_OC1_SetConfig+0xa2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a17      	ldr	r2, [pc, #92]	@ (8004948 <TIM_OC1_SetConfig+0xf4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d003      	beq.n	80048f6 <TIM_OC1_SetConfig+0xa2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a14      	ldr	r2, [pc, #80]	@ (8004944 <TIM_OC1_SetConfig+0xf0>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d111      	bne.n	800491a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004904:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4313      	orrs	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	4313      	orrs	r3, r2
 8004918:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	697a      	ldr	r2, [r7, #20]
 8004932:	621a      	str	r2, [r3, #32]
}
 8004934:	bf00      	nop
 8004936:	371c      	adds	r7, #28
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	40012c00 	.word	0x40012c00
 8004944:	40014800 	.word	0x40014800
 8004948:	40014400 	.word	0x40014400

0800494c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800494c:	b480      	push	{r7}
 800494e:	b087      	sub	sp, #28
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
 800495a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	f023 0210 	bic.w	r2, r3, #16
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800497a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800497e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	021b      	lsls	r3, r3, #8
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	4313      	orrs	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f023 0320 	bic.w	r3, r3, #32
 800499a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a22      	ldr	r2, [pc, #136]	@ (8004a34 <TIM_OC2_SetConfig+0xe8>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d10d      	bne.n	80049cc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	011b      	lsls	r3, r3, #4
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a19      	ldr	r2, [pc, #100]	@ (8004a34 <TIM_OC2_SetConfig+0xe8>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d007      	beq.n	80049e4 <TIM_OC2_SetConfig+0x98>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a18      	ldr	r2, [pc, #96]	@ (8004a38 <TIM_OC2_SetConfig+0xec>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d003      	beq.n	80049e4 <TIM_OC2_SetConfig+0x98>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a17      	ldr	r2, [pc, #92]	@ (8004a3c <TIM_OC2_SetConfig+0xf0>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d113      	bne.n	8004a0c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	693a      	ldr	r2, [r7, #16]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	621a      	str	r2, [r3, #32]
}
 8004a26:	bf00      	nop
 8004a28:	371c      	adds	r7, #28
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40012c00 	.word	0x40012c00
 8004a38:	40014400 	.word	0x40014400
 8004a3c:	40014800 	.word	0x40014800

08004a40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f023 0303 	bic.w	r3, r3, #3
 8004a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a21      	ldr	r2, [pc, #132]	@ (8004b24 <TIM_OC3_SetConfig+0xe4>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d10d      	bne.n	8004abe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	021b      	lsls	r3, r3, #8
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004abc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a18      	ldr	r2, [pc, #96]	@ (8004b24 <TIM_OC3_SetConfig+0xe4>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d007      	beq.n	8004ad6 <TIM_OC3_SetConfig+0x96>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a17      	ldr	r2, [pc, #92]	@ (8004b28 <TIM_OC3_SetConfig+0xe8>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d003      	beq.n	8004ad6 <TIM_OC3_SetConfig+0x96>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a16      	ldr	r2, [pc, #88]	@ (8004b2c <TIM_OC3_SetConfig+0xec>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d113      	bne.n	8004afe <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004adc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	011b      	lsls	r3, r3, #4
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	621a      	str	r2, [r3, #32]
}
 8004b18:	bf00      	nop
 8004b1a:	371c      	adds	r7, #28
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr
 8004b24:	40012c00 	.word	0x40012c00
 8004b28:	40014400 	.word	0x40014400
 8004b2c:	40014800 	.word	0x40014800

08004b30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	021b      	lsls	r3, r3, #8
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	031b      	lsls	r3, r3, #12
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a14      	ldr	r2, [pc, #80]	@ (8004be0 <TIM_OC4_SetConfig+0xb0>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d007      	beq.n	8004ba4 <TIM_OC4_SetConfig+0x74>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a13      	ldr	r2, [pc, #76]	@ (8004be4 <TIM_OC4_SetConfig+0xb4>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d003      	beq.n	8004ba4 <TIM_OC4_SetConfig+0x74>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a12      	ldr	r2, [pc, #72]	@ (8004be8 <TIM_OC4_SetConfig+0xb8>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d109      	bne.n	8004bb8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004baa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	019b      	lsls	r3, r3, #6
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	621a      	str	r2, [r3, #32]
}
 8004bd2:	bf00      	nop
 8004bd4:	371c      	adds	r7, #28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	40012c00 	.word	0x40012c00
 8004be4:	40014400 	.word	0x40014400
 8004be8:	40014800 	.word	0x40014800

08004bec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b087      	sub	sp, #28
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004c30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	041b      	lsls	r3, r3, #16
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a13      	ldr	r2, [pc, #76]	@ (8004c90 <TIM_OC5_SetConfig+0xa4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d007      	beq.n	8004c56 <TIM_OC5_SetConfig+0x6a>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a12      	ldr	r2, [pc, #72]	@ (8004c94 <TIM_OC5_SetConfig+0xa8>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d003      	beq.n	8004c56 <TIM_OC5_SetConfig+0x6a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a11      	ldr	r2, [pc, #68]	@ (8004c98 <TIM_OC5_SetConfig+0xac>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d109      	bne.n	8004c6a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	021b      	lsls	r3, r3, #8
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	621a      	str	r2, [r3, #32]
}
 8004c84:	bf00      	nop
 8004c86:	371c      	adds	r7, #28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	40012c00 	.word	0x40012c00
 8004c94:	40014400 	.word	0x40014400
 8004c98:	40014800 	.word	0x40014800

08004c9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a1b      	ldr	r3, [r3, #32]
 8004cb0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	021b      	lsls	r3, r3, #8
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ce2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	051b      	lsls	r3, r3, #20
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a14      	ldr	r2, [pc, #80]	@ (8004d44 <TIM_OC6_SetConfig+0xa8>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d007      	beq.n	8004d08 <TIM_OC6_SetConfig+0x6c>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a13      	ldr	r2, [pc, #76]	@ (8004d48 <TIM_OC6_SetConfig+0xac>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d003      	beq.n	8004d08 <TIM_OC6_SetConfig+0x6c>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a12      	ldr	r2, [pc, #72]	@ (8004d4c <TIM_OC6_SetConfig+0xb0>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d109      	bne.n	8004d1c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	029b      	lsls	r3, r3, #10
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	621a      	str	r2, [r3, #32]
}
 8004d36:	bf00      	nop
 8004d38:	371c      	adds	r7, #28
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	40012c00 	.word	0x40012c00
 8004d48:	40014400 	.word	0x40014400
 8004d4c:	40014800 	.word	0x40014800

08004d50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	f023 0201 	bic.w	r2, r3, #1
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	011b      	lsls	r3, r3, #4
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f023 030a 	bic.w	r3, r3, #10
 8004d8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	621a      	str	r2, [r3, #32]
}
 8004da2:	bf00      	nop
 8004da4:	371c      	adds	r7, #28
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b087      	sub	sp, #28
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a1b      	ldr	r3, [r3, #32]
 8004dc4:	f023 0210 	bic.w	r2, r3, #16
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004dd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	031b      	lsls	r3, r3, #12
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004dea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	011b      	lsls	r3, r3, #4
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	697a      	ldr	r2, [r7, #20]
 8004e00:	621a      	str	r2, [r3, #32]
}
 8004e02:	bf00      	nop
 8004e04:	371c      	adds	r7, #28
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b085      	sub	sp, #20
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
 8004e16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004e24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e2a:	683a      	ldr	r2, [r7, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	f043 0307 	orr.w	r3, r3, #7
 8004e34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	609a      	str	r2, [r3, #8]
}
 8004e3c:	bf00      	nop
 8004e3e:	3714      	adds	r7, #20
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	021a      	lsls	r2, r3, #8
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	609a      	str	r2, [r3, #8]
}
 8004e7c:	bf00      	nop
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f003 031f 	and.w	r3, r3, #31
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6a1a      	ldr	r2, [r3, #32]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	401a      	ands	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a1a      	ldr	r2, [r3, #32]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f003 031f 	and.w	r3, r3, #31
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	621a      	str	r2, [r3, #32]
}
 8004ec6:	bf00      	nop
 8004ec8:	371c      	adds	r7, #28
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
	...

08004ed4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e04a      	b.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a1f      	ldr	r2, [pc, #124]	@ (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d108      	bne.n	8004f28 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004f1c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68fa      	ldr	r2, [r7, #12]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a12      	ldr	r2, [pc, #72]	@ (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d004      	beq.n	8004f56 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f54:	d10c      	bne.n	8004f70 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	40012c00 	.word	0x40012c00

08004f94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d101      	bne.n	8004fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e06e      	b.n	800508e <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	4313      	orrs	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	041b      	lsls	r3, r3, #16
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	4313      	orrs	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a17      	ldr	r2, [pc, #92]	@ (800509c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d11c      	bne.n	800507c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800504c:	051b      	lsls	r3, r3, #20
 800504e:	4313      	orrs	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005078:	4313      	orrs	r3, r2
 800507a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	40012c00 	.word	0x40012c00

080050a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050a8:	bf00      	nop
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <LL_RCC_GetUSARTClockSource>:
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80050e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050e8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4013      	ands	r3, r2
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <LL_RCC_GetLPUARTClockSource>:
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8005104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005108:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4013      	ands	r3, r2
}
 8005110:	4618      	mov	r0, r3
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e042      	b.n	80051b4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005134:	2b00      	cmp	r3, #0
 8005136:	d106      	bne.n	8005146 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f7fc fa19 	bl	8001578 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2224      	movs	r2, #36	@ 0x24
 800514a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0201 	bic.w	r2, r2, #1
 800515c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 fb36 	bl	80057d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f000 f90b 	bl	8005388 <UART_SetConfig>
 8005172:	4603      	mov	r3, r0
 8005174:	2b01      	cmp	r3, #1
 8005176:	d101      	bne.n	800517c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e01b      	b.n	80051b4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	685a      	ldr	r2, [r3, #4]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800518a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689a      	ldr	r2, [r3, #8]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800519a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0201 	orr.w	r2, r2, #1
 80051aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f000 fbb5 	bl	800591c <UART_CheckIdleState>
 80051b2:	4603      	mov	r3, r0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3708      	adds	r7, #8
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e04a      	b.n	8005264 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d106      	bne.n	80051e6 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7fc f9c9 	bl	8001578 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2224      	movs	r2, #36	@ 0x24
 80051ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 0201 	bic.w	r2, r2, #1
 80051fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fae6 	bl	80057d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 f8bb 	bl	8005388 <UART_SetConfig>
 8005212:	4603      	mov	r3, r0
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e023      	b.n	8005264 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	685a      	ldr	r2, [r3, #4]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800522a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800523a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689a      	ldr	r2, [r3, #8]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0208 	orr.w	r2, r2, #8
 800524a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f042 0201 	orr.w	r2, r2, #1
 800525a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 fb5d 	bl	800591c <UART_CheckIdleState>
 8005262:	4603      	mov	r3, r0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3708      	adds	r7, #8
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b08a      	sub	sp, #40	@ 0x28
 8005270:	af02      	add	r7, sp, #8
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	603b      	str	r3, [r7, #0]
 8005278:	4613      	mov	r3, r2
 800527a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005282:	2b20      	cmp	r3, #32
 8005284:	d17b      	bne.n	800537e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d002      	beq.n	8005292 <HAL_UART_Transmit+0x26>
 800528c:	88fb      	ldrh	r3, [r7, #6]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d101      	bne.n	8005296 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e074      	b.n	8005380 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2221      	movs	r2, #33	@ 0x21
 80052a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052a6:	f7fc fa47 	bl	8001738 <HAL_GetTick>
 80052aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	88fa      	ldrh	r2, [r7, #6]
 80052b0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052c4:	d108      	bne.n	80052d8 <HAL_UART_Transmit+0x6c>
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d104      	bne.n	80052d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052ce:	2300      	movs	r3, #0
 80052d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	61bb      	str	r3, [r7, #24]
 80052d6:	e003      	b.n	80052e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052dc:	2300      	movs	r3, #0
 80052de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052e0:	e030      	b.n	8005344 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	2200      	movs	r2, #0
 80052ea:	2180      	movs	r1, #128	@ 0x80
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f000 fbbf 	bl	8005a70 <UART_WaitOnFlagUntilTimeout>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d005      	beq.n	8005304 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e03d      	b.n	8005380 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d10b      	bne.n	8005322 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005318:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	3302      	adds	r3, #2
 800531e:	61bb      	str	r3, [r7, #24]
 8005320:	e007      	b.n	8005332 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	781a      	ldrb	r2, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	3301      	adds	r3, #1
 8005330:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005338:	b29b      	uxth	r3, r3
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800534a:	b29b      	uxth	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1c8      	bne.n	80052e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	2200      	movs	r2, #0
 8005358:	2140      	movs	r1, #64	@ 0x40
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f000 fb88 	bl	8005a70 <UART_WaitOnFlagUntilTimeout>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d005      	beq.n	8005372 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2220      	movs	r2, #32
 800536a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e006      	b.n	8005380 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	e000      	b.n	8005380 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800537e:	2302      	movs	r3, #2
  }
}
 8005380:	4618      	mov	r0, r3
 8005382:	3720      	adds	r7, #32
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800538c:	b08c      	sub	sp, #48	@ 0x30
 800538e:	af00      	add	r7, sp, #0
 8005390:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005392:	2300      	movs	r3, #0
 8005394:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	689a      	ldr	r2, [r3, #8]
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	431a      	orrs	r2, r3
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	4baf      	ldr	r3, [pc, #700]	@ (8005674 <UART_SetConfig+0x2ec>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	6812      	ldr	r2, [r2, #0]
 80053be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053c0:	430b      	orrs	r3, r1
 80053c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	68da      	ldr	r2, [r3, #12]
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	430a      	orrs	r2, r1
 80053d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4aa4      	ldr	r2, [pc, #656]	@ (8005678 <UART_SetConfig+0x2f0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d004      	beq.n	80053f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053f0:	4313      	orrs	r3, r2
 80053f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80053fe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	6812      	ldr	r2, [r2, #0]
 8005406:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005408:	430b      	orrs	r3, r1
 800540a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005412:	f023 010f 	bic.w	r1, r3, #15
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	430a      	orrs	r2, r1
 8005420:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a95      	ldr	r2, [pc, #596]	@ (800567c <UART_SetConfig+0x2f4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d125      	bne.n	8005478 <UART_SetConfig+0xf0>
 800542c:	2003      	movs	r0, #3
 800542e:	f7ff fe55 	bl	80050dc <LL_RCC_GetUSARTClockSource>
 8005432:	4603      	mov	r3, r0
 8005434:	2b03      	cmp	r3, #3
 8005436:	d81b      	bhi.n	8005470 <UART_SetConfig+0xe8>
 8005438:	a201      	add	r2, pc, #4	@ (adr r2, 8005440 <UART_SetConfig+0xb8>)
 800543a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543e:	bf00      	nop
 8005440:	08005451 	.word	0x08005451
 8005444:	08005461 	.word	0x08005461
 8005448:	08005459 	.word	0x08005459
 800544c:	08005469 	.word	0x08005469
 8005450:	2301      	movs	r3, #1
 8005452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005456:	e042      	b.n	80054de <UART_SetConfig+0x156>
 8005458:	2302      	movs	r3, #2
 800545a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800545e:	e03e      	b.n	80054de <UART_SetConfig+0x156>
 8005460:	2304      	movs	r3, #4
 8005462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005466:	e03a      	b.n	80054de <UART_SetConfig+0x156>
 8005468:	2308      	movs	r3, #8
 800546a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800546e:	e036      	b.n	80054de <UART_SetConfig+0x156>
 8005470:	2310      	movs	r3, #16
 8005472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005476:	e032      	b.n	80054de <UART_SetConfig+0x156>
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a7e      	ldr	r2, [pc, #504]	@ (8005678 <UART_SetConfig+0x2f0>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d12a      	bne.n	80054d8 <UART_SetConfig+0x150>
 8005482:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8005486:	f7ff fe39 	bl	80050fc <LL_RCC_GetLPUARTClockSource>
 800548a:	4603      	mov	r3, r0
 800548c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005490:	d01a      	beq.n	80054c8 <UART_SetConfig+0x140>
 8005492:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005496:	d81b      	bhi.n	80054d0 <UART_SetConfig+0x148>
 8005498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800549c:	d00c      	beq.n	80054b8 <UART_SetConfig+0x130>
 800549e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054a2:	d815      	bhi.n	80054d0 <UART_SetConfig+0x148>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <UART_SetConfig+0x128>
 80054a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054ac:	d008      	beq.n	80054c0 <UART_SetConfig+0x138>
 80054ae:	e00f      	b.n	80054d0 <UART_SetConfig+0x148>
 80054b0:	2300      	movs	r3, #0
 80054b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054b6:	e012      	b.n	80054de <UART_SetConfig+0x156>
 80054b8:	2302      	movs	r3, #2
 80054ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054be:	e00e      	b.n	80054de <UART_SetConfig+0x156>
 80054c0:	2304      	movs	r3, #4
 80054c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054c6:	e00a      	b.n	80054de <UART_SetConfig+0x156>
 80054c8:	2308      	movs	r3, #8
 80054ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ce:	e006      	b.n	80054de <UART_SetConfig+0x156>
 80054d0:	2310      	movs	r3, #16
 80054d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054d6:	e002      	b.n	80054de <UART_SetConfig+0x156>
 80054d8:	2310      	movs	r3, #16
 80054da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a65      	ldr	r2, [pc, #404]	@ (8005678 <UART_SetConfig+0x2f0>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	f040 8097 	bne.w	8005618 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80054ee:	2b08      	cmp	r3, #8
 80054f0:	d823      	bhi.n	800553a <UART_SetConfig+0x1b2>
 80054f2:	a201      	add	r2, pc, #4	@ (adr r2, 80054f8 <UART_SetConfig+0x170>)
 80054f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f8:	0800551d 	.word	0x0800551d
 80054fc:	0800553b 	.word	0x0800553b
 8005500:	08005525 	.word	0x08005525
 8005504:	0800553b 	.word	0x0800553b
 8005508:	0800552b 	.word	0x0800552b
 800550c:	0800553b 	.word	0x0800553b
 8005510:	0800553b 	.word	0x0800553b
 8005514:	0800553b 	.word	0x0800553b
 8005518:	08005533 	.word	0x08005533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800551c:	f7fd fe64 	bl	80031e8 <HAL_RCC_GetPCLK1Freq>
 8005520:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005522:	e010      	b.n	8005546 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005524:	4b56      	ldr	r3, [pc, #344]	@ (8005680 <UART_SetConfig+0x2f8>)
 8005526:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005528:	e00d      	b.n	8005546 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800552a:	f7fd fddd 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 800552e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005530:	e009      	b.n	8005546 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005538:	e005      	b.n	8005546 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800553a:	2300      	movs	r3, #0
 800553c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005544:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 812b 	beq.w	80057a4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005552:	4a4c      	ldr	r2, [pc, #304]	@ (8005684 <UART_SetConfig+0x2fc>)
 8005554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005558:	461a      	mov	r2, r3
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005560:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	685a      	ldr	r2, [r3, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	4413      	add	r3, r2
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	429a      	cmp	r2, r3
 8005570:	d305      	bcc.n	800557e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	429a      	cmp	r2, r3
 800557c:	d903      	bls.n	8005586 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005584:	e10e      	b.n	80057a4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005588:	2200      	movs	r2, #0
 800558a:	60bb      	str	r3, [r7, #8]
 800558c:	60fa      	str	r2, [r7, #12]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005592:	4a3c      	ldr	r2, [pc, #240]	@ (8005684 <UART_SetConfig+0x2fc>)
 8005594:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005598:	b29b      	uxth	r3, r3
 800559a:	2200      	movs	r2, #0
 800559c:	603b      	str	r3, [r7, #0]
 800559e:	607a      	str	r2, [r7, #4]
 80055a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80055a8:	f7fa fe3a 	bl	8000220 <__aeabi_uldivmod>
 80055ac:	4602      	mov	r2, r0
 80055ae:	460b      	mov	r3, r1
 80055b0:	4610      	mov	r0, r2
 80055b2:	4619      	mov	r1, r3
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	020b      	lsls	r3, r1, #8
 80055be:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80055c2:	0202      	lsls	r2, r0, #8
 80055c4:	6979      	ldr	r1, [r7, #20]
 80055c6:	6849      	ldr	r1, [r1, #4]
 80055c8:	0849      	lsrs	r1, r1, #1
 80055ca:	2000      	movs	r0, #0
 80055cc:	460c      	mov	r4, r1
 80055ce:	4605      	mov	r5, r0
 80055d0:	eb12 0804 	adds.w	r8, r2, r4
 80055d4:	eb43 0905 	adc.w	r9, r3, r5
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	469a      	mov	sl, r3
 80055e0:	4693      	mov	fp, r2
 80055e2:	4652      	mov	r2, sl
 80055e4:	465b      	mov	r3, fp
 80055e6:	4640      	mov	r0, r8
 80055e8:	4649      	mov	r1, r9
 80055ea:	f7fa fe19 	bl	8000220 <__aeabi_uldivmod>
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	4613      	mov	r3, r2
 80055f4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055fc:	d308      	bcc.n	8005610 <UART_SetConfig+0x288>
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005604:	d204      	bcs.n	8005610 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6a3a      	ldr	r2, [r7, #32]
 800560c:	60da      	str	r2, [r3, #12]
 800560e:	e0c9      	b.n	80057a4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005616:	e0c5      	b.n	80057a4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005620:	d16d      	bne.n	80056fe <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8005622:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005626:	3b01      	subs	r3, #1
 8005628:	2b07      	cmp	r3, #7
 800562a:	d82d      	bhi.n	8005688 <UART_SetConfig+0x300>
 800562c:	a201      	add	r2, pc, #4	@ (adr r2, 8005634 <UART_SetConfig+0x2ac>)
 800562e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005632:	bf00      	nop
 8005634:	08005655 	.word	0x08005655
 8005638:	0800565d 	.word	0x0800565d
 800563c:	08005689 	.word	0x08005689
 8005640:	08005663 	.word	0x08005663
 8005644:	08005689 	.word	0x08005689
 8005648:	08005689 	.word	0x08005689
 800564c:	08005689 	.word	0x08005689
 8005650:	0800566b 	.word	0x0800566b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005654:	f7fd fdde 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 8005658:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800565a:	e01b      	b.n	8005694 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800565c:	4b08      	ldr	r3, [pc, #32]	@ (8005680 <UART_SetConfig+0x2f8>)
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005660:	e018      	b.n	8005694 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005662:	f7fd fd41 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 8005666:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005668:	e014      	b.n	8005694 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800566a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800566e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005670:	e010      	b.n	8005694 <UART_SetConfig+0x30c>
 8005672:	bf00      	nop
 8005674:	cfff69f3 	.word	0xcfff69f3
 8005678:	40008000 	.word	0x40008000
 800567c:	40013800 	.word	0x40013800
 8005680:	00f42400 	.word	0x00f42400
 8005684:	08008380 	.word	0x08008380
      default:
        pclk = 0U;
 8005688:	2300      	movs	r3, #0
 800568a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005692:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005696:	2b00      	cmp	r3, #0
 8005698:	f000 8084 	beq.w	80057a4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a0:	4a4b      	ldr	r2, [pc, #300]	@ (80057d0 <UART_SetConfig+0x448>)
 80056a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056a6:	461a      	mov	r2, r3
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80056ae:	005a      	lsls	r2, r3, #1
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	085b      	lsrs	r3, r3, #1
 80056b6:	441a      	add	r2, r3
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	2b0f      	cmp	r3, #15
 80056c6:	d916      	bls.n	80056f6 <UART_SetConfig+0x36e>
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056ce:	d212      	bcs.n	80056f6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	f023 030f 	bic.w	r3, r3, #15
 80056d8:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	085b      	lsrs	r3, r3, #1
 80056de:	b29b      	uxth	r3, r3
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	8bfb      	ldrh	r3, [r7, #30]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	8bfa      	ldrh	r2, [r7, #30]
 80056f2:	60da      	str	r2, [r3, #12]
 80056f4:	e056      	b.n	80057a4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80056fc:	e052      	b.n	80057a4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005702:	3b01      	subs	r3, #1
 8005704:	2b07      	cmp	r3, #7
 8005706:	d822      	bhi.n	800574e <UART_SetConfig+0x3c6>
 8005708:	a201      	add	r2, pc, #4	@ (adr r2, 8005710 <UART_SetConfig+0x388>)
 800570a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800570e:	bf00      	nop
 8005710:	08005731 	.word	0x08005731
 8005714:	08005739 	.word	0x08005739
 8005718:	0800574f 	.word	0x0800574f
 800571c:	0800573f 	.word	0x0800573f
 8005720:	0800574f 	.word	0x0800574f
 8005724:	0800574f 	.word	0x0800574f
 8005728:	0800574f 	.word	0x0800574f
 800572c:	08005747 	.word	0x08005747
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005730:	f7fd fd70 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 8005734:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005736:	e010      	b.n	800575a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005738:	4b26      	ldr	r3, [pc, #152]	@ (80057d4 <UART_SetConfig+0x44c>)
 800573a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800573c:	e00d      	b.n	800575a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800573e:	f7fd fcd3 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 8005742:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005744:	e009      	b.n	800575a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800574a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800574c:	e005      	b.n	800575a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800574e:	2300      	movs	r3, #0
 8005750:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005758:	bf00      	nop
    }

    if (pclk != 0U)
 800575a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575c:	2b00      	cmp	r3, #0
 800575e:	d021      	beq.n	80057a4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005764:	4a1a      	ldr	r2, [pc, #104]	@ (80057d0 <UART_SetConfig+0x448>)
 8005766:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800576a:	461a      	mov	r2, r3
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	085b      	lsrs	r3, r3, #1
 8005778:	441a      	add	r2, r3
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005782:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	2b0f      	cmp	r3, #15
 8005788:	d909      	bls.n	800579e <UART_SetConfig+0x416>
 800578a:	6a3b      	ldr	r3, [r7, #32]
 800578c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005790:	d205      	bcs.n	800579e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	b29a      	uxth	r2, r3
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	60da      	str	r2, [r3, #12]
 800579c:	e002      	b.n	80057a4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	2200      	movs	r2, #0
 80057b8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	2200      	movs	r2, #0
 80057be:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80057c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3730      	adds	r7, #48	@ 0x30
 80057c8:	46bd      	mov	sp, r7
 80057ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ce:	bf00      	nop
 80057d0:	08008380 	.word	0x08008380
 80057d4:	00f42400 	.word	0x00f42400

080057d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00a      	beq.n	8005802 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	430a      	orrs	r2, r1
 8005800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00a      	beq.n	8005824 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	430a      	orrs	r2, r1
 8005822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00a      	beq.n	8005846 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584a:	f003 0304 	and.w	r3, r3, #4
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800586c:	f003 0310 	and.w	r3, r3, #16
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00a      	beq.n	800588a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	430a      	orrs	r2, r1
 8005888:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	430a      	orrs	r2, r1
 80058aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d01a      	beq.n	80058ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058d6:	d10a      	bne.n	80058ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	430a      	orrs	r2, r1
 80058ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00a      	beq.n	8005910 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	430a      	orrs	r2, r1
 800590e:	605a      	str	r2, [r3, #4]
  }
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b098      	sub	sp, #96	@ 0x60
 8005920:	af02      	add	r7, sp, #8
 8005922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800592c:	f7fb ff04 	bl	8001738 <HAL_GetTick>
 8005930:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0308 	and.w	r3, r3, #8
 800593c:	2b08      	cmp	r3, #8
 800593e:	d12f      	bne.n	80059a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005940:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005944:	9300      	str	r3, [sp, #0]
 8005946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005948:	2200      	movs	r2, #0
 800594a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 f88e 	bl	8005a70 <UART_WaitOnFlagUntilTimeout>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d022      	beq.n	80059a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005962:	e853 3f00 	ldrex	r3, [r3]
 8005966:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800596a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800596e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	461a      	mov	r2, r3
 8005976:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005978:	647b      	str	r3, [r7, #68]	@ 0x44
 800597a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800597e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005980:	e841 2300 	strex	r3, r2, [r1]
 8005984:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1e6      	bne.n	800595a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2220      	movs	r2, #32
 8005990:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e063      	b.n	8005a68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d149      	bne.n	8005a42 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059b6:	2200      	movs	r2, #0
 80059b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 f857 	bl	8005a70 <UART_WaitOnFlagUntilTimeout>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d03c      	beq.n	8005a42 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d0:	e853 3f00 	ldrex	r3, [r3]
 80059d4:	623b      	str	r3, [r7, #32]
   return(result);
 80059d6:	6a3b      	ldr	r3, [r7, #32]
 80059d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	461a      	mov	r2, r3
 80059e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80059e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ee:	e841 2300 	strex	r3, r2, [r1]
 80059f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1e6      	bne.n	80059c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3308      	adds	r3, #8
 8005a00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	e853 3f00 	ldrex	r3, [r3]
 8005a08:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f023 0301 	bic.w	r3, r3, #1
 8005a10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	3308      	adds	r3, #8
 8005a18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a1a:	61fa      	str	r2, [r7, #28]
 8005a1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1e:	69b9      	ldr	r1, [r7, #24]
 8005a20:	69fa      	ldr	r2, [r7, #28]
 8005a22:	e841 2300 	strex	r3, r2, [r1]
 8005a26:	617b      	str	r3, [r7, #20]
   return(result);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1e5      	bne.n	80059fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2220      	movs	r2, #32
 8005a32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e012      	b.n	8005a68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2220      	movs	r2, #32
 8005a46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2220      	movs	r2, #32
 8005a4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3758      	adds	r7, #88	@ 0x58
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	603b      	str	r3, [r7, #0]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a80:	e04f      	b.n	8005b22 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a88:	d04b      	beq.n	8005b22 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a8a:	f7fb fe55 	bl	8001738 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d302      	bcc.n	8005aa0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a9a:	69bb      	ldr	r3, [r7, #24]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e04e      	b.n	8005b42 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0304 	and.w	r3, r3, #4
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d037      	beq.n	8005b22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	2b80      	cmp	r3, #128	@ 0x80
 8005ab6:	d034      	beq.n	8005b22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b40      	cmp	r3, #64	@ 0x40
 8005abc:	d031      	beq.n	8005b22 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	69db      	ldr	r3, [r3, #28]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b08      	cmp	r3, #8
 8005aca:	d110      	bne.n	8005aee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2208      	movs	r2, #8
 8005ad2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ad4:	68f8      	ldr	r0, [r7, #12]
 8005ad6:	f000 f838 	bl	8005b4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2208      	movs	r2, #8
 8005ade:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e029      	b.n	8005b42 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	69db      	ldr	r3, [r3, #28]
 8005af4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005af8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005afc:	d111      	bne.n	8005b22 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 f81e 	bl	8005b4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e00f      	b.n	8005b42 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	69da      	ldr	r2, [r3, #28]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	bf0c      	ite	eq
 8005b32:	2301      	moveq	r3, #1
 8005b34:	2300      	movne	r3, #0
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	461a      	mov	r2, r3
 8005b3a:	79fb      	ldrb	r3, [r7, #7]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d0a0      	beq.n	8005a82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b4a:	b480      	push	{r7}
 8005b4c:	b095      	sub	sp, #84	@ 0x54
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b5a:	e853 3f00 	ldrex	r3, [r3]
 8005b5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b70:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b78:	e841 2300 	strex	r3, r2, [r1]
 8005b7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1e6      	bne.n	8005b52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	3308      	adds	r3, #8
 8005b8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	e853 3f00 	ldrex	r3, [r3]
 8005b92:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b9a:	f023 0301 	bic.w	r3, r3, #1
 8005b9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	3308      	adds	r3, #8
 8005ba6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ba8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005baa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bb0:	e841 2300 	strex	r3, r2, [r1]
 8005bb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1e3      	bne.n	8005b84 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d118      	bne.n	8005bf6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	e853 3f00 	ldrex	r3, [r3]
 8005bd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	f023 0310 	bic.w	r3, r3, #16
 8005bd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	461a      	mov	r2, r3
 8005be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005be2:	61bb      	str	r3, [r7, #24]
 8005be4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be6:	6979      	ldr	r1, [r7, #20]
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	e841 2300 	strex	r3, r2, [r1]
 8005bee:	613b      	str	r3, [r7, #16]
   return(result);
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1e6      	bne.n	8005bc4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005c0a:	bf00      	nop
 8005c0c:	3754      	adds	r7, #84	@ 0x54
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr

08005c16 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b085      	sub	sp, #20
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d101      	bne.n	8005c2c <HAL_UARTEx_DisableFifoMode+0x16>
 8005c28:	2302      	movs	r3, #2
 8005c2a:	e027      	b.n	8005c7c <HAL_UARTEx_DisableFifoMode+0x66>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2224      	movs	r2, #36	@ 0x24
 8005c38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f022 0201 	bic.w	r2, r2, #1
 8005c52:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005c5a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d101      	bne.n	8005ca0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	e02d      	b.n	8005cfc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2224      	movs	r2, #36	@ 0x24
 8005cac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f022 0201 	bic.w	r2, r2, #1
 8005cc6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 f84f 	bl	8005d80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2220      	movs	r2, #32
 8005cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d101      	bne.n	8005d1c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e02d      	b.n	8005d78 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2224      	movs	r2, #36	@ 0x24
 8005d28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0201 	bic.w	r2, r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	683a      	ldr	r2, [r7, #0]
 8005d54:	430a      	orrs	r2, r1
 8005d56:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 f811 	bl	8005d80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68fa      	ldr	r2, [r7, #12]
 8005d64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d108      	bne.n	8005da2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005da0:	e031      	b.n	8005e06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005da2:	2308      	movs	r3, #8
 8005da4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005da6:	2308      	movs	r3, #8
 8005da8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	0e5b      	lsrs	r3, r3, #25
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	f003 0307 	and.w	r3, r3, #7
 8005db8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	0f5b      	lsrs	r3, r3, #29
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	f003 0307 	and.w	r3, r3, #7
 8005dc8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005dca:	7bbb      	ldrb	r3, [r7, #14]
 8005dcc:	7b3a      	ldrb	r2, [r7, #12]
 8005dce:	4911      	ldr	r1, [pc, #68]	@ (8005e14 <UARTEx_SetNbDataToProcess+0x94>)
 8005dd0:	5c8a      	ldrb	r2, [r1, r2]
 8005dd2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005dd6:	7b3a      	ldrb	r2, [r7, #12]
 8005dd8:	490f      	ldr	r1, [pc, #60]	@ (8005e18 <UARTEx_SetNbDataToProcess+0x98>)
 8005dda:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ddc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
 8005dea:	7b7a      	ldrb	r2, [r7, #13]
 8005dec:	4909      	ldr	r1, [pc, #36]	@ (8005e14 <UARTEx_SetNbDataToProcess+0x94>)
 8005dee:	5c8a      	ldrb	r2, [r1, r2]
 8005df0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005df4:	7b7a      	ldrb	r2, [r7, #13]
 8005df6:	4908      	ldr	r1, [pc, #32]	@ (8005e18 <UARTEx_SetNbDataToProcess+0x98>)
 8005df8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005dfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005e06:	bf00      	nop
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	08008398 	.word	0x08008398
 8005e18:	080083a0 	.word	0x080083a0

08005e1c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	4603      	mov	r3, r0
 8005e24:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005e26:	2300      	movs	r3, #0
 8005e28:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005e2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e2e:	2b84      	cmp	r3, #132	@ 0x84
 8005e30:	d005      	beq.n	8005e3e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005e32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	4413      	add	r3, r2
 8005e3a:	3303      	adds	r3, #3
 8005e3c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005e50:	f000 fa74 	bl	800633c <vTaskStartScheduler>
  
  return osOK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005e5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e5c:	b087      	sub	sp, #28
 8005e5e:	af02      	add	r7, sp, #8
 8005e60:	6078      	str	r0, [r7, #4]
 8005e62:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685c      	ldr	r4, [r3, #4]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e70:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff ffcf 	bl	8005e1c <makeFreeRtosPriority>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	f107 030c 	add.w	r3, r7, #12
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	9200      	str	r2, [sp, #0]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	4632      	mov	r2, r6
 8005e8c:	4629      	mov	r1, r5
 8005e8e:	4620      	mov	r0, r4
 8005e90:	f000 f8d2 	bl	8006038 <xTaskCreate>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d001      	beq.n	8005e9e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	e000      	b.n	8005ea0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3714      	adds	r7, #20
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ea8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d001      	beq.n	8005ebe <osDelay+0x16>
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	e000      	b.n	8005ec0 <osDelay+0x18>
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fa05 	bl	80062d0 <vTaskDelay>
  
  return osOK;
 8005ec6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3710      	adds	r7, #16
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f103 0208 	add.w	r2, r3, #8
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ee8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f103 0208 	add.w	r2, r3, #8
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f103 0208 	add.w	r2, r3, #8
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b085      	sub	sp, #20
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
 8005f32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	601a      	str	r2, [r3, #0]
}
 8005f66:	bf00      	nop
 8005f68:	3714      	adds	r7, #20
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr

08005f72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f72:	b480      	push	{r7}
 8005f74:	b085      	sub	sp, #20
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
 8005f7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f88:	d103      	bne.n	8005f92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	60fb      	str	r3, [r7, #12]
 8005f90:	e00c      	b.n	8005fac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	3308      	adds	r3, #8
 8005f96:	60fb      	str	r3, [r7, #12]
 8005f98:	e002      	b.n	8005fa0 <vListInsert+0x2e>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	60fb      	str	r3, [r7, #12]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d2f6      	bcs.n	8005f9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	1c5a      	adds	r2, r3, #1
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	601a      	str	r2, [r3, #0]
}
 8005fd8:	bf00      	nop
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6892      	ldr	r2, [r2, #8]
 8005ffa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6852      	ldr	r2, [r2, #4]
 8006004:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	429a      	cmp	r2, r3
 800600e:	d103      	bne.n	8006018 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	1e5a      	subs	r2, r3, #1
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3714      	adds	r7, #20
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006038:	b580      	push	{r7, lr}
 800603a:	b08c      	sub	sp, #48	@ 0x30
 800603c:	af04      	add	r7, sp, #16
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	603b      	str	r3, [r7, #0]
 8006044:	4613      	mov	r3, r2
 8006046:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006048:	88fb      	ldrh	r3, [r7, #6]
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4618      	mov	r0, r3
 800604e:	f000 fec3 	bl	8006dd8 <pvPortMalloc>
 8006052:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00e      	beq.n	8006078 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800605a:	20a0      	movs	r0, #160	@ 0xa0
 800605c:	f000 febc 	bl	8006dd8 <pvPortMalloc>
 8006060:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	631a      	str	r2, [r3, #48]	@ 0x30
 800606e:	e005      	b.n	800607c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006070:	6978      	ldr	r0, [r7, #20]
 8006072:	f000 ff7f 	bl	8006f74 <vPortFree>
 8006076:	e001      	b.n	800607c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006078:	2300      	movs	r3, #0
 800607a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d013      	beq.n	80060aa <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006082:	88fa      	ldrh	r2, [r7, #6]
 8006084:	2300      	movs	r3, #0
 8006086:	9303      	str	r3, [sp, #12]
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	9302      	str	r3, [sp, #8]
 800608c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608e:	9301      	str	r3, [sp, #4]
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	68b9      	ldr	r1, [r7, #8]
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 f80f 	bl	80060bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800609e:	69f8      	ldr	r0, [r7, #28]
 80060a0:	f000 f8ac 	bl	80061fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80060a4:	2301      	movs	r3, #1
 80060a6:	61bb      	str	r3, [r7, #24]
 80060a8:	e002      	b.n	80060b0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80060aa:	f04f 33ff 	mov.w	r3, #4294967295
 80060ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80060b0:	69bb      	ldr	r3, [r7, #24]
	}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3720      	adds	r7, #32
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
	...

080060bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b088      	sub	sp, #32
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80060d4:	3b01      	subs	r3, #1
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	4413      	add	r3, r2
 80060da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	f023 0307 	bic.w	r3, r3, #7
 80060e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	f003 0307 	and.w	r3, r3, #7
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00b      	beq.n	8006106 <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80060ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f2:	f383 8811 	msr	BASEPRI, r3
 80060f6:	f3bf 8f6f 	isb	sy
 80060fa:	f3bf 8f4f 	dsb	sy
 80060fe:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006100:	bf00      	nop
 8006102:	bf00      	nop
 8006104:	e7fd      	b.n	8006102 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d01f      	beq.n	800614c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800610c:	2300      	movs	r3, #0
 800610e:	61fb      	str	r3, [r7, #28]
 8006110:	e012      	b.n	8006138 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	4413      	add	r3, r2
 8006118:	7819      	ldrb	r1, [r3, #0]
 800611a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	4413      	add	r3, r2
 8006120:	3334      	adds	r3, #52	@ 0x34
 8006122:	460a      	mov	r2, r1
 8006124:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006126:	68ba      	ldr	r2, [r7, #8]
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	4413      	add	r3, r2
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d006      	beq.n	8006140 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	3301      	adds	r3, #1
 8006136:	61fb      	str	r3, [r7, #28]
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	2b0f      	cmp	r3, #15
 800613c:	d9e9      	bls.n	8006112 <prvInitialiseNewTask+0x56>
 800613e:	e000      	b.n	8006142 <prvInitialiseNewTask+0x86>
			{
				break;
 8006140:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800614a:	e003      	b.n	8006154 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800614c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614e:	2200      	movs	r2, #0
 8006150:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006156:	2b06      	cmp	r3, #6
 8006158:	d901      	bls.n	800615e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800615a:	2306      	movs	r3, #6
 800615c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800615e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006160:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006162:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006166:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006168:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800616a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616c:	2200      	movs	r2, #0
 800616e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006172:	3304      	adds	r3, #4
 8006174:	4618      	mov	r0, r3
 8006176:	f7ff fecb 	bl	8005f10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800617a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800617c:	3318      	adds	r3, #24
 800617e:	4618      	mov	r0, r3
 8006180:	f7ff fec6 	bl	8005f10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006188:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800618a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618c:	f1c3 0207 	rsb	r2, r3, #7
 8006190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006192:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006198:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800619a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619c:	2200      	movs	r2, #0
 800619e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80061aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ac:	334c      	adds	r3, #76	@ 0x4c
 80061ae:	224c      	movs	r2, #76	@ 0x4c
 80061b0:	2100      	movs	r1, #0
 80061b2:	4618      	mov	r0, r3
 80061b4:	f001 fa08 	bl	80075c8 <memset>
 80061b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ba:	4a0d      	ldr	r2, [pc, #52]	@ (80061f0 <prvInitialiseNewTask+0x134>)
 80061bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80061be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c0:	4a0c      	ldr	r2, [pc, #48]	@ (80061f4 <prvInitialiseNewTask+0x138>)
 80061c2:	655a      	str	r2, [r3, #84]	@ 0x54
 80061c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c6:	4a0c      	ldr	r2, [pc, #48]	@ (80061f8 <prvInitialiseNewTask+0x13c>)
 80061c8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80061ca:	683a      	ldr	r2, [r7, #0]
 80061cc:	68f9      	ldr	r1, [r7, #12]
 80061ce:	69b8      	ldr	r0, [r7, #24]
 80061d0:	f000 fbf2 	bl	80069b8 <pxPortInitialiseStack>
 80061d4:	4602      	mov	r2, r0
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80061da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d002      	beq.n	80061e6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80061e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061e6:	bf00      	nop
 80061e8:	3720      	adds	r7, #32
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	bf00      	nop
 80061f0:	200010dc 	.word	0x200010dc
 80061f4:	20001144 	.word	0x20001144
 80061f8:	200011ac 	.word	0x200011ac

080061fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006204:	f000 fd08 	bl	8006c18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006208:	4b2a      	ldr	r3, [pc, #168]	@ (80062b4 <prvAddNewTaskToReadyList+0xb8>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3301      	adds	r3, #1
 800620e:	4a29      	ldr	r2, [pc, #164]	@ (80062b4 <prvAddNewTaskToReadyList+0xb8>)
 8006210:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006212:	4b29      	ldr	r3, [pc, #164]	@ (80062b8 <prvAddNewTaskToReadyList+0xbc>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d109      	bne.n	800622e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800621a:	4a27      	ldr	r2, [pc, #156]	@ (80062b8 <prvAddNewTaskToReadyList+0xbc>)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006220:	4b24      	ldr	r3, [pc, #144]	@ (80062b4 <prvAddNewTaskToReadyList+0xb8>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d110      	bne.n	800624a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006228:	f000 fabc 	bl	80067a4 <prvInitialiseTaskLists>
 800622c:	e00d      	b.n	800624a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800622e:	4b23      	ldr	r3, [pc, #140]	@ (80062bc <prvAddNewTaskToReadyList+0xc0>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d109      	bne.n	800624a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006236:	4b20      	ldr	r3, [pc, #128]	@ (80062b8 <prvAddNewTaskToReadyList+0xbc>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006240:	429a      	cmp	r2, r3
 8006242:	d802      	bhi.n	800624a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006244:	4a1c      	ldr	r2, [pc, #112]	@ (80062b8 <prvAddNewTaskToReadyList+0xbc>)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800624a:	4b1d      	ldr	r3, [pc, #116]	@ (80062c0 <prvAddNewTaskToReadyList+0xc4>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3301      	adds	r3, #1
 8006250:	4a1b      	ldr	r2, [pc, #108]	@ (80062c0 <prvAddNewTaskToReadyList+0xc4>)
 8006252:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006258:	2201      	movs	r2, #1
 800625a:	409a      	lsls	r2, r3
 800625c:	4b19      	ldr	r3, [pc, #100]	@ (80062c4 <prvAddNewTaskToReadyList+0xc8>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4313      	orrs	r3, r2
 8006262:	4a18      	ldr	r2, [pc, #96]	@ (80062c4 <prvAddNewTaskToReadyList+0xc8>)
 8006264:	6013      	str	r3, [r2, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800626a:	4613      	mov	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4413      	add	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4a15      	ldr	r2, [pc, #84]	@ (80062c8 <prvAddNewTaskToReadyList+0xcc>)
 8006274:	441a      	add	r2, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	3304      	adds	r3, #4
 800627a:	4619      	mov	r1, r3
 800627c:	4610      	mov	r0, r2
 800627e:	f7ff fe54 	bl	8005f2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006282:	f000 fcfb 	bl	8006c7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006286:	4b0d      	ldr	r3, [pc, #52]	@ (80062bc <prvAddNewTaskToReadyList+0xc0>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00e      	beq.n	80062ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800628e:	4b0a      	ldr	r3, [pc, #40]	@ (80062b8 <prvAddNewTaskToReadyList+0xbc>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006298:	429a      	cmp	r2, r3
 800629a:	d207      	bcs.n	80062ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800629c:	4b0b      	ldr	r3, [pc, #44]	@ (80062cc <prvAddNewTaskToReadyList+0xd0>)
 800629e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062a2:	601a      	str	r2, [r3, #0]
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062ac:	bf00      	nop
 80062ae:	3708      	adds	r7, #8
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	20000488 	.word	0x20000488
 80062b8:	20000388 	.word	0x20000388
 80062bc:	20000494 	.word	0x20000494
 80062c0:	200004a4 	.word	0x200004a4
 80062c4:	20000490 	.word	0x20000490
 80062c8:	2000038c 	.word	0x2000038c
 80062cc:	e000ed04 	.word	0xe000ed04

080062d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80062d8:	2300      	movs	r3, #0
 80062da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d018      	beq.n	8006314 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80062e2:	4b14      	ldr	r3, [pc, #80]	@ (8006334 <vTaskDelay+0x64>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00b      	beq.n	8006302 <vTaskDelay+0x32>
	__asm volatile
 80062ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ee:	f383 8811 	msr	BASEPRI, r3
 80062f2:	f3bf 8f6f 	isb	sy
 80062f6:	f3bf 8f4f 	dsb	sy
 80062fa:	60bb      	str	r3, [r7, #8]
}
 80062fc:	bf00      	nop
 80062fe:	bf00      	nop
 8006300:	e7fd      	b.n	80062fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006302:	f000 f86d 	bl	80063e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006306:	2100      	movs	r1, #0
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 faef 	bl	80068ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800630e:	f000 f875 	bl	80063fc <xTaskResumeAll>
 8006312:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d107      	bne.n	800632a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800631a:	4b07      	ldr	r3, [pc, #28]	@ (8006338 <vTaskDelay+0x68>)
 800631c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006320:	601a      	str	r2, [r3, #0]
 8006322:	f3bf 8f4f 	dsb	sy
 8006326:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800632a:	bf00      	nop
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	200004b0 	.word	0x200004b0
 8006338:	e000ed04 	.word	0xe000ed04

0800633c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b086      	sub	sp, #24
 8006340:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8006342:	4b1f      	ldr	r3, [pc, #124]	@ (80063c0 <vTaskStartScheduler+0x84>)
 8006344:	9301      	str	r3, [sp, #4]
 8006346:	2300      	movs	r3, #0
 8006348:	9300      	str	r3, [sp, #0]
 800634a:	2300      	movs	r3, #0
 800634c:	2280      	movs	r2, #128	@ 0x80
 800634e:	491d      	ldr	r1, [pc, #116]	@ (80063c4 <vTaskStartScheduler+0x88>)
 8006350:	481d      	ldr	r0, [pc, #116]	@ (80063c8 <vTaskStartScheduler+0x8c>)
 8006352:	f7ff fe71 	bl	8006038 <xTaskCreate>
 8006356:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2b01      	cmp	r3, #1
 800635c:	d11b      	bne.n	8006396 <vTaskStartScheduler+0x5a>
	__asm volatile
 800635e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006362:	f383 8811 	msr	BASEPRI, r3
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	60bb      	str	r3, [r7, #8]
}
 8006370:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006372:	4b16      	ldr	r3, [pc, #88]	@ (80063cc <vTaskStartScheduler+0x90>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	334c      	adds	r3, #76	@ 0x4c
 8006378:	4a15      	ldr	r2, [pc, #84]	@ (80063d0 <vTaskStartScheduler+0x94>)
 800637a:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800637c:	4b15      	ldr	r3, [pc, #84]	@ (80063d4 <vTaskStartScheduler+0x98>)
 800637e:	f04f 32ff 	mov.w	r2, #4294967295
 8006382:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006384:	4b14      	ldr	r3, [pc, #80]	@ (80063d8 <vTaskStartScheduler+0x9c>)
 8006386:	2201      	movs	r2, #1
 8006388:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800638a:	4b14      	ldr	r3, [pc, #80]	@ (80063dc <vTaskStartScheduler+0xa0>)
 800638c:	2200      	movs	r2, #0
 800638e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006390:	f000 fb9e 	bl	8006ad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006394:	e00f      	b.n	80063b6 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639c:	d10b      	bne.n	80063b6 <vTaskStartScheduler+0x7a>
	__asm volatile
 800639e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	607b      	str	r3, [r7, #4]
}
 80063b0:	bf00      	nop
 80063b2:	bf00      	nop
 80063b4:	e7fd      	b.n	80063b2 <vTaskStartScheduler+0x76>
}
 80063b6:	bf00      	nop
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	200004ac 	.word	0x200004ac
 80063c4:	080082d8 	.word	0x080082d8
 80063c8:	08006775 	.word	0x08006775
 80063cc:	20000388 	.word	0x20000388
 80063d0:	20000024 	.word	0x20000024
 80063d4:	200004a8 	.word	0x200004a8
 80063d8:	20000494 	.word	0x20000494
 80063dc:	2000048c 	.word	0x2000048c

080063e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80063e0:	b480      	push	{r7}
 80063e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80063e4:	4b04      	ldr	r3, [pc, #16]	@ (80063f8 <vTaskSuspendAll+0x18>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3301      	adds	r3, #1
 80063ea:	4a03      	ldr	r2, [pc, #12]	@ (80063f8 <vTaskSuspendAll+0x18>)
 80063ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80063ee:	bf00      	nop
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	200004b0 	.word	0x200004b0

080063fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006402:	2300      	movs	r3, #0
 8006404:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006406:	2300      	movs	r3, #0
 8006408:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800640a:	4b42      	ldr	r3, [pc, #264]	@ (8006514 <xTaskResumeAll+0x118>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10b      	bne.n	800642a <xTaskResumeAll+0x2e>
	__asm volatile
 8006412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	603b      	str	r3, [r7, #0]
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop
 8006428:	e7fd      	b.n	8006426 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800642a:	f000 fbf5 	bl	8006c18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800642e:	4b39      	ldr	r3, [pc, #228]	@ (8006514 <xTaskResumeAll+0x118>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	3b01      	subs	r3, #1
 8006434:	4a37      	ldr	r2, [pc, #220]	@ (8006514 <xTaskResumeAll+0x118>)
 8006436:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006438:	4b36      	ldr	r3, [pc, #216]	@ (8006514 <xTaskResumeAll+0x118>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d161      	bne.n	8006504 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006440:	4b35      	ldr	r3, [pc, #212]	@ (8006518 <xTaskResumeAll+0x11c>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d05d      	beq.n	8006504 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006448:	e02e      	b.n	80064a8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800644a:	4b34      	ldr	r3, [pc, #208]	@ (800651c <xTaskResumeAll+0x120>)
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	3318      	adds	r3, #24
 8006456:	4618      	mov	r0, r3
 8006458:	f7ff fdc4 	bl	8005fe4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	3304      	adds	r3, #4
 8006460:	4618      	mov	r0, r3
 8006462:	f7ff fdbf 	bl	8005fe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646a:	2201      	movs	r2, #1
 800646c:	409a      	lsls	r2, r3
 800646e:	4b2c      	ldr	r3, [pc, #176]	@ (8006520 <xTaskResumeAll+0x124>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4313      	orrs	r3, r2
 8006474:	4a2a      	ldr	r2, [pc, #168]	@ (8006520 <xTaskResumeAll+0x124>)
 8006476:	6013      	str	r3, [r2, #0]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800647c:	4613      	mov	r3, r2
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	4413      	add	r3, r2
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	4a27      	ldr	r2, [pc, #156]	@ (8006524 <xTaskResumeAll+0x128>)
 8006486:	441a      	add	r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	3304      	adds	r3, #4
 800648c:	4619      	mov	r1, r3
 800648e:	4610      	mov	r0, r2
 8006490:	f7ff fd4b 	bl	8005f2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006498:	4b23      	ldr	r3, [pc, #140]	@ (8006528 <xTaskResumeAll+0x12c>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649e:	429a      	cmp	r2, r3
 80064a0:	d302      	bcc.n	80064a8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80064a2:	4b22      	ldr	r3, [pc, #136]	@ (800652c <xTaskResumeAll+0x130>)
 80064a4:	2201      	movs	r2, #1
 80064a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064a8:	4b1c      	ldr	r3, [pc, #112]	@ (800651c <xTaskResumeAll+0x120>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d1cc      	bne.n	800644a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80064b6:	f000 f9f9 	bl	80068ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80064ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006530 <xTaskResumeAll+0x134>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d010      	beq.n	80064e8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80064c6:	f000 f837 	bl	8006538 <xTaskIncrementTick>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d002      	beq.n	80064d6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80064d0:	4b16      	ldr	r3, [pc, #88]	@ (800652c <xTaskResumeAll+0x130>)
 80064d2:	2201      	movs	r2, #1
 80064d4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3b01      	subs	r3, #1
 80064da:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1f1      	bne.n	80064c6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80064e2:	4b13      	ldr	r3, [pc, #76]	@ (8006530 <xTaskResumeAll+0x134>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80064e8:	4b10      	ldr	r3, [pc, #64]	@ (800652c <xTaskResumeAll+0x130>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d009      	beq.n	8006504 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80064f0:	2301      	movs	r3, #1
 80064f2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80064f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006534 <xTaskResumeAll+0x138>)
 80064f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064fa:	601a      	str	r2, [r3, #0]
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006504:	f000 fbba 	bl	8006c7c <vPortExitCritical>

	return xAlreadyYielded;
 8006508:	68bb      	ldr	r3, [r7, #8]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	200004b0 	.word	0x200004b0
 8006518:	20000488 	.word	0x20000488
 800651c:	20000448 	.word	0x20000448
 8006520:	20000490 	.word	0x20000490
 8006524:	2000038c 	.word	0x2000038c
 8006528:	20000388 	.word	0x20000388
 800652c:	2000049c 	.word	0x2000049c
 8006530:	20000498 	.word	0x20000498
 8006534:	e000ed04 	.word	0xe000ed04

08006538 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800653e:	2300      	movs	r3, #0
 8006540:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006542:	4b4f      	ldr	r3, [pc, #316]	@ (8006680 <xTaskIncrementTick+0x148>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	f040 808f 	bne.w	800666a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800654c:	4b4d      	ldr	r3, [pc, #308]	@ (8006684 <xTaskIncrementTick+0x14c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	3301      	adds	r3, #1
 8006552:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006554:	4a4b      	ldr	r2, [pc, #300]	@ (8006684 <xTaskIncrementTick+0x14c>)
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d121      	bne.n	80065a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006560:	4b49      	ldr	r3, [pc, #292]	@ (8006688 <xTaskIncrementTick+0x150>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00b      	beq.n	8006582 <xTaskIncrementTick+0x4a>
	__asm volatile
 800656a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656e:	f383 8811 	msr	BASEPRI, r3
 8006572:	f3bf 8f6f 	isb	sy
 8006576:	f3bf 8f4f 	dsb	sy
 800657a:	603b      	str	r3, [r7, #0]
}
 800657c:	bf00      	nop
 800657e:	bf00      	nop
 8006580:	e7fd      	b.n	800657e <xTaskIncrementTick+0x46>
 8006582:	4b41      	ldr	r3, [pc, #260]	@ (8006688 <xTaskIncrementTick+0x150>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	60fb      	str	r3, [r7, #12]
 8006588:	4b40      	ldr	r3, [pc, #256]	@ (800668c <xTaskIncrementTick+0x154>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a3e      	ldr	r2, [pc, #248]	@ (8006688 <xTaskIncrementTick+0x150>)
 800658e:	6013      	str	r3, [r2, #0]
 8006590:	4a3e      	ldr	r2, [pc, #248]	@ (800668c <xTaskIncrementTick+0x154>)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	4b3e      	ldr	r3, [pc, #248]	@ (8006690 <xTaskIncrementTick+0x158>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	3301      	adds	r3, #1
 800659c:	4a3c      	ldr	r2, [pc, #240]	@ (8006690 <xTaskIncrementTick+0x158>)
 800659e:	6013      	str	r3, [r2, #0]
 80065a0:	f000 f984 	bl	80068ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80065a4:	4b3b      	ldr	r3, [pc, #236]	@ (8006694 <xTaskIncrementTick+0x15c>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	693a      	ldr	r2, [r7, #16]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d348      	bcc.n	8006640 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065ae:	4b36      	ldr	r3, [pc, #216]	@ (8006688 <xTaskIncrementTick+0x150>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d104      	bne.n	80065c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065b8:	4b36      	ldr	r3, [pc, #216]	@ (8006694 <xTaskIncrementTick+0x15c>)
 80065ba:	f04f 32ff 	mov.w	r2, #4294967295
 80065be:	601a      	str	r2, [r3, #0]
					break;
 80065c0:	e03e      	b.n	8006640 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065c2:	4b31      	ldr	r3, [pc, #196]	@ (8006688 <xTaskIncrementTick+0x150>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80065d2:	693a      	ldr	r2, [r7, #16]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d203      	bcs.n	80065e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80065da:	4a2e      	ldr	r2, [pc, #184]	@ (8006694 <xTaskIncrementTick+0x15c>)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80065e0:	e02e      	b.n	8006640 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	3304      	adds	r3, #4
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7ff fcfc 	bl	8005fe4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d004      	beq.n	80065fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	3318      	adds	r3, #24
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7ff fcf3 	bl	8005fe4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006602:	2201      	movs	r2, #1
 8006604:	409a      	lsls	r2, r3
 8006606:	4b24      	ldr	r3, [pc, #144]	@ (8006698 <xTaskIncrementTick+0x160>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4313      	orrs	r3, r2
 800660c:	4a22      	ldr	r2, [pc, #136]	@ (8006698 <xTaskIncrementTick+0x160>)
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006614:	4613      	mov	r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	4413      	add	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4a1f      	ldr	r2, [pc, #124]	@ (800669c <xTaskIncrementTick+0x164>)
 800661e:	441a      	add	r2, r3
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	3304      	adds	r3, #4
 8006624:	4619      	mov	r1, r3
 8006626:	4610      	mov	r0, r2
 8006628:	f7ff fc7f 	bl	8005f2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006630:	4b1b      	ldr	r3, [pc, #108]	@ (80066a0 <xTaskIncrementTick+0x168>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006636:	429a      	cmp	r2, r3
 8006638:	d3b9      	bcc.n	80065ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800663a:	2301      	movs	r3, #1
 800663c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800663e:	e7b6      	b.n	80065ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006640:	4b17      	ldr	r3, [pc, #92]	@ (80066a0 <xTaskIncrementTick+0x168>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006646:	4915      	ldr	r1, [pc, #84]	@ (800669c <xTaskIncrementTick+0x164>)
 8006648:	4613      	mov	r3, r2
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	4413      	add	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	440b      	add	r3, r1
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d901      	bls.n	800665c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006658:	2301      	movs	r3, #1
 800665a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800665c:	4b11      	ldr	r3, [pc, #68]	@ (80066a4 <xTaskIncrementTick+0x16c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d007      	beq.n	8006674 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006664:	2301      	movs	r3, #1
 8006666:	617b      	str	r3, [r7, #20]
 8006668:	e004      	b.n	8006674 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800666a:	4b0f      	ldr	r3, [pc, #60]	@ (80066a8 <xTaskIncrementTick+0x170>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	3301      	adds	r3, #1
 8006670:	4a0d      	ldr	r2, [pc, #52]	@ (80066a8 <xTaskIncrementTick+0x170>)
 8006672:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006674:	697b      	ldr	r3, [r7, #20]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	200004b0 	.word	0x200004b0
 8006684:	2000048c 	.word	0x2000048c
 8006688:	20000440 	.word	0x20000440
 800668c:	20000444 	.word	0x20000444
 8006690:	200004a0 	.word	0x200004a0
 8006694:	200004a8 	.word	0x200004a8
 8006698:	20000490 	.word	0x20000490
 800669c:	2000038c 	.word	0x2000038c
 80066a0:	20000388 	.word	0x20000388
 80066a4:	2000049c 	.word	0x2000049c
 80066a8:	20000498 	.word	0x20000498

080066ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80066b2:	4b2a      	ldr	r3, [pc, #168]	@ (800675c <vTaskSwitchContext+0xb0>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80066ba:	4b29      	ldr	r3, [pc, #164]	@ (8006760 <vTaskSwitchContext+0xb4>)
 80066bc:	2201      	movs	r2, #1
 80066be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80066c0:	e045      	b.n	800674e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80066c2:	4b27      	ldr	r3, [pc, #156]	@ (8006760 <vTaskSwitchContext+0xb4>)
 80066c4:	2200      	movs	r2, #0
 80066c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066c8:	4b26      	ldr	r3, [pc, #152]	@ (8006764 <vTaskSwitchContext+0xb8>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	fab3 f383 	clz	r3, r3
 80066d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80066d6:	7afb      	ldrb	r3, [r7, #11]
 80066d8:	f1c3 031f 	rsb	r3, r3, #31
 80066dc:	617b      	str	r3, [r7, #20]
 80066de:	4922      	ldr	r1, [pc, #136]	@ (8006768 <vTaskSwitchContext+0xbc>)
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	4613      	mov	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4413      	add	r3, r2
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	440b      	add	r3, r1
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10b      	bne.n	800670a <vTaskSwitchContext+0x5e>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	607b      	str	r3, [r7, #4]
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop
 8006708:	e7fd      	b.n	8006706 <vTaskSwitchContext+0x5a>
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4613      	mov	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4a14      	ldr	r2, [pc, #80]	@ (8006768 <vTaskSwitchContext+0xbc>)
 8006716:	4413      	add	r3, r2
 8006718:	613b      	str	r3, [r7, #16]
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	605a      	str	r2, [r3, #4]
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	3308      	adds	r3, #8
 800672c:	429a      	cmp	r2, r3
 800672e:	d104      	bne.n	800673a <vTaskSwitchContext+0x8e>
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	685a      	ldr	r2, [r3, #4]
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	605a      	str	r2, [r3, #4]
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	4a0a      	ldr	r2, [pc, #40]	@ (800676c <vTaskSwitchContext+0xc0>)
 8006742:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006744:	4b09      	ldr	r3, [pc, #36]	@ (800676c <vTaskSwitchContext+0xc0>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	334c      	adds	r3, #76	@ 0x4c
 800674a:	4a09      	ldr	r2, [pc, #36]	@ (8006770 <vTaskSwitchContext+0xc4>)
 800674c:	6013      	str	r3, [r2, #0]
}
 800674e:	bf00      	nop
 8006750:	371c      	adds	r7, #28
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	200004b0 	.word	0x200004b0
 8006760:	2000049c 	.word	0x2000049c
 8006764:	20000490 	.word	0x20000490
 8006768:	2000038c 	.word	0x2000038c
 800676c:	20000388 	.word	0x20000388
 8006770:	20000024 	.word	0x20000024

08006774 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800677c:	f000 f852 	bl	8006824 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006780:	4b06      	ldr	r3, [pc, #24]	@ (800679c <prvIdleTask+0x28>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d9f9      	bls.n	800677c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006788:	4b05      	ldr	r3, [pc, #20]	@ (80067a0 <prvIdleTask+0x2c>)
 800678a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800678e:	601a      	str	r2, [r3, #0]
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006798:	e7f0      	b.n	800677c <prvIdleTask+0x8>
 800679a:	bf00      	nop
 800679c:	2000038c 	.word	0x2000038c
 80067a0:	e000ed04 	.word	0xe000ed04

080067a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067aa:	2300      	movs	r3, #0
 80067ac:	607b      	str	r3, [r7, #4]
 80067ae:	e00c      	b.n	80067ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	4613      	mov	r3, r2
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	4413      	add	r3, r2
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	4a12      	ldr	r2, [pc, #72]	@ (8006804 <prvInitialiseTaskLists+0x60>)
 80067bc:	4413      	add	r3, r2
 80067be:	4618      	mov	r0, r3
 80067c0:	f7ff fb86 	bl	8005ed0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	3301      	adds	r3, #1
 80067c8:	607b      	str	r3, [r7, #4]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b06      	cmp	r3, #6
 80067ce:	d9ef      	bls.n	80067b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80067d0:	480d      	ldr	r0, [pc, #52]	@ (8006808 <prvInitialiseTaskLists+0x64>)
 80067d2:	f7ff fb7d 	bl	8005ed0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80067d6:	480d      	ldr	r0, [pc, #52]	@ (800680c <prvInitialiseTaskLists+0x68>)
 80067d8:	f7ff fb7a 	bl	8005ed0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80067dc:	480c      	ldr	r0, [pc, #48]	@ (8006810 <prvInitialiseTaskLists+0x6c>)
 80067de:	f7ff fb77 	bl	8005ed0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80067e2:	480c      	ldr	r0, [pc, #48]	@ (8006814 <prvInitialiseTaskLists+0x70>)
 80067e4:	f7ff fb74 	bl	8005ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80067e8:	480b      	ldr	r0, [pc, #44]	@ (8006818 <prvInitialiseTaskLists+0x74>)
 80067ea:	f7ff fb71 	bl	8005ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80067ee:	4b0b      	ldr	r3, [pc, #44]	@ (800681c <prvInitialiseTaskLists+0x78>)
 80067f0:	4a05      	ldr	r2, [pc, #20]	@ (8006808 <prvInitialiseTaskLists+0x64>)
 80067f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80067f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006820 <prvInitialiseTaskLists+0x7c>)
 80067f6:	4a05      	ldr	r2, [pc, #20]	@ (800680c <prvInitialiseTaskLists+0x68>)
 80067f8:	601a      	str	r2, [r3, #0]
}
 80067fa:	bf00      	nop
 80067fc:	3708      	adds	r7, #8
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	2000038c 	.word	0x2000038c
 8006808:	20000418 	.word	0x20000418
 800680c:	2000042c 	.word	0x2000042c
 8006810:	20000448 	.word	0x20000448
 8006814:	2000045c 	.word	0x2000045c
 8006818:	20000474 	.word	0x20000474
 800681c:	20000440 	.word	0x20000440
 8006820:	20000444 	.word	0x20000444

08006824 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b082      	sub	sp, #8
 8006828:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800682a:	e019      	b.n	8006860 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800682c:	f000 f9f4 	bl	8006c18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006830:	4b10      	ldr	r3, [pc, #64]	@ (8006874 <prvCheckTasksWaitingTermination+0x50>)
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3304      	adds	r3, #4
 800683c:	4618      	mov	r0, r3
 800683e:	f7ff fbd1 	bl	8005fe4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006842:	4b0d      	ldr	r3, [pc, #52]	@ (8006878 <prvCheckTasksWaitingTermination+0x54>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	3b01      	subs	r3, #1
 8006848:	4a0b      	ldr	r2, [pc, #44]	@ (8006878 <prvCheckTasksWaitingTermination+0x54>)
 800684a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800684c:	4b0b      	ldr	r3, [pc, #44]	@ (800687c <prvCheckTasksWaitingTermination+0x58>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3b01      	subs	r3, #1
 8006852:	4a0a      	ldr	r2, [pc, #40]	@ (800687c <prvCheckTasksWaitingTermination+0x58>)
 8006854:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006856:	f000 fa11 	bl	8006c7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 f810 	bl	8006880 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006860:	4b06      	ldr	r3, [pc, #24]	@ (800687c <prvCheckTasksWaitingTermination+0x58>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1e1      	bne.n	800682c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006868:	bf00      	nop
 800686a:	bf00      	nop
 800686c:	3708      	adds	r7, #8
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	2000045c 	.word	0x2000045c
 8006878:	20000488 	.word	0x20000488
 800687c:	20000470 	.word	0x20000470

08006880 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	334c      	adds	r3, #76	@ 0x4c
 800688c:	4618      	mov	r0, r3
 800688e:	f000 feb3 	bl	80075f8 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006896:	4618      	mov	r0, r3
 8006898:	f000 fb6c 	bl	8006f74 <vPortFree>
			vPortFree( pxTCB );
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 fb69 	bl	8006f74 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80068a2:	bf00      	nop
 80068a4:	3708      	adds	r7, #8
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
	...

080068ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068b2:	4b0c      	ldr	r3, [pc, #48]	@ (80068e4 <prvResetNextTaskUnblockTime+0x38>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d104      	bne.n	80068c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80068bc:	4b0a      	ldr	r3, [pc, #40]	@ (80068e8 <prvResetNextTaskUnblockTime+0x3c>)
 80068be:	f04f 32ff 	mov.w	r2, #4294967295
 80068c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80068c4:	e008      	b.n	80068d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068c6:	4b07      	ldr	r3, [pc, #28]	@ (80068e4 <prvResetNextTaskUnblockTime+0x38>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	4a04      	ldr	r2, [pc, #16]	@ (80068e8 <prvResetNextTaskUnblockTime+0x3c>)
 80068d6:	6013      	str	r3, [r2, #0]
}
 80068d8:	bf00      	nop
 80068da:	370c      	adds	r7, #12
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	20000440 	.word	0x20000440
 80068e8:	200004a8 	.word	0x200004a8

080068ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80068f6:	4b29      	ldr	r3, [pc, #164]	@ (800699c <prvAddCurrentTaskToDelayedList+0xb0>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068fc:	4b28      	ldr	r3, [pc, #160]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3304      	adds	r3, #4
 8006902:	4618      	mov	r0, r3
 8006904:	f7ff fb6e 	bl	8005fe4 <uxListRemove>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d10b      	bne.n	8006926 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800690e:	4b24      	ldr	r3, [pc, #144]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006914:	2201      	movs	r2, #1
 8006916:	fa02 f303 	lsl.w	r3, r2, r3
 800691a:	43da      	mvns	r2, r3
 800691c:	4b21      	ldr	r3, [pc, #132]	@ (80069a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4013      	ands	r3, r2
 8006922:	4a20      	ldr	r2, [pc, #128]	@ (80069a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006924:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692c:	d10a      	bne.n	8006944 <prvAddCurrentTaskToDelayedList+0x58>
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d007      	beq.n	8006944 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006934:	4b1a      	ldr	r3, [pc, #104]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3304      	adds	r3, #4
 800693a:	4619      	mov	r1, r3
 800693c:	481a      	ldr	r0, [pc, #104]	@ (80069a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800693e:	f7ff faf4 	bl	8005f2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006942:	e026      	b.n	8006992 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4413      	add	r3, r2
 800694a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800694c:	4b14      	ldr	r3, [pc, #80]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68ba      	ldr	r2, [r7, #8]
 8006952:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	429a      	cmp	r2, r3
 800695a:	d209      	bcs.n	8006970 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800695c:	4b13      	ldr	r3, [pc, #76]	@ (80069ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	4b0f      	ldr	r3, [pc, #60]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3304      	adds	r3, #4
 8006966:	4619      	mov	r1, r3
 8006968:	4610      	mov	r0, r2
 800696a:	f7ff fb02 	bl	8005f72 <vListInsert>
}
 800696e:	e010      	b.n	8006992 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006970:	4b0f      	ldr	r3, [pc, #60]	@ (80069b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	4b0a      	ldr	r3, [pc, #40]	@ (80069a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3304      	adds	r3, #4
 800697a:	4619      	mov	r1, r3
 800697c:	4610      	mov	r0, r2
 800697e:	f7ff faf8 	bl	8005f72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006982:	4b0c      	ldr	r3, [pc, #48]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	429a      	cmp	r2, r3
 800698a:	d202      	bcs.n	8006992 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800698c:	4a09      	ldr	r2, [pc, #36]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	6013      	str	r3, [r2, #0]
}
 8006992:	bf00      	nop
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	2000048c 	.word	0x2000048c
 80069a0:	20000388 	.word	0x20000388
 80069a4:	20000490 	.word	0x20000490
 80069a8:	20000474 	.word	0x20000474
 80069ac:	20000444 	.word	0x20000444
 80069b0:	20000440 	.word	0x20000440
 80069b4:	200004a8 	.word	0x200004a8

080069b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	3b04      	subs	r3, #4
 80069c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80069d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	3b04      	subs	r3, #4
 80069d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	f023 0201 	bic.w	r2, r3, #1
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	3b04      	subs	r3, #4
 80069e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80069e8:	4a0c      	ldr	r2, [pc, #48]	@ (8006a1c <pxPortInitialiseStack+0x64>)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	3b14      	subs	r3, #20
 80069f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	3b04      	subs	r3, #4
 80069fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f06f 0202 	mvn.w	r2, #2
 8006a06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	3b20      	subs	r3, #32
 8006a0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3714      	adds	r7, #20
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr
 8006a1c:	08006a21 	.word	0x08006a21

08006a20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006a26:	2300      	movs	r3, #0
 8006a28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a2a:	4b13      	ldr	r3, [pc, #76]	@ (8006a78 <prvTaskExitError+0x58>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a32:	d00b      	beq.n	8006a4c <prvTaskExitError+0x2c>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	60fb      	str	r3, [r7, #12]
}
 8006a46:	bf00      	nop
 8006a48:	bf00      	nop
 8006a4a:	e7fd      	b.n	8006a48 <prvTaskExitError+0x28>
	__asm volatile
 8006a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	60bb      	str	r3, [r7, #8]
}
 8006a5e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006a60:	bf00      	nop
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d0fc      	beq.n	8006a62 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a68:	bf00      	nop
 8006a6a:	bf00      	nop
 8006a6c:	3714      	adds	r7, #20
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	20000014 	.word	0x20000014
 8006a7c:	00000000 	.word	0x00000000

08006a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a80:	4b07      	ldr	r3, [pc, #28]	@ (8006aa0 <pxCurrentTCBConst2>)
 8006a82:	6819      	ldr	r1, [r3, #0]
 8006a84:	6808      	ldr	r0, [r1, #0]
 8006a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8a:	f380 8809 	msr	PSP, r0
 8006a8e:	f3bf 8f6f 	isb	sy
 8006a92:	f04f 0000 	mov.w	r0, #0
 8006a96:	f380 8811 	msr	BASEPRI, r0
 8006a9a:	4770      	bx	lr
 8006a9c:	f3af 8000 	nop.w

08006aa0 <pxCurrentTCBConst2>:
 8006aa0:	20000388 	.word	0x20000388
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop

08006aa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006aa8:	4808      	ldr	r0, [pc, #32]	@ (8006acc <prvPortStartFirstTask+0x24>)
 8006aaa:	6800      	ldr	r0, [r0, #0]
 8006aac:	6800      	ldr	r0, [r0, #0]
 8006aae:	f380 8808 	msr	MSP, r0
 8006ab2:	f04f 0000 	mov.w	r0, #0
 8006ab6:	f380 8814 	msr	CONTROL, r0
 8006aba:	b662      	cpsie	i
 8006abc:	b661      	cpsie	f
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	df00      	svc	0
 8006ac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006aca:	bf00      	nop
 8006acc:	e000ed08 	.word	0xe000ed08

08006ad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b086      	sub	sp, #24
 8006ad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006ad6:	4b47      	ldr	r3, [pc, #284]	@ (8006bf4 <xPortStartScheduler+0x124>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a47      	ldr	r2, [pc, #284]	@ (8006bf8 <xPortStartScheduler+0x128>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d10b      	bne.n	8006af8 <xPortStartScheduler+0x28>
	__asm volatile
 8006ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae4:	f383 8811 	msr	BASEPRI, r3
 8006ae8:	f3bf 8f6f 	isb	sy
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	60fb      	str	r3, [r7, #12]
}
 8006af2:	bf00      	nop
 8006af4:	bf00      	nop
 8006af6:	e7fd      	b.n	8006af4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006af8:	4b3e      	ldr	r3, [pc, #248]	@ (8006bf4 <xPortStartScheduler+0x124>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a3f      	ldr	r2, [pc, #252]	@ (8006bfc <xPortStartScheduler+0x12c>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d10b      	bne.n	8006b1a <xPortStartScheduler+0x4a>
	__asm volatile
 8006b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	613b      	str	r3, [r7, #16]
}
 8006b14:	bf00      	nop
 8006b16:	bf00      	nop
 8006b18:	e7fd      	b.n	8006b16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006b1a:	4b39      	ldr	r3, [pc, #228]	@ (8006c00 <xPortStartScheduler+0x130>)
 8006b1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	22ff      	movs	r2, #255	@ 0xff
 8006b2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006b34:	78fb      	ldrb	r3, [r7, #3]
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006b3c:	b2da      	uxtb	r2, r3
 8006b3e:	4b31      	ldr	r3, [pc, #196]	@ (8006c04 <xPortStartScheduler+0x134>)
 8006b40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006b42:	4b31      	ldr	r3, [pc, #196]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006b44:	2207      	movs	r2, #7
 8006b46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b48:	e009      	b.n	8006b5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	3b01      	subs	r3, #1
 8006b50:	4a2d      	ldr	r2, [pc, #180]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006b52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b54:	78fb      	ldrb	r3, [r7, #3]
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	005b      	lsls	r3, r3, #1
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b5e:	78fb      	ldrb	r3, [r7, #3]
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b66:	2b80      	cmp	r3, #128	@ 0x80
 8006b68:	d0ef      	beq.n	8006b4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b6a:	4b27      	ldr	r3, [pc, #156]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f1c3 0307 	rsb	r3, r3, #7
 8006b72:	2b04      	cmp	r3, #4
 8006b74:	d00b      	beq.n	8006b8e <xPortStartScheduler+0xbe>
	__asm volatile
 8006b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	60bb      	str	r3, [r7, #8]
}
 8006b88:	bf00      	nop
 8006b8a:	bf00      	nop
 8006b8c:	e7fd      	b.n	8006b8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	021b      	lsls	r3, r3, #8
 8006b94:	4a1c      	ldr	r2, [pc, #112]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006b96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b98:	4b1b      	ldr	r3, [pc, #108]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ba0:	4a19      	ldr	r2, [pc, #100]	@ (8006c08 <xPortStartScheduler+0x138>)
 8006ba2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006bac:	4b17      	ldr	r3, [pc, #92]	@ (8006c0c <xPortStartScheduler+0x13c>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a16      	ldr	r2, [pc, #88]	@ (8006c0c <xPortStartScheduler+0x13c>)
 8006bb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006bb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bb8:	4b14      	ldr	r3, [pc, #80]	@ (8006c0c <xPortStartScheduler+0x13c>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a13      	ldr	r2, [pc, #76]	@ (8006c0c <xPortStartScheduler+0x13c>)
 8006bbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006bc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006bc4:	f000 f8da 	bl	8006d7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006bc8:	4b11      	ldr	r3, [pc, #68]	@ (8006c10 <xPortStartScheduler+0x140>)
 8006bca:	2200      	movs	r2, #0
 8006bcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006bce:	f000 f8f9 	bl	8006dc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006bd2:	4b10      	ldr	r3, [pc, #64]	@ (8006c14 <xPortStartScheduler+0x144>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8006c14 <xPortStartScheduler+0x144>)
 8006bd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006bdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006bde:	f7ff ff63 	bl	8006aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006be2:	f7ff fd63 	bl	80066ac <vTaskSwitchContext>
	prvTaskExitError();
 8006be6:	f7ff ff1b 	bl	8006a20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3718      	adds	r7, #24
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	e000ed00 	.word	0xe000ed00
 8006bf8:	410fc271 	.word	0x410fc271
 8006bfc:	410fc270 	.word	0x410fc270
 8006c00:	e000e400 	.word	0xe000e400
 8006c04:	200004b4 	.word	0x200004b4
 8006c08:	200004b8 	.word	0x200004b8
 8006c0c:	e000ed20 	.word	0xe000ed20
 8006c10:	20000014 	.word	0x20000014
 8006c14:	e000ef34 	.word	0xe000ef34

08006c18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	607b      	str	r3, [r7, #4]
}
 8006c30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006c32:	4b10      	ldr	r3, [pc, #64]	@ (8006c74 <vPortEnterCritical+0x5c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3301      	adds	r3, #1
 8006c38:	4a0e      	ldr	r2, [pc, #56]	@ (8006c74 <vPortEnterCritical+0x5c>)
 8006c3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c74 <vPortEnterCritical+0x5c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d110      	bne.n	8006c66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006c44:	4b0c      	ldr	r3, [pc, #48]	@ (8006c78 <vPortEnterCritical+0x60>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d00b      	beq.n	8006c66 <vPortEnterCritical+0x4e>
	__asm volatile
 8006c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	603b      	str	r3, [r7, #0]
}
 8006c60:	bf00      	nop
 8006c62:	bf00      	nop
 8006c64:	e7fd      	b.n	8006c62 <vPortEnterCritical+0x4a>
	}
}
 8006c66:	bf00      	nop
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	20000014 	.word	0x20000014
 8006c78:	e000ed04 	.word	0xe000ed04

08006c7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c82:	4b12      	ldr	r3, [pc, #72]	@ (8006ccc <vPortExitCritical+0x50>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d10b      	bne.n	8006ca2 <vPortExitCritical+0x26>
	__asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	607b      	str	r3, [r7, #4]
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	e7fd      	b.n	8006c9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ccc <vPortExitCritical+0x50>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	4a08      	ldr	r2, [pc, #32]	@ (8006ccc <vPortExitCritical+0x50>)
 8006caa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006cac:	4b07      	ldr	r3, [pc, #28]	@ (8006ccc <vPortExitCritical+0x50>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d105      	bne.n	8006cc0 <vPortExitCritical+0x44>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006cbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	20000014 	.word	0x20000014

08006cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006cd0:	f3ef 8009 	mrs	r0, PSP
 8006cd4:	f3bf 8f6f 	isb	sy
 8006cd8:	4b15      	ldr	r3, [pc, #84]	@ (8006d30 <pxCurrentTCBConst>)
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	f01e 0f10 	tst.w	lr, #16
 8006ce0:	bf08      	it	eq
 8006ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cea:	6010      	str	r0, [r2, #0]
 8006cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006cf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006cf4:	f380 8811 	msr	BASEPRI, r0
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	f3bf 8f6f 	isb	sy
 8006d00:	f7ff fcd4 	bl	80066ac <vTaskSwitchContext>
 8006d04:	f04f 0000 	mov.w	r0, #0
 8006d08:	f380 8811 	msr	BASEPRI, r0
 8006d0c:	bc09      	pop	{r0, r3}
 8006d0e:	6819      	ldr	r1, [r3, #0]
 8006d10:	6808      	ldr	r0, [r1, #0]
 8006d12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d16:	f01e 0f10 	tst.w	lr, #16
 8006d1a:	bf08      	it	eq
 8006d1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006d20:	f380 8809 	msr	PSP, r0
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	f3af 8000 	nop.w

08006d30 <pxCurrentTCBConst>:
 8006d30:	20000388 	.word	0x20000388
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006d34:	bf00      	nop
 8006d36:	bf00      	nop

08006d38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8006d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	607b      	str	r3, [r7, #4]
}
 8006d50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006d52:	f7ff fbf1 	bl	8006538 <xTaskIncrementTick>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d003      	beq.n	8006d64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006d5c:	4b06      	ldr	r3, [pc, #24]	@ (8006d78 <SysTick_Handler+0x40>)
 8006d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d62:	601a      	str	r2, [r3, #0]
 8006d64:	2300      	movs	r3, #0
 8006d66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	f383 8811 	msr	BASEPRI, r3
}
 8006d6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006d70:	bf00      	nop
 8006d72:	3708      	adds	r7, #8
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}
 8006d78:	e000ed04 	.word	0xe000ed04

08006d7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d80:	4b0b      	ldr	r3, [pc, #44]	@ (8006db0 <vPortSetupTimerInterrupt+0x34>)
 8006d82:	2200      	movs	r2, #0
 8006d84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d86:	4b0b      	ldr	r3, [pc, #44]	@ (8006db4 <vPortSetupTimerInterrupt+0x38>)
 8006d88:	2200      	movs	r2, #0
 8006d8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006db8 <vPortSetupTimerInterrupt+0x3c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a0a      	ldr	r2, [pc, #40]	@ (8006dbc <vPortSetupTimerInterrupt+0x40>)
 8006d92:	fba2 2303 	umull	r2, r3, r2, r3
 8006d96:	099b      	lsrs	r3, r3, #6
 8006d98:	4a09      	ldr	r2, [pc, #36]	@ (8006dc0 <vPortSetupTimerInterrupt+0x44>)
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d9e:	4b04      	ldr	r3, [pc, #16]	@ (8006db0 <vPortSetupTimerInterrupt+0x34>)
 8006da0:	2207      	movs	r2, #7
 8006da2:	601a      	str	r2, [r3, #0]
}
 8006da4:	bf00      	nop
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	e000e010 	.word	0xe000e010
 8006db4:	e000e018 	.word	0xe000e018
 8006db8:	20000008 	.word	0x20000008
 8006dbc:	10624dd3 	.word	0x10624dd3
 8006dc0:	e000e014 	.word	0xe000e014

08006dc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006dc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006dd4 <vPortEnableVFP+0x10>
 8006dc8:	6801      	ldr	r1, [r0, #0]
 8006dca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006dce:	6001      	str	r1, [r0, #0]
 8006dd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006dd2:	bf00      	nop
 8006dd4:	e000ed88 	.word	0xe000ed88

08006dd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b08a      	sub	sp, #40	@ 0x28
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006de0:	2300      	movs	r3, #0
 8006de2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006de4:	f7ff fafc 	bl	80063e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006de8:	4b5c      	ldr	r3, [pc, #368]	@ (8006f5c <pvPortMalloc+0x184>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006df0:	f000 f924 	bl	800703c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006df4:	4b5a      	ldr	r3, [pc, #360]	@ (8006f60 <pvPortMalloc+0x188>)
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f040 8095 	bne.w	8006f2c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d01e      	beq.n	8006e46 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006e08:	2208      	movs	r2, #8
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f003 0307 	and.w	r3, r3, #7
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d015      	beq.n	8006e46 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f023 0307 	bic.w	r3, r3, #7
 8006e20:	3308      	adds	r3, #8
 8006e22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00b      	beq.n	8006e46 <pvPortMalloc+0x6e>
	__asm volatile
 8006e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	617b      	str	r3, [r7, #20]
}
 8006e40:	bf00      	nop
 8006e42:	bf00      	nop
 8006e44:	e7fd      	b.n	8006e42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d06f      	beq.n	8006f2c <pvPortMalloc+0x154>
 8006e4c:	4b45      	ldr	r3, [pc, #276]	@ (8006f64 <pvPortMalloc+0x18c>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d86a      	bhi.n	8006f2c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e56:	4b44      	ldr	r3, [pc, #272]	@ (8006f68 <pvPortMalloc+0x190>)
 8006e58:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e5a:	4b43      	ldr	r3, [pc, #268]	@ (8006f68 <pvPortMalloc+0x190>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e60:	e004      	b.n	8006e6c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e64:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d903      	bls.n	8006e7e <pvPortMalloc+0xa6>
 8006e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1f1      	bne.n	8006e62 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e7e:	4b37      	ldr	r3, [pc, #220]	@ (8006f5c <pvPortMalloc+0x184>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d051      	beq.n	8006f2c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e88:	6a3b      	ldr	r3, [r7, #32]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2208      	movs	r2, #8
 8006e8e:	4413      	add	r3, r2
 8006e90:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	1ad2      	subs	r2, r2, r3
 8006ea2:	2308      	movs	r3, #8
 8006ea4:	005b      	lsls	r3, r3, #1
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d920      	bls.n	8006eec <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006eaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4413      	add	r3, r2
 8006eb0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	f003 0307 	and.w	r3, r3, #7
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00b      	beq.n	8006ed4 <pvPortMalloc+0xfc>
	__asm volatile
 8006ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	613b      	str	r3, [r7, #16]
}
 8006ece:	bf00      	nop
 8006ed0:	bf00      	nop
 8006ed2:	e7fd      	b.n	8006ed0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	1ad2      	subs	r2, r2, r3
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006ee6:	69b8      	ldr	r0, [r7, #24]
 8006ee8:	f000 f90a 	bl	8007100 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006eec:	4b1d      	ldr	r3, [pc, #116]	@ (8006f64 <pvPortMalloc+0x18c>)
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	4a1b      	ldr	r2, [pc, #108]	@ (8006f64 <pvPortMalloc+0x18c>)
 8006ef8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006efa:	4b1a      	ldr	r3, [pc, #104]	@ (8006f64 <pvPortMalloc+0x18c>)
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4b1b      	ldr	r3, [pc, #108]	@ (8006f6c <pvPortMalloc+0x194>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d203      	bcs.n	8006f0e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006f06:	4b17      	ldr	r3, [pc, #92]	@ (8006f64 <pvPortMalloc+0x18c>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a18      	ldr	r2, [pc, #96]	@ (8006f6c <pvPortMalloc+0x194>)
 8006f0c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	4b13      	ldr	r3, [pc, #76]	@ (8006f60 <pvPortMalloc+0x188>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	431a      	orrs	r2, r3
 8006f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1e:	2200      	movs	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006f22:	4b13      	ldr	r3, [pc, #76]	@ (8006f70 <pvPortMalloc+0x198>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3301      	adds	r3, #1
 8006f28:	4a11      	ldr	r2, [pc, #68]	@ (8006f70 <pvPortMalloc+0x198>)
 8006f2a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006f2c:	f7ff fa66 	bl	80063fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	f003 0307 	and.w	r3, r3, #7
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00b      	beq.n	8006f52 <pvPortMalloc+0x17a>
	__asm volatile
 8006f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3e:	f383 8811 	msr	BASEPRI, r3
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	60fb      	str	r3, [r7, #12]
}
 8006f4c:	bf00      	nop
 8006f4e:	bf00      	nop
 8006f50:	e7fd      	b.n	8006f4e <pvPortMalloc+0x176>
	return pvReturn;
 8006f52:	69fb      	ldr	r3, [r7, #28]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3728      	adds	r7, #40	@ 0x28
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}
 8006f5c:	200010c4 	.word	0x200010c4
 8006f60:	200010d8 	.word	0x200010d8
 8006f64:	200010c8 	.word	0x200010c8
 8006f68:	200010bc 	.word	0x200010bc
 8006f6c:	200010cc 	.word	0x200010cc
 8006f70:	200010d0 	.word	0x200010d0

08006f74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b086      	sub	sp, #24
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d04f      	beq.n	8007026 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f86:	2308      	movs	r3, #8
 8006f88:	425b      	negs	r3, r3
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	4b25      	ldr	r3, [pc, #148]	@ (8007030 <vPortFree+0xbc>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4013      	ands	r3, r2
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10b      	bne.n	8006fba <vPortFree+0x46>
	__asm volatile
 8006fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa6:	f383 8811 	msr	BASEPRI, r3
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	f3bf 8f4f 	dsb	sy
 8006fb2:	60fb      	str	r3, [r7, #12]
}
 8006fb4:	bf00      	nop
 8006fb6:	bf00      	nop
 8006fb8:	e7fd      	b.n	8006fb6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d00b      	beq.n	8006fda <vPortFree+0x66>
	__asm volatile
 8006fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc6:	f383 8811 	msr	BASEPRI, r3
 8006fca:	f3bf 8f6f 	isb	sy
 8006fce:	f3bf 8f4f 	dsb	sy
 8006fd2:	60bb      	str	r3, [r7, #8]
}
 8006fd4:	bf00      	nop
 8006fd6:	bf00      	nop
 8006fd8:	e7fd      	b.n	8006fd6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	4b14      	ldr	r3, [pc, #80]	@ (8007030 <vPortFree+0xbc>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01e      	beq.n	8007026 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d11a      	bne.n	8007026 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	685a      	ldr	r2, [r3, #4]
 8006ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8007030 <vPortFree+0xbc>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	43db      	mvns	r3, r3
 8006ffa:	401a      	ands	r2, r3
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007000:	f7ff f9ee 	bl	80063e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	4b0a      	ldr	r3, [pc, #40]	@ (8007034 <vPortFree+0xc0>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4413      	add	r3, r2
 800700e:	4a09      	ldr	r2, [pc, #36]	@ (8007034 <vPortFree+0xc0>)
 8007010:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007012:	6938      	ldr	r0, [r7, #16]
 8007014:	f000 f874 	bl	8007100 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007018:	4b07      	ldr	r3, [pc, #28]	@ (8007038 <vPortFree+0xc4>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	3301      	adds	r3, #1
 800701e:	4a06      	ldr	r2, [pc, #24]	@ (8007038 <vPortFree+0xc4>)
 8007020:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007022:	f7ff f9eb 	bl	80063fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007026:	bf00      	nop
 8007028:	3718      	adds	r7, #24
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	200010d8 	.word	0x200010d8
 8007034:	200010c8 	.word	0x200010c8
 8007038:	200010d4 	.word	0x200010d4

0800703c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007042:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007046:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007048:	4b27      	ldr	r3, [pc, #156]	@ (80070e8 <prvHeapInit+0xac>)
 800704a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f003 0307 	and.w	r3, r3, #7
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00c      	beq.n	8007070 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	3307      	adds	r3, #7
 800705a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 0307 	bic.w	r3, r3, #7
 8007062:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	4a1f      	ldr	r2, [pc, #124]	@ (80070e8 <prvHeapInit+0xac>)
 800706c:	4413      	add	r3, r2
 800706e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007074:	4a1d      	ldr	r2, [pc, #116]	@ (80070ec <prvHeapInit+0xb0>)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800707a:	4b1c      	ldr	r3, [pc, #112]	@ (80070ec <prvHeapInit+0xb0>)
 800707c:	2200      	movs	r2, #0
 800707e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	68ba      	ldr	r2, [r7, #8]
 8007084:	4413      	add	r3, r2
 8007086:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007088:	2208      	movs	r2, #8
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	1a9b      	subs	r3, r3, r2
 800708e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f023 0307 	bic.w	r3, r3, #7
 8007096:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4a15      	ldr	r2, [pc, #84]	@ (80070f0 <prvHeapInit+0xb4>)
 800709c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800709e:	4b14      	ldr	r3, [pc, #80]	@ (80070f0 <prvHeapInit+0xb4>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2200      	movs	r2, #0
 80070a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80070a6:	4b12      	ldr	r3, [pc, #72]	@ (80070f0 <prvHeapInit+0xb4>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2200      	movs	r2, #0
 80070ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	1ad2      	subs	r2, r2, r3
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80070bc:	4b0c      	ldr	r3, [pc, #48]	@ (80070f0 <prvHeapInit+0xb4>)
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	4a0a      	ldr	r2, [pc, #40]	@ (80070f4 <prvHeapInit+0xb8>)
 80070ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	4a09      	ldr	r2, [pc, #36]	@ (80070f8 <prvHeapInit+0xbc>)
 80070d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80070d4:	4b09      	ldr	r3, [pc, #36]	@ (80070fc <prvHeapInit+0xc0>)
 80070d6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80070da:	601a      	str	r2, [r3, #0]
}
 80070dc:	bf00      	nop
 80070de:	3714      	adds	r7, #20
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr
 80070e8:	200004bc 	.word	0x200004bc
 80070ec:	200010bc 	.word	0x200010bc
 80070f0:	200010c4 	.word	0x200010c4
 80070f4:	200010cc 	.word	0x200010cc
 80070f8:	200010c8 	.word	0x200010c8
 80070fc:	200010d8 	.word	0x200010d8

08007100 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007108:	4b28      	ldr	r3, [pc, #160]	@ (80071ac <prvInsertBlockIntoFreeList+0xac>)
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	e002      	b.n	8007114 <prvInsertBlockIntoFreeList+0x14>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	60fb      	str	r3, [r7, #12]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	429a      	cmp	r2, r3
 800711c:	d8f7      	bhi.n	800710e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	68ba      	ldr	r2, [r7, #8]
 8007128:	4413      	add	r3, r2
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	429a      	cmp	r2, r3
 800712e:	d108      	bne.n	8007142 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	441a      	add	r2, r3
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	68ba      	ldr	r2, [r7, #8]
 800714c:	441a      	add	r2, r3
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	429a      	cmp	r2, r3
 8007154:	d118      	bne.n	8007188 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	4b15      	ldr	r3, [pc, #84]	@ (80071b0 <prvInsertBlockIntoFreeList+0xb0>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	429a      	cmp	r2, r3
 8007160:	d00d      	beq.n	800717e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	685a      	ldr	r2, [r3, #4]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	441a      	add	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	e008      	b.n	8007190 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800717e:	4b0c      	ldr	r3, [pc, #48]	@ (80071b0 <prvInsertBlockIntoFreeList+0xb0>)
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	601a      	str	r2, [r3, #0]
 8007186:	e003      	b.n	8007190 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	429a      	cmp	r2, r3
 8007196:	d002      	beq.n	800719e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800719e:	bf00      	nop
 80071a0:	3714      	adds	r7, #20
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr
 80071aa:	bf00      	nop
 80071ac:	200010bc 	.word	0x200010bc
 80071b0:	200010c4 	.word	0x200010c4

080071b4 <std>:
 80071b4:	2300      	movs	r3, #0
 80071b6:	b510      	push	{r4, lr}
 80071b8:	4604      	mov	r4, r0
 80071ba:	e9c0 3300 	strd	r3, r3, [r0]
 80071be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071c2:	6083      	str	r3, [r0, #8]
 80071c4:	8181      	strh	r1, [r0, #12]
 80071c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80071c8:	81c2      	strh	r2, [r0, #14]
 80071ca:	6183      	str	r3, [r0, #24]
 80071cc:	4619      	mov	r1, r3
 80071ce:	2208      	movs	r2, #8
 80071d0:	305c      	adds	r0, #92	@ 0x5c
 80071d2:	f000 f9f9 	bl	80075c8 <memset>
 80071d6:	4b0d      	ldr	r3, [pc, #52]	@ (800720c <std+0x58>)
 80071d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80071da:	4b0d      	ldr	r3, [pc, #52]	@ (8007210 <std+0x5c>)
 80071dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80071de:	4b0d      	ldr	r3, [pc, #52]	@ (8007214 <std+0x60>)
 80071e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80071e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007218 <std+0x64>)
 80071e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80071e6:	4b0d      	ldr	r3, [pc, #52]	@ (800721c <std+0x68>)
 80071e8:	6224      	str	r4, [r4, #32]
 80071ea:	429c      	cmp	r4, r3
 80071ec:	d006      	beq.n	80071fc <std+0x48>
 80071ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80071f2:	4294      	cmp	r4, r2
 80071f4:	d002      	beq.n	80071fc <std+0x48>
 80071f6:	33d0      	adds	r3, #208	@ 0xd0
 80071f8:	429c      	cmp	r4, r3
 80071fa:	d105      	bne.n	8007208 <std+0x54>
 80071fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007204:	f000 bab6 	b.w	8007774 <__retarget_lock_init_recursive>
 8007208:	bd10      	pop	{r4, pc}
 800720a:	bf00      	nop
 800720c:	08007419 	.word	0x08007419
 8007210:	0800743b 	.word	0x0800743b
 8007214:	08007473 	.word	0x08007473
 8007218:	08007497 	.word	0x08007497
 800721c:	200010dc 	.word	0x200010dc

08007220 <stdio_exit_handler>:
 8007220:	4a02      	ldr	r2, [pc, #8]	@ (800722c <stdio_exit_handler+0xc>)
 8007222:	4903      	ldr	r1, [pc, #12]	@ (8007230 <stdio_exit_handler+0x10>)
 8007224:	4803      	ldr	r0, [pc, #12]	@ (8007234 <stdio_exit_handler+0x14>)
 8007226:	f000 b869 	b.w	80072fc <_fwalk_sglue>
 800722a:	bf00      	nop
 800722c:	20000018 	.word	0x20000018
 8007230:	08008011 	.word	0x08008011
 8007234:	20000028 	.word	0x20000028

08007238 <cleanup_stdio>:
 8007238:	6841      	ldr	r1, [r0, #4]
 800723a:	4b0c      	ldr	r3, [pc, #48]	@ (800726c <cleanup_stdio+0x34>)
 800723c:	4299      	cmp	r1, r3
 800723e:	b510      	push	{r4, lr}
 8007240:	4604      	mov	r4, r0
 8007242:	d001      	beq.n	8007248 <cleanup_stdio+0x10>
 8007244:	f000 fee4 	bl	8008010 <_fflush_r>
 8007248:	68a1      	ldr	r1, [r4, #8]
 800724a:	4b09      	ldr	r3, [pc, #36]	@ (8007270 <cleanup_stdio+0x38>)
 800724c:	4299      	cmp	r1, r3
 800724e:	d002      	beq.n	8007256 <cleanup_stdio+0x1e>
 8007250:	4620      	mov	r0, r4
 8007252:	f000 fedd 	bl	8008010 <_fflush_r>
 8007256:	68e1      	ldr	r1, [r4, #12]
 8007258:	4b06      	ldr	r3, [pc, #24]	@ (8007274 <cleanup_stdio+0x3c>)
 800725a:	4299      	cmp	r1, r3
 800725c:	d004      	beq.n	8007268 <cleanup_stdio+0x30>
 800725e:	4620      	mov	r0, r4
 8007260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007264:	f000 bed4 	b.w	8008010 <_fflush_r>
 8007268:	bd10      	pop	{r4, pc}
 800726a:	bf00      	nop
 800726c:	200010dc 	.word	0x200010dc
 8007270:	20001144 	.word	0x20001144
 8007274:	200011ac 	.word	0x200011ac

08007278 <global_stdio_init.part.0>:
 8007278:	b510      	push	{r4, lr}
 800727a:	4b0b      	ldr	r3, [pc, #44]	@ (80072a8 <global_stdio_init.part.0+0x30>)
 800727c:	4c0b      	ldr	r4, [pc, #44]	@ (80072ac <global_stdio_init.part.0+0x34>)
 800727e:	4a0c      	ldr	r2, [pc, #48]	@ (80072b0 <global_stdio_init.part.0+0x38>)
 8007280:	601a      	str	r2, [r3, #0]
 8007282:	4620      	mov	r0, r4
 8007284:	2200      	movs	r2, #0
 8007286:	2104      	movs	r1, #4
 8007288:	f7ff ff94 	bl	80071b4 <std>
 800728c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007290:	2201      	movs	r2, #1
 8007292:	2109      	movs	r1, #9
 8007294:	f7ff ff8e 	bl	80071b4 <std>
 8007298:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800729c:	2202      	movs	r2, #2
 800729e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072a2:	2112      	movs	r1, #18
 80072a4:	f7ff bf86 	b.w	80071b4 <std>
 80072a8:	20001214 	.word	0x20001214
 80072ac:	200010dc 	.word	0x200010dc
 80072b0:	08007221 	.word	0x08007221

080072b4 <__sfp_lock_acquire>:
 80072b4:	4801      	ldr	r0, [pc, #4]	@ (80072bc <__sfp_lock_acquire+0x8>)
 80072b6:	f000 ba5e 	b.w	8007776 <__retarget_lock_acquire_recursive>
 80072ba:	bf00      	nop
 80072bc:	2000121d 	.word	0x2000121d

080072c0 <__sfp_lock_release>:
 80072c0:	4801      	ldr	r0, [pc, #4]	@ (80072c8 <__sfp_lock_release+0x8>)
 80072c2:	f000 ba59 	b.w	8007778 <__retarget_lock_release_recursive>
 80072c6:	bf00      	nop
 80072c8:	2000121d 	.word	0x2000121d

080072cc <__sinit>:
 80072cc:	b510      	push	{r4, lr}
 80072ce:	4604      	mov	r4, r0
 80072d0:	f7ff fff0 	bl	80072b4 <__sfp_lock_acquire>
 80072d4:	6a23      	ldr	r3, [r4, #32]
 80072d6:	b11b      	cbz	r3, 80072e0 <__sinit+0x14>
 80072d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072dc:	f7ff bff0 	b.w	80072c0 <__sfp_lock_release>
 80072e0:	4b04      	ldr	r3, [pc, #16]	@ (80072f4 <__sinit+0x28>)
 80072e2:	6223      	str	r3, [r4, #32]
 80072e4:	4b04      	ldr	r3, [pc, #16]	@ (80072f8 <__sinit+0x2c>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1f5      	bne.n	80072d8 <__sinit+0xc>
 80072ec:	f7ff ffc4 	bl	8007278 <global_stdio_init.part.0>
 80072f0:	e7f2      	b.n	80072d8 <__sinit+0xc>
 80072f2:	bf00      	nop
 80072f4:	08007239 	.word	0x08007239
 80072f8:	20001214 	.word	0x20001214

080072fc <_fwalk_sglue>:
 80072fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007300:	4607      	mov	r7, r0
 8007302:	4688      	mov	r8, r1
 8007304:	4614      	mov	r4, r2
 8007306:	2600      	movs	r6, #0
 8007308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800730c:	f1b9 0901 	subs.w	r9, r9, #1
 8007310:	d505      	bpl.n	800731e <_fwalk_sglue+0x22>
 8007312:	6824      	ldr	r4, [r4, #0]
 8007314:	2c00      	cmp	r4, #0
 8007316:	d1f7      	bne.n	8007308 <_fwalk_sglue+0xc>
 8007318:	4630      	mov	r0, r6
 800731a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800731e:	89ab      	ldrh	r3, [r5, #12]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d907      	bls.n	8007334 <_fwalk_sglue+0x38>
 8007324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007328:	3301      	adds	r3, #1
 800732a:	d003      	beq.n	8007334 <_fwalk_sglue+0x38>
 800732c:	4629      	mov	r1, r5
 800732e:	4638      	mov	r0, r7
 8007330:	47c0      	blx	r8
 8007332:	4306      	orrs	r6, r0
 8007334:	3568      	adds	r5, #104	@ 0x68
 8007336:	e7e9      	b.n	800730c <_fwalk_sglue+0x10>

08007338 <iprintf>:
 8007338:	b40f      	push	{r0, r1, r2, r3}
 800733a:	b507      	push	{r0, r1, r2, lr}
 800733c:	4906      	ldr	r1, [pc, #24]	@ (8007358 <iprintf+0x20>)
 800733e:	ab04      	add	r3, sp, #16
 8007340:	6808      	ldr	r0, [r1, #0]
 8007342:	f853 2b04 	ldr.w	r2, [r3], #4
 8007346:	6881      	ldr	r1, [r0, #8]
 8007348:	9301      	str	r3, [sp, #4]
 800734a:	f000 fb39 	bl	80079c0 <_vfiprintf_r>
 800734e:	b003      	add	sp, #12
 8007350:	f85d eb04 	ldr.w	lr, [sp], #4
 8007354:	b004      	add	sp, #16
 8007356:	4770      	bx	lr
 8007358:	20000024 	.word	0x20000024

0800735c <_puts_r>:
 800735c:	6a03      	ldr	r3, [r0, #32]
 800735e:	b570      	push	{r4, r5, r6, lr}
 8007360:	6884      	ldr	r4, [r0, #8]
 8007362:	4605      	mov	r5, r0
 8007364:	460e      	mov	r6, r1
 8007366:	b90b      	cbnz	r3, 800736c <_puts_r+0x10>
 8007368:	f7ff ffb0 	bl	80072cc <__sinit>
 800736c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800736e:	07db      	lsls	r3, r3, #31
 8007370:	d405      	bmi.n	800737e <_puts_r+0x22>
 8007372:	89a3      	ldrh	r3, [r4, #12]
 8007374:	0598      	lsls	r0, r3, #22
 8007376:	d402      	bmi.n	800737e <_puts_r+0x22>
 8007378:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800737a:	f000 f9fc 	bl	8007776 <__retarget_lock_acquire_recursive>
 800737e:	89a3      	ldrh	r3, [r4, #12]
 8007380:	0719      	lsls	r1, r3, #28
 8007382:	d502      	bpl.n	800738a <_puts_r+0x2e>
 8007384:	6923      	ldr	r3, [r4, #16]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d135      	bne.n	80073f6 <_puts_r+0x9a>
 800738a:	4621      	mov	r1, r4
 800738c:	4628      	mov	r0, r5
 800738e:	f000 f8c5 	bl	800751c <__swsetup_r>
 8007392:	b380      	cbz	r0, 80073f6 <_puts_r+0x9a>
 8007394:	f04f 35ff 	mov.w	r5, #4294967295
 8007398:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800739a:	07da      	lsls	r2, r3, #31
 800739c:	d405      	bmi.n	80073aa <_puts_r+0x4e>
 800739e:	89a3      	ldrh	r3, [r4, #12]
 80073a0:	059b      	lsls	r3, r3, #22
 80073a2:	d402      	bmi.n	80073aa <_puts_r+0x4e>
 80073a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073a6:	f000 f9e7 	bl	8007778 <__retarget_lock_release_recursive>
 80073aa:	4628      	mov	r0, r5
 80073ac:	bd70      	pop	{r4, r5, r6, pc}
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	da04      	bge.n	80073bc <_puts_r+0x60>
 80073b2:	69a2      	ldr	r2, [r4, #24]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	dc17      	bgt.n	80073e8 <_puts_r+0x8c>
 80073b8:	290a      	cmp	r1, #10
 80073ba:	d015      	beq.n	80073e8 <_puts_r+0x8c>
 80073bc:	6823      	ldr	r3, [r4, #0]
 80073be:	1c5a      	adds	r2, r3, #1
 80073c0:	6022      	str	r2, [r4, #0]
 80073c2:	7019      	strb	r1, [r3, #0]
 80073c4:	68a3      	ldr	r3, [r4, #8]
 80073c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073ca:	3b01      	subs	r3, #1
 80073cc:	60a3      	str	r3, [r4, #8]
 80073ce:	2900      	cmp	r1, #0
 80073d0:	d1ed      	bne.n	80073ae <_puts_r+0x52>
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	da11      	bge.n	80073fa <_puts_r+0x9e>
 80073d6:	4622      	mov	r2, r4
 80073d8:	210a      	movs	r1, #10
 80073da:	4628      	mov	r0, r5
 80073dc:	f000 f85f 	bl	800749e <__swbuf_r>
 80073e0:	3001      	adds	r0, #1
 80073e2:	d0d7      	beq.n	8007394 <_puts_r+0x38>
 80073e4:	250a      	movs	r5, #10
 80073e6:	e7d7      	b.n	8007398 <_puts_r+0x3c>
 80073e8:	4622      	mov	r2, r4
 80073ea:	4628      	mov	r0, r5
 80073ec:	f000 f857 	bl	800749e <__swbuf_r>
 80073f0:	3001      	adds	r0, #1
 80073f2:	d1e7      	bne.n	80073c4 <_puts_r+0x68>
 80073f4:	e7ce      	b.n	8007394 <_puts_r+0x38>
 80073f6:	3e01      	subs	r6, #1
 80073f8:	e7e4      	b.n	80073c4 <_puts_r+0x68>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	1c5a      	adds	r2, r3, #1
 80073fe:	6022      	str	r2, [r4, #0]
 8007400:	220a      	movs	r2, #10
 8007402:	701a      	strb	r2, [r3, #0]
 8007404:	e7ee      	b.n	80073e4 <_puts_r+0x88>
	...

08007408 <puts>:
 8007408:	4b02      	ldr	r3, [pc, #8]	@ (8007414 <puts+0xc>)
 800740a:	4601      	mov	r1, r0
 800740c:	6818      	ldr	r0, [r3, #0]
 800740e:	f7ff bfa5 	b.w	800735c <_puts_r>
 8007412:	bf00      	nop
 8007414:	20000024 	.word	0x20000024

08007418 <__sread>:
 8007418:	b510      	push	{r4, lr}
 800741a:	460c      	mov	r4, r1
 800741c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007420:	f000 f95a 	bl	80076d8 <_read_r>
 8007424:	2800      	cmp	r0, #0
 8007426:	bfab      	itete	ge
 8007428:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800742a:	89a3      	ldrhlt	r3, [r4, #12]
 800742c:	181b      	addge	r3, r3, r0
 800742e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007432:	bfac      	ite	ge
 8007434:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007436:	81a3      	strhlt	r3, [r4, #12]
 8007438:	bd10      	pop	{r4, pc}

0800743a <__swrite>:
 800743a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800743e:	461f      	mov	r7, r3
 8007440:	898b      	ldrh	r3, [r1, #12]
 8007442:	05db      	lsls	r3, r3, #23
 8007444:	4605      	mov	r5, r0
 8007446:	460c      	mov	r4, r1
 8007448:	4616      	mov	r6, r2
 800744a:	d505      	bpl.n	8007458 <__swrite+0x1e>
 800744c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007450:	2302      	movs	r3, #2
 8007452:	2200      	movs	r2, #0
 8007454:	f000 f92e 	bl	80076b4 <_lseek_r>
 8007458:	89a3      	ldrh	r3, [r4, #12]
 800745a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800745e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007462:	81a3      	strh	r3, [r4, #12]
 8007464:	4632      	mov	r2, r6
 8007466:	463b      	mov	r3, r7
 8007468:	4628      	mov	r0, r5
 800746a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800746e:	f000 b945 	b.w	80076fc <_write_r>

08007472 <__sseek>:
 8007472:	b510      	push	{r4, lr}
 8007474:	460c      	mov	r4, r1
 8007476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800747a:	f000 f91b 	bl	80076b4 <_lseek_r>
 800747e:	1c43      	adds	r3, r0, #1
 8007480:	89a3      	ldrh	r3, [r4, #12]
 8007482:	bf15      	itete	ne
 8007484:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007486:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800748a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800748e:	81a3      	strheq	r3, [r4, #12]
 8007490:	bf18      	it	ne
 8007492:	81a3      	strhne	r3, [r4, #12]
 8007494:	bd10      	pop	{r4, pc}

08007496 <__sclose>:
 8007496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800749a:	f000 b89d 	b.w	80075d8 <_close_r>

0800749e <__swbuf_r>:
 800749e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a0:	460e      	mov	r6, r1
 80074a2:	4614      	mov	r4, r2
 80074a4:	4605      	mov	r5, r0
 80074a6:	b118      	cbz	r0, 80074b0 <__swbuf_r+0x12>
 80074a8:	6a03      	ldr	r3, [r0, #32]
 80074aa:	b90b      	cbnz	r3, 80074b0 <__swbuf_r+0x12>
 80074ac:	f7ff ff0e 	bl	80072cc <__sinit>
 80074b0:	69a3      	ldr	r3, [r4, #24]
 80074b2:	60a3      	str	r3, [r4, #8]
 80074b4:	89a3      	ldrh	r3, [r4, #12]
 80074b6:	071a      	lsls	r2, r3, #28
 80074b8:	d501      	bpl.n	80074be <__swbuf_r+0x20>
 80074ba:	6923      	ldr	r3, [r4, #16]
 80074bc:	b943      	cbnz	r3, 80074d0 <__swbuf_r+0x32>
 80074be:	4621      	mov	r1, r4
 80074c0:	4628      	mov	r0, r5
 80074c2:	f000 f82b 	bl	800751c <__swsetup_r>
 80074c6:	b118      	cbz	r0, 80074d0 <__swbuf_r+0x32>
 80074c8:	f04f 37ff 	mov.w	r7, #4294967295
 80074cc:	4638      	mov	r0, r7
 80074ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074d0:	6823      	ldr	r3, [r4, #0]
 80074d2:	6922      	ldr	r2, [r4, #16]
 80074d4:	1a98      	subs	r0, r3, r2
 80074d6:	6963      	ldr	r3, [r4, #20]
 80074d8:	b2f6      	uxtb	r6, r6
 80074da:	4283      	cmp	r3, r0
 80074dc:	4637      	mov	r7, r6
 80074de:	dc05      	bgt.n	80074ec <__swbuf_r+0x4e>
 80074e0:	4621      	mov	r1, r4
 80074e2:	4628      	mov	r0, r5
 80074e4:	f000 fd94 	bl	8008010 <_fflush_r>
 80074e8:	2800      	cmp	r0, #0
 80074ea:	d1ed      	bne.n	80074c8 <__swbuf_r+0x2a>
 80074ec:	68a3      	ldr	r3, [r4, #8]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	60a3      	str	r3, [r4, #8]
 80074f2:	6823      	ldr	r3, [r4, #0]
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	6022      	str	r2, [r4, #0]
 80074f8:	701e      	strb	r6, [r3, #0]
 80074fa:	6962      	ldr	r2, [r4, #20]
 80074fc:	1c43      	adds	r3, r0, #1
 80074fe:	429a      	cmp	r2, r3
 8007500:	d004      	beq.n	800750c <__swbuf_r+0x6e>
 8007502:	89a3      	ldrh	r3, [r4, #12]
 8007504:	07db      	lsls	r3, r3, #31
 8007506:	d5e1      	bpl.n	80074cc <__swbuf_r+0x2e>
 8007508:	2e0a      	cmp	r6, #10
 800750a:	d1df      	bne.n	80074cc <__swbuf_r+0x2e>
 800750c:	4621      	mov	r1, r4
 800750e:	4628      	mov	r0, r5
 8007510:	f000 fd7e 	bl	8008010 <_fflush_r>
 8007514:	2800      	cmp	r0, #0
 8007516:	d0d9      	beq.n	80074cc <__swbuf_r+0x2e>
 8007518:	e7d6      	b.n	80074c8 <__swbuf_r+0x2a>
	...

0800751c <__swsetup_r>:
 800751c:	b538      	push	{r3, r4, r5, lr}
 800751e:	4b29      	ldr	r3, [pc, #164]	@ (80075c4 <__swsetup_r+0xa8>)
 8007520:	4605      	mov	r5, r0
 8007522:	6818      	ldr	r0, [r3, #0]
 8007524:	460c      	mov	r4, r1
 8007526:	b118      	cbz	r0, 8007530 <__swsetup_r+0x14>
 8007528:	6a03      	ldr	r3, [r0, #32]
 800752a:	b90b      	cbnz	r3, 8007530 <__swsetup_r+0x14>
 800752c:	f7ff fece 	bl	80072cc <__sinit>
 8007530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007534:	0719      	lsls	r1, r3, #28
 8007536:	d422      	bmi.n	800757e <__swsetup_r+0x62>
 8007538:	06da      	lsls	r2, r3, #27
 800753a:	d407      	bmi.n	800754c <__swsetup_r+0x30>
 800753c:	2209      	movs	r2, #9
 800753e:	602a      	str	r2, [r5, #0]
 8007540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007544:	81a3      	strh	r3, [r4, #12]
 8007546:	f04f 30ff 	mov.w	r0, #4294967295
 800754a:	e033      	b.n	80075b4 <__swsetup_r+0x98>
 800754c:	0758      	lsls	r0, r3, #29
 800754e:	d512      	bpl.n	8007576 <__swsetup_r+0x5a>
 8007550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007552:	b141      	cbz	r1, 8007566 <__swsetup_r+0x4a>
 8007554:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007558:	4299      	cmp	r1, r3
 800755a:	d002      	beq.n	8007562 <__swsetup_r+0x46>
 800755c:	4628      	mov	r0, r5
 800755e:	f000 f90d 	bl	800777c <_free_r>
 8007562:	2300      	movs	r3, #0
 8007564:	6363      	str	r3, [r4, #52]	@ 0x34
 8007566:	89a3      	ldrh	r3, [r4, #12]
 8007568:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800756c:	81a3      	strh	r3, [r4, #12]
 800756e:	2300      	movs	r3, #0
 8007570:	6063      	str	r3, [r4, #4]
 8007572:	6923      	ldr	r3, [r4, #16]
 8007574:	6023      	str	r3, [r4, #0]
 8007576:	89a3      	ldrh	r3, [r4, #12]
 8007578:	f043 0308 	orr.w	r3, r3, #8
 800757c:	81a3      	strh	r3, [r4, #12]
 800757e:	6923      	ldr	r3, [r4, #16]
 8007580:	b94b      	cbnz	r3, 8007596 <__swsetup_r+0x7a>
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800758c:	d003      	beq.n	8007596 <__swsetup_r+0x7a>
 800758e:	4621      	mov	r1, r4
 8007590:	4628      	mov	r0, r5
 8007592:	f000 fd8b 	bl	80080ac <__smakebuf_r>
 8007596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800759a:	f013 0201 	ands.w	r2, r3, #1
 800759e:	d00a      	beq.n	80075b6 <__swsetup_r+0x9a>
 80075a0:	2200      	movs	r2, #0
 80075a2:	60a2      	str	r2, [r4, #8]
 80075a4:	6962      	ldr	r2, [r4, #20]
 80075a6:	4252      	negs	r2, r2
 80075a8:	61a2      	str	r2, [r4, #24]
 80075aa:	6922      	ldr	r2, [r4, #16]
 80075ac:	b942      	cbnz	r2, 80075c0 <__swsetup_r+0xa4>
 80075ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075b2:	d1c5      	bne.n	8007540 <__swsetup_r+0x24>
 80075b4:	bd38      	pop	{r3, r4, r5, pc}
 80075b6:	0799      	lsls	r1, r3, #30
 80075b8:	bf58      	it	pl
 80075ba:	6962      	ldrpl	r2, [r4, #20]
 80075bc:	60a2      	str	r2, [r4, #8]
 80075be:	e7f4      	b.n	80075aa <__swsetup_r+0x8e>
 80075c0:	2000      	movs	r0, #0
 80075c2:	e7f7      	b.n	80075b4 <__swsetup_r+0x98>
 80075c4:	20000024 	.word	0x20000024

080075c8 <memset>:
 80075c8:	4402      	add	r2, r0
 80075ca:	4603      	mov	r3, r0
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d100      	bne.n	80075d2 <memset+0xa>
 80075d0:	4770      	bx	lr
 80075d2:	f803 1b01 	strb.w	r1, [r3], #1
 80075d6:	e7f9      	b.n	80075cc <memset+0x4>

080075d8 <_close_r>:
 80075d8:	b538      	push	{r3, r4, r5, lr}
 80075da:	4d06      	ldr	r5, [pc, #24]	@ (80075f4 <_close_r+0x1c>)
 80075dc:	2300      	movs	r3, #0
 80075de:	4604      	mov	r4, r0
 80075e0:	4608      	mov	r0, r1
 80075e2:	602b      	str	r3, [r5, #0]
 80075e4:	f7f9 fc33 	bl	8000e4e <_close>
 80075e8:	1c43      	adds	r3, r0, #1
 80075ea:	d102      	bne.n	80075f2 <_close_r+0x1a>
 80075ec:	682b      	ldr	r3, [r5, #0]
 80075ee:	b103      	cbz	r3, 80075f2 <_close_r+0x1a>
 80075f0:	6023      	str	r3, [r4, #0]
 80075f2:	bd38      	pop	{r3, r4, r5, pc}
 80075f4:	20001218 	.word	0x20001218

080075f8 <_reclaim_reent>:
 80075f8:	4b2d      	ldr	r3, [pc, #180]	@ (80076b0 <_reclaim_reent+0xb8>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4283      	cmp	r3, r0
 80075fe:	b570      	push	{r4, r5, r6, lr}
 8007600:	4604      	mov	r4, r0
 8007602:	d053      	beq.n	80076ac <_reclaim_reent+0xb4>
 8007604:	69c3      	ldr	r3, [r0, #28]
 8007606:	b31b      	cbz	r3, 8007650 <_reclaim_reent+0x58>
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	b163      	cbz	r3, 8007626 <_reclaim_reent+0x2e>
 800760c:	2500      	movs	r5, #0
 800760e:	69e3      	ldr	r3, [r4, #28]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	5959      	ldr	r1, [r3, r5]
 8007614:	b9b1      	cbnz	r1, 8007644 <_reclaim_reent+0x4c>
 8007616:	3504      	adds	r5, #4
 8007618:	2d80      	cmp	r5, #128	@ 0x80
 800761a:	d1f8      	bne.n	800760e <_reclaim_reent+0x16>
 800761c:	69e3      	ldr	r3, [r4, #28]
 800761e:	4620      	mov	r0, r4
 8007620:	68d9      	ldr	r1, [r3, #12]
 8007622:	f000 f8ab 	bl	800777c <_free_r>
 8007626:	69e3      	ldr	r3, [r4, #28]
 8007628:	6819      	ldr	r1, [r3, #0]
 800762a:	b111      	cbz	r1, 8007632 <_reclaim_reent+0x3a>
 800762c:	4620      	mov	r0, r4
 800762e:	f000 f8a5 	bl	800777c <_free_r>
 8007632:	69e3      	ldr	r3, [r4, #28]
 8007634:	689d      	ldr	r5, [r3, #8]
 8007636:	b15d      	cbz	r5, 8007650 <_reclaim_reent+0x58>
 8007638:	4629      	mov	r1, r5
 800763a:	4620      	mov	r0, r4
 800763c:	682d      	ldr	r5, [r5, #0]
 800763e:	f000 f89d 	bl	800777c <_free_r>
 8007642:	e7f8      	b.n	8007636 <_reclaim_reent+0x3e>
 8007644:	680e      	ldr	r6, [r1, #0]
 8007646:	4620      	mov	r0, r4
 8007648:	f000 f898 	bl	800777c <_free_r>
 800764c:	4631      	mov	r1, r6
 800764e:	e7e1      	b.n	8007614 <_reclaim_reent+0x1c>
 8007650:	6961      	ldr	r1, [r4, #20]
 8007652:	b111      	cbz	r1, 800765a <_reclaim_reent+0x62>
 8007654:	4620      	mov	r0, r4
 8007656:	f000 f891 	bl	800777c <_free_r>
 800765a:	69e1      	ldr	r1, [r4, #28]
 800765c:	b111      	cbz	r1, 8007664 <_reclaim_reent+0x6c>
 800765e:	4620      	mov	r0, r4
 8007660:	f000 f88c 	bl	800777c <_free_r>
 8007664:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007666:	b111      	cbz	r1, 800766e <_reclaim_reent+0x76>
 8007668:	4620      	mov	r0, r4
 800766a:	f000 f887 	bl	800777c <_free_r>
 800766e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007670:	b111      	cbz	r1, 8007678 <_reclaim_reent+0x80>
 8007672:	4620      	mov	r0, r4
 8007674:	f000 f882 	bl	800777c <_free_r>
 8007678:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800767a:	b111      	cbz	r1, 8007682 <_reclaim_reent+0x8a>
 800767c:	4620      	mov	r0, r4
 800767e:	f000 f87d 	bl	800777c <_free_r>
 8007682:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007684:	b111      	cbz	r1, 800768c <_reclaim_reent+0x94>
 8007686:	4620      	mov	r0, r4
 8007688:	f000 f878 	bl	800777c <_free_r>
 800768c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800768e:	b111      	cbz	r1, 8007696 <_reclaim_reent+0x9e>
 8007690:	4620      	mov	r0, r4
 8007692:	f000 f873 	bl	800777c <_free_r>
 8007696:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007698:	b111      	cbz	r1, 80076a0 <_reclaim_reent+0xa8>
 800769a:	4620      	mov	r0, r4
 800769c:	f000 f86e 	bl	800777c <_free_r>
 80076a0:	6a23      	ldr	r3, [r4, #32]
 80076a2:	b11b      	cbz	r3, 80076ac <_reclaim_reent+0xb4>
 80076a4:	4620      	mov	r0, r4
 80076a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80076aa:	4718      	bx	r3
 80076ac:	bd70      	pop	{r4, r5, r6, pc}
 80076ae:	bf00      	nop
 80076b0:	20000024 	.word	0x20000024

080076b4 <_lseek_r>:
 80076b4:	b538      	push	{r3, r4, r5, lr}
 80076b6:	4d07      	ldr	r5, [pc, #28]	@ (80076d4 <_lseek_r+0x20>)
 80076b8:	4604      	mov	r4, r0
 80076ba:	4608      	mov	r0, r1
 80076bc:	4611      	mov	r1, r2
 80076be:	2200      	movs	r2, #0
 80076c0:	602a      	str	r2, [r5, #0]
 80076c2:	461a      	mov	r2, r3
 80076c4:	f7f9 fbea 	bl	8000e9c <_lseek>
 80076c8:	1c43      	adds	r3, r0, #1
 80076ca:	d102      	bne.n	80076d2 <_lseek_r+0x1e>
 80076cc:	682b      	ldr	r3, [r5, #0]
 80076ce:	b103      	cbz	r3, 80076d2 <_lseek_r+0x1e>
 80076d0:	6023      	str	r3, [r4, #0]
 80076d2:	bd38      	pop	{r3, r4, r5, pc}
 80076d4:	20001218 	.word	0x20001218

080076d8 <_read_r>:
 80076d8:	b538      	push	{r3, r4, r5, lr}
 80076da:	4d07      	ldr	r5, [pc, #28]	@ (80076f8 <_read_r+0x20>)
 80076dc:	4604      	mov	r4, r0
 80076de:	4608      	mov	r0, r1
 80076e0:	4611      	mov	r1, r2
 80076e2:	2200      	movs	r2, #0
 80076e4:	602a      	str	r2, [r5, #0]
 80076e6:	461a      	mov	r2, r3
 80076e8:	f7f9 fb78 	bl	8000ddc <_read>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d102      	bne.n	80076f6 <_read_r+0x1e>
 80076f0:	682b      	ldr	r3, [r5, #0]
 80076f2:	b103      	cbz	r3, 80076f6 <_read_r+0x1e>
 80076f4:	6023      	str	r3, [r4, #0]
 80076f6:	bd38      	pop	{r3, r4, r5, pc}
 80076f8:	20001218 	.word	0x20001218

080076fc <_write_r>:
 80076fc:	b538      	push	{r3, r4, r5, lr}
 80076fe:	4d07      	ldr	r5, [pc, #28]	@ (800771c <_write_r+0x20>)
 8007700:	4604      	mov	r4, r0
 8007702:	4608      	mov	r0, r1
 8007704:	4611      	mov	r1, r2
 8007706:	2200      	movs	r2, #0
 8007708:	602a      	str	r2, [r5, #0]
 800770a:	461a      	mov	r2, r3
 800770c:	f7f9 fb83 	bl	8000e16 <_write>
 8007710:	1c43      	adds	r3, r0, #1
 8007712:	d102      	bne.n	800771a <_write_r+0x1e>
 8007714:	682b      	ldr	r3, [r5, #0]
 8007716:	b103      	cbz	r3, 800771a <_write_r+0x1e>
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	bd38      	pop	{r3, r4, r5, pc}
 800771c:	20001218 	.word	0x20001218

08007720 <__errno>:
 8007720:	4b01      	ldr	r3, [pc, #4]	@ (8007728 <__errno+0x8>)
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	20000024 	.word	0x20000024

0800772c <__libc_init_array>:
 800772c:	b570      	push	{r4, r5, r6, lr}
 800772e:	4d0d      	ldr	r5, [pc, #52]	@ (8007764 <__libc_init_array+0x38>)
 8007730:	4c0d      	ldr	r4, [pc, #52]	@ (8007768 <__libc_init_array+0x3c>)
 8007732:	1b64      	subs	r4, r4, r5
 8007734:	10a4      	asrs	r4, r4, #2
 8007736:	2600      	movs	r6, #0
 8007738:	42a6      	cmp	r6, r4
 800773a:	d109      	bne.n	8007750 <__libc_init_array+0x24>
 800773c:	4d0b      	ldr	r5, [pc, #44]	@ (800776c <__libc_init_array+0x40>)
 800773e:	4c0c      	ldr	r4, [pc, #48]	@ (8007770 <__libc_init_array+0x44>)
 8007740:	f000 fd22 	bl	8008188 <_init>
 8007744:	1b64      	subs	r4, r4, r5
 8007746:	10a4      	asrs	r4, r4, #2
 8007748:	2600      	movs	r6, #0
 800774a:	42a6      	cmp	r6, r4
 800774c:	d105      	bne.n	800775a <__libc_init_array+0x2e>
 800774e:	bd70      	pop	{r4, r5, r6, pc}
 8007750:	f855 3b04 	ldr.w	r3, [r5], #4
 8007754:	4798      	blx	r3
 8007756:	3601      	adds	r6, #1
 8007758:	e7ee      	b.n	8007738 <__libc_init_array+0xc>
 800775a:	f855 3b04 	ldr.w	r3, [r5], #4
 800775e:	4798      	blx	r3
 8007760:	3601      	adds	r6, #1
 8007762:	e7f2      	b.n	800774a <__libc_init_array+0x1e>
 8007764:	080083e4 	.word	0x080083e4
 8007768:	080083e4 	.word	0x080083e4
 800776c:	080083e4 	.word	0x080083e4
 8007770:	080083e8 	.word	0x080083e8

08007774 <__retarget_lock_init_recursive>:
 8007774:	4770      	bx	lr

08007776 <__retarget_lock_acquire_recursive>:
 8007776:	4770      	bx	lr

08007778 <__retarget_lock_release_recursive>:
 8007778:	4770      	bx	lr
	...

0800777c <_free_r>:
 800777c:	b538      	push	{r3, r4, r5, lr}
 800777e:	4605      	mov	r5, r0
 8007780:	2900      	cmp	r1, #0
 8007782:	d041      	beq.n	8007808 <_free_r+0x8c>
 8007784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007788:	1f0c      	subs	r4, r1, #4
 800778a:	2b00      	cmp	r3, #0
 800778c:	bfb8      	it	lt
 800778e:	18e4      	addlt	r4, r4, r3
 8007790:	f000 f8e0 	bl	8007954 <__malloc_lock>
 8007794:	4a1d      	ldr	r2, [pc, #116]	@ (800780c <_free_r+0x90>)
 8007796:	6813      	ldr	r3, [r2, #0]
 8007798:	b933      	cbnz	r3, 80077a8 <_free_r+0x2c>
 800779a:	6063      	str	r3, [r4, #4]
 800779c:	6014      	str	r4, [r2, #0]
 800779e:	4628      	mov	r0, r5
 80077a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077a4:	f000 b8dc 	b.w	8007960 <__malloc_unlock>
 80077a8:	42a3      	cmp	r3, r4
 80077aa:	d908      	bls.n	80077be <_free_r+0x42>
 80077ac:	6820      	ldr	r0, [r4, #0]
 80077ae:	1821      	adds	r1, r4, r0
 80077b0:	428b      	cmp	r3, r1
 80077b2:	bf01      	itttt	eq
 80077b4:	6819      	ldreq	r1, [r3, #0]
 80077b6:	685b      	ldreq	r3, [r3, #4]
 80077b8:	1809      	addeq	r1, r1, r0
 80077ba:	6021      	streq	r1, [r4, #0]
 80077bc:	e7ed      	b.n	800779a <_free_r+0x1e>
 80077be:	461a      	mov	r2, r3
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	b10b      	cbz	r3, 80077c8 <_free_r+0x4c>
 80077c4:	42a3      	cmp	r3, r4
 80077c6:	d9fa      	bls.n	80077be <_free_r+0x42>
 80077c8:	6811      	ldr	r1, [r2, #0]
 80077ca:	1850      	adds	r0, r2, r1
 80077cc:	42a0      	cmp	r0, r4
 80077ce:	d10b      	bne.n	80077e8 <_free_r+0x6c>
 80077d0:	6820      	ldr	r0, [r4, #0]
 80077d2:	4401      	add	r1, r0
 80077d4:	1850      	adds	r0, r2, r1
 80077d6:	4283      	cmp	r3, r0
 80077d8:	6011      	str	r1, [r2, #0]
 80077da:	d1e0      	bne.n	800779e <_free_r+0x22>
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	6053      	str	r3, [r2, #4]
 80077e2:	4408      	add	r0, r1
 80077e4:	6010      	str	r0, [r2, #0]
 80077e6:	e7da      	b.n	800779e <_free_r+0x22>
 80077e8:	d902      	bls.n	80077f0 <_free_r+0x74>
 80077ea:	230c      	movs	r3, #12
 80077ec:	602b      	str	r3, [r5, #0]
 80077ee:	e7d6      	b.n	800779e <_free_r+0x22>
 80077f0:	6820      	ldr	r0, [r4, #0]
 80077f2:	1821      	adds	r1, r4, r0
 80077f4:	428b      	cmp	r3, r1
 80077f6:	bf04      	itt	eq
 80077f8:	6819      	ldreq	r1, [r3, #0]
 80077fa:	685b      	ldreq	r3, [r3, #4]
 80077fc:	6063      	str	r3, [r4, #4]
 80077fe:	bf04      	itt	eq
 8007800:	1809      	addeq	r1, r1, r0
 8007802:	6021      	streq	r1, [r4, #0]
 8007804:	6054      	str	r4, [r2, #4]
 8007806:	e7ca      	b.n	800779e <_free_r+0x22>
 8007808:	bd38      	pop	{r3, r4, r5, pc}
 800780a:	bf00      	nop
 800780c:	20001224 	.word	0x20001224

08007810 <sbrk_aligned>:
 8007810:	b570      	push	{r4, r5, r6, lr}
 8007812:	4e0f      	ldr	r6, [pc, #60]	@ (8007850 <sbrk_aligned+0x40>)
 8007814:	460c      	mov	r4, r1
 8007816:	6831      	ldr	r1, [r6, #0]
 8007818:	4605      	mov	r5, r0
 800781a:	b911      	cbnz	r1, 8007822 <sbrk_aligned+0x12>
 800781c:	f000 fca4 	bl	8008168 <_sbrk_r>
 8007820:	6030      	str	r0, [r6, #0]
 8007822:	4621      	mov	r1, r4
 8007824:	4628      	mov	r0, r5
 8007826:	f000 fc9f 	bl	8008168 <_sbrk_r>
 800782a:	1c43      	adds	r3, r0, #1
 800782c:	d103      	bne.n	8007836 <sbrk_aligned+0x26>
 800782e:	f04f 34ff 	mov.w	r4, #4294967295
 8007832:	4620      	mov	r0, r4
 8007834:	bd70      	pop	{r4, r5, r6, pc}
 8007836:	1cc4      	adds	r4, r0, #3
 8007838:	f024 0403 	bic.w	r4, r4, #3
 800783c:	42a0      	cmp	r0, r4
 800783e:	d0f8      	beq.n	8007832 <sbrk_aligned+0x22>
 8007840:	1a21      	subs	r1, r4, r0
 8007842:	4628      	mov	r0, r5
 8007844:	f000 fc90 	bl	8008168 <_sbrk_r>
 8007848:	3001      	adds	r0, #1
 800784a:	d1f2      	bne.n	8007832 <sbrk_aligned+0x22>
 800784c:	e7ef      	b.n	800782e <sbrk_aligned+0x1e>
 800784e:	bf00      	nop
 8007850:	20001220 	.word	0x20001220

08007854 <_malloc_r>:
 8007854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007858:	1ccd      	adds	r5, r1, #3
 800785a:	f025 0503 	bic.w	r5, r5, #3
 800785e:	3508      	adds	r5, #8
 8007860:	2d0c      	cmp	r5, #12
 8007862:	bf38      	it	cc
 8007864:	250c      	movcc	r5, #12
 8007866:	2d00      	cmp	r5, #0
 8007868:	4606      	mov	r6, r0
 800786a:	db01      	blt.n	8007870 <_malloc_r+0x1c>
 800786c:	42a9      	cmp	r1, r5
 800786e:	d904      	bls.n	800787a <_malloc_r+0x26>
 8007870:	230c      	movs	r3, #12
 8007872:	6033      	str	r3, [r6, #0]
 8007874:	2000      	movs	r0, #0
 8007876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800787a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007950 <_malloc_r+0xfc>
 800787e:	f000 f869 	bl	8007954 <__malloc_lock>
 8007882:	f8d8 3000 	ldr.w	r3, [r8]
 8007886:	461c      	mov	r4, r3
 8007888:	bb44      	cbnz	r4, 80078dc <_malloc_r+0x88>
 800788a:	4629      	mov	r1, r5
 800788c:	4630      	mov	r0, r6
 800788e:	f7ff ffbf 	bl	8007810 <sbrk_aligned>
 8007892:	1c43      	adds	r3, r0, #1
 8007894:	4604      	mov	r4, r0
 8007896:	d158      	bne.n	800794a <_malloc_r+0xf6>
 8007898:	f8d8 4000 	ldr.w	r4, [r8]
 800789c:	4627      	mov	r7, r4
 800789e:	2f00      	cmp	r7, #0
 80078a0:	d143      	bne.n	800792a <_malloc_r+0xd6>
 80078a2:	2c00      	cmp	r4, #0
 80078a4:	d04b      	beq.n	800793e <_malloc_r+0xea>
 80078a6:	6823      	ldr	r3, [r4, #0]
 80078a8:	4639      	mov	r1, r7
 80078aa:	4630      	mov	r0, r6
 80078ac:	eb04 0903 	add.w	r9, r4, r3
 80078b0:	f000 fc5a 	bl	8008168 <_sbrk_r>
 80078b4:	4581      	cmp	r9, r0
 80078b6:	d142      	bne.n	800793e <_malloc_r+0xea>
 80078b8:	6821      	ldr	r1, [r4, #0]
 80078ba:	1a6d      	subs	r5, r5, r1
 80078bc:	4629      	mov	r1, r5
 80078be:	4630      	mov	r0, r6
 80078c0:	f7ff ffa6 	bl	8007810 <sbrk_aligned>
 80078c4:	3001      	adds	r0, #1
 80078c6:	d03a      	beq.n	800793e <_malloc_r+0xea>
 80078c8:	6823      	ldr	r3, [r4, #0]
 80078ca:	442b      	add	r3, r5
 80078cc:	6023      	str	r3, [r4, #0]
 80078ce:	f8d8 3000 	ldr.w	r3, [r8]
 80078d2:	685a      	ldr	r2, [r3, #4]
 80078d4:	bb62      	cbnz	r2, 8007930 <_malloc_r+0xdc>
 80078d6:	f8c8 7000 	str.w	r7, [r8]
 80078da:	e00f      	b.n	80078fc <_malloc_r+0xa8>
 80078dc:	6822      	ldr	r2, [r4, #0]
 80078de:	1b52      	subs	r2, r2, r5
 80078e0:	d420      	bmi.n	8007924 <_malloc_r+0xd0>
 80078e2:	2a0b      	cmp	r2, #11
 80078e4:	d917      	bls.n	8007916 <_malloc_r+0xc2>
 80078e6:	1961      	adds	r1, r4, r5
 80078e8:	42a3      	cmp	r3, r4
 80078ea:	6025      	str	r5, [r4, #0]
 80078ec:	bf18      	it	ne
 80078ee:	6059      	strne	r1, [r3, #4]
 80078f0:	6863      	ldr	r3, [r4, #4]
 80078f2:	bf08      	it	eq
 80078f4:	f8c8 1000 	streq.w	r1, [r8]
 80078f8:	5162      	str	r2, [r4, r5]
 80078fa:	604b      	str	r3, [r1, #4]
 80078fc:	4630      	mov	r0, r6
 80078fe:	f000 f82f 	bl	8007960 <__malloc_unlock>
 8007902:	f104 000b 	add.w	r0, r4, #11
 8007906:	1d23      	adds	r3, r4, #4
 8007908:	f020 0007 	bic.w	r0, r0, #7
 800790c:	1ac2      	subs	r2, r0, r3
 800790e:	bf1c      	itt	ne
 8007910:	1a1b      	subne	r3, r3, r0
 8007912:	50a3      	strne	r3, [r4, r2]
 8007914:	e7af      	b.n	8007876 <_malloc_r+0x22>
 8007916:	6862      	ldr	r2, [r4, #4]
 8007918:	42a3      	cmp	r3, r4
 800791a:	bf0c      	ite	eq
 800791c:	f8c8 2000 	streq.w	r2, [r8]
 8007920:	605a      	strne	r2, [r3, #4]
 8007922:	e7eb      	b.n	80078fc <_malloc_r+0xa8>
 8007924:	4623      	mov	r3, r4
 8007926:	6864      	ldr	r4, [r4, #4]
 8007928:	e7ae      	b.n	8007888 <_malloc_r+0x34>
 800792a:	463c      	mov	r4, r7
 800792c:	687f      	ldr	r7, [r7, #4]
 800792e:	e7b6      	b.n	800789e <_malloc_r+0x4a>
 8007930:	461a      	mov	r2, r3
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	42a3      	cmp	r3, r4
 8007936:	d1fb      	bne.n	8007930 <_malloc_r+0xdc>
 8007938:	2300      	movs	r3, #0
 800793a:	6053      	str	r3, [r2, #4]
 800793c:	e7de      	b.n	80078fc <_malloc_r+0xa8>
 800793e:	230c      	movs	r3, #12
 8007940:	6033      	str	r3, [r6, #0]
 8007942:	4630      	mov	r0, r6
 8007944:	f000 f80c 	bl	8007960 <__malloc_unlock>
 8007948:	e794      	b.n	8007874 <_malloc_r+0x20>
 800794a:	6005      	str	r5, [r0, #0]
 800794c:	e7d6      	b.n	80078fc <_malloc_r+0xa8>
 800794e:	bf00      	nop
 8007950:	20001224 	.word	0x20001224

08007954 <__malloc_lock>:
 8007954:	4801      	ldr	r0, [pc, #4]	@ (800795c <__malloc_lock+0x8>)
 8007956:	f7ff bf0e 	b.w	8007776 <__retarget_lock_acquire_recursive>
 800795a:	bf00      	nop
 800795c:	2000121c 	.word	0x2000121c

08007960 <__malloc_unlock>:
 8007960:	4801      	ldr	r0, [pc, #4]	@ (8007968 <__malloc_unlock+0x8>)
 8007962:	f7ff bf09 	b.w	8007778 <__retarget_lock_release_recursive>
 8007966:	bf00      	nop
 8007968:	2000121c 	.word	0x2000121c

0800796c <__sfputc_r>:
 800796c:	6893      	ldr	r3, [r2, #8]
 800796e:	3b01      	subs	r3, #1
 8007970:	2b00      	cmp	r3, #0
 8007972:	b410      	push	{r4}
 8007974:	6093      	str	r3, [r2, #8]
 8007976:	da08      	bge.n	800798a <__sfputc_r+0x1e>
 8007978:	6994      	ldr	r4, [r2, #24]
 800797a:	42a3      	cmp	r3, r4
 800797c:	db01      	blt.n	8007982 <__sfputc_r+0x16>
 800797e:	290a      	cmp	r1, #10
 8007980:	d103      	bne.n	800798a <__sfputc_r+0x1e>
 8007982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007986:	f7ff bd8a 	b.w	800749e <__swbuf_r>
 800798a:	6813      	ldr	r3, [r2, #0]
 800798c:	1c58      	adds	r0, r3, #1
 800798e:	6010      	str	r0, [r2, #0]
 8007990:	7019      	strb	r1, [r3, #0]
 8007992:	4608      	mov	r0, r1
 8007994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007998:	4770      	bx	lr

0800799a <__sfputs_r>:
 800799a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799c:	4606      	mov	r6, r0
 800799e:	460f      	mov	r7, r1
 80079a0:	4614      	mov	r4, r2
 80079a2:	18d5      	adds	r5, r2, r3
 80079a4:	42ac      	cmp	r4, r5
 80079a6:	d101      	bne.n	80079ac <__sfputs_r+0x12>
 80079a8:	2000      	movs	r0, #0
 80079aa:	e007      	b.n	80079bc <__sfputs_r+0x22>
 80079ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b0:	463a      	mov	r2, r7
 80079b2:	4630      	mov	r0, r6
 80079b4:	f7ff ffda 	bl	800796c <__sfputc_r>
 80079b8:	1c43      	adds	r3, r0, #1
 80079ba:	d1f3      	bne.n	80079a4 <__sfputs_r+0xa>
 80079bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080079c0 <_vfiprintf_r>:
 80079c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c4:	460d      	mov	r5, r1
 80079c6:	b09d      	sub	sp, #116	@ 0x74
 80079c8:	4614      	mov	r4, r2
 80079ca:	4698      	mov	r8, r3
 80079cc:	4606      	mov	r6, r0
 80079ce:	b118      	cbz	r0, 80079d8 <_vfiprintf_r+0x18>
 80079d0:	6a03      	ldr	r3, [r0, #32]
 80079d2:	b90b      	cbnz	r3, 80079d8 <_vfiprintf_r+0x18>
 80079d4:	f7ff fc7a 	bl	80072cc <__sinit>
 80079d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079da:	07d9      	lsls	r1, r3, #31
 80079dc:	d405      	bmi.n	80079ea <_vfiprintf_r+0x2a>
 80079de:	89ab      	ldrh	r3, [r5, #12]
 80079e0:	059a      	lsls	r2, r3, #22
 80079e2:	d402      	bmi.n	80079ea <_vfiprintf_r+0x2a>
 80079e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079e6:	f7ff fec6 	bl	8007776 <__retarget_lock_acquire_recursive>
 80079ea:	89ab      	ldrh	r3, [r5, #12]
 80079ec:	071b      	lsls	r3, r3, #28
 80079ee:	d501      	bpl.n	80079f4 <_vfiprintf_r+0x34>
 80079f0:	692b      	ldr	r3, [r5, #16]
 80079f2:	b99b      	cbnz	r3, 8007a1c <_vfiprintf_r+0x5c>
 80079f4:	4629      	mov	r1, r5
 80079f6:	4630      	mov	r0, r6
 80079f8:	f7ff fd90 	bl	800751c <__swsetup_r>
 80079fc:	b170      	cbz	r0, 8007a1c <_vfiprintf_r+0x5c>
 80079fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a00:	07dc      	lsls	r4, r3, #31
 8007a02:	d504      	bpl.n	8007a0e <_vfiprintf_r+0x4e>
 8007a04:	f04f 30ff 	mov.w	r0, #4294967295
 8007a08:	b01d      	add	sp, #116	@ 0x74
 8007a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a0e:	89ab      	ldrh	r3, [r5, #12]
 8007a10:	0598      	lsls	r0, r3, #22
 8007a12:	d4f7      	bmi.n	8007a04 <_vfiprintf_r+0x44>
 8007a14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a16:	f7ff feaf 	bl	8007778 <__retarget_lock_release_recursive>
 8007a1a:	e7f3      	b.n	8007a04 <_vfiprintf_r+0x44>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a20:	2320      	movs	r3, #32
 8007a22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a26:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a2a:	2330      	movs	r3, #48	@ 0x30
 8007a2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007bdc <_vfiprintf_r+0x21c>
 8007a30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a34:	f04f 0901 	mov.w	r9, #1
 8007a38:	4623      	mov	r3, r4
 8007a3a:	469a      	mov	sl, r3
 8007a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a40:	b10a      	cbz	r2, 8007a46 <_vfiprintf_r+0x86>
 8007a42:	2a25      	cmp	r2, #37	@ 0x25
 8007a44:	d1f9      	bne.n	8007a3a <_vfiprintf_r+0x7a>
 8007a46:	ebba 0b04 	subs.w	fp, sl, r4
 8007a4a:	d00b      	beq.n	8007a64 <_vfiprintf_r+0xa4>
 8007a4c:	465b      	mov	r3, fp
 8007a4e:	4622      	mov	r2, r4
 8007a50:	4629      	mov	r1, r5
 8007a52:	4630      	mov	r0, r6
 8007a54:	f7ff ffa1 	bl	800799a <__sfputs_r>
 8007a58:	3001      	adds	r0, #1
 8007a5a:	f000 80a7 	beq.w	8007bac <_vfiprintf_r+0x1ec>
 8007a5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a60:	445a      	add	r2, fp
 8007a62:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a64:	f89a 3000 	ldrb.w	r3, [sl]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 809f 	beq.w	8007bac <_vfiprintf_r+0x1ec>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f04f 32ff 	mov.w	r2, #4294967295
 8007a74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a78:	f10a 0a01 	add.w	sl, sl, #1
 8007a7c:	9304      	str	r3, [sp, #16]
 8007a7e:	9307      	str	r3, [sp, #28]
 8007a80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a84:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a86:	4654      	mov	r4, sl
 8007a88:	2205      	movs	r2, #5
 8007a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a8e:	4853      	ldr	r0, [pc, #332]	@ (8007bdc <_vfiprintf_r+0x21c>)
 8007a90:	f7f8 fb76 	bl	8000180 <memchr>
 8007a94:	9a04      	ldr	r2, [sp, #16]
 8007a96:	b9d8      	cbnz	r0, 8007ad0 <_vfiprintf_r+0x110>
 8007a98:	06d1      	lsls	r1, r2, #27
 8007a9a:	bf44      	itt	mi
 8007a9c:	2320      	movmi	r3, #32
 8007a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aa2:	0713      	lsls	r3, r2, #28
 8007aa4:	bf44      	itt	mi
 8007aa6:	232b      	movmi	r3, #43	@ 0x2b
 8007aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aac:	f89a 3000 	ldrb.w	r3, [sl]
 8007ab0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ab2:	d015      	beq.n	8007ae0 <_vfiprintf_r+0x120>
 8007ab4:	9a07      	ldr	r2, [sp, #28]
 8007ab6:	4654      	mov	r4, sl
 8007ab8:	2000      	movs	r0, #0
 8007aba:	f04f 0c0a 	mov.w	ip, #10
 8007abe:	4621      	mov	r1, r4
 8007ac0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ac4:	3b30      	subs	r3, #48	@ 0x30
 8007ac6:	2b09      	cmp	r3, #9
 8007ac8:	d94b      	bls.n	8007b62 <_vfiprintf_r+0x1a2>
 8007aca:	b1b0      	cbz	r0, 8007afa <_vfiprintf_r+0x13a>
 8007acc:	9207      	str	r2, [sp, #28]
 8007ace:	e014      	b.n	8007afa <_vfiprintf_r+0x13a>
 8007ad0:	eba0 0308 	sub.w	r3, r0, r8
 8007ad4:	fa09 f303 	lsl.w	r3, r9, r3
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	9304      	str	r3, [sp, #16]
 8007adc:	46a2      	mov	sl, r4
 8007ade:	e7d2      	b.n	8007a86 <_vfiprintf_r+0xc6>
 8007ae0:	9b03      	ldr	r3, [sp, #12]
 8007ae2:	1d19      	adds	r1, r3, #4
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	9103      	str	r1, [sp, #12]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	bfbb      	ittet	lt
 8007aec:	425b      	neglt	r3, r3
 8007aee:	f042 0202 	orrlt.w	r2, r2, #2
 8007af2:	9307      	strge	r3, [sp, #28]
 8007af4:	9307      	strlt	r3, [sp, #28]
 8007af6:	bfb8      	it	lt
 8007af8:	9204      	strlt	r2, [sp, #16]
 8007afa:	7823      	ldrb	r3, [r4, #0]
 8007afc:	2b2e      	cmp	r3, #46	@ 0x2e
 8007afe:	d10a      	bne.n	8007b16 <_vfiprintf_r+0x156>
 8007b00:	7863      	ldrb	r3, [r4, #1]
 8007b02:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b04:	d132      	bne.n	8007b6c <_vfiprintf_r+0x1ac>
 8007b06:	9b03      	ldr	r3, [sp, #12]
 8007b08:	1d1a      	adds	r2, r3, #4
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	9203      	str	r2, [sp, #12]
 8007b0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b12:	3402      	adds	r4, #2
 8007b14:	9305      	str	r3, [sp, #20]
 8007b16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007bec <_vfiprintf_r+0x22c>
 8007b1a:	7821      	ldrb	r1, [r4, #0]
 8007b1c:	2203      	movs	r2, #3
 8007b1e:	4650      	mov	r0, sl
 8007b20:	f7f8 fb2e 	bl	8000180 <memchr>
 8007b24:	b138      	cbz	r0, 8007b36 <_vfiprintf_r+0x176>
 8007b26:	9b04      	ldr	r3, [sp, #16]
 8007b28:	eba0 000a 	sub.w	r0, r0, sl
 8007b2c:	2240      	movs	r2, #64	@ 0x40
 8007b2e:	4082      	lsls	r2, r0
 8007b30:	4313      	orrs	r3, r2
 8007b32:	3401      	adds	r4, #1
 8007b34:	9304      	str	r3, [sp, #16]
 8007b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b3a:	4829      	ldr	r0, [pc, #164]	@ (8007be0 <_vfiprintf_r+0x220>)
 8007b3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b40:	2206      	movs	r2, #6
 8007b42:	f7f8 fb1d 	bl	8000180 <memchr>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	d03f      	beq.n	8007bca <_vfiprintf_r+0x20a>
 8007b4a:	4b26      	ldr	r3, [pc, #152]	@ (8007be4 <_vfiprintf_r+0x224>)
 8007b4c:	bb1b      	cbnz	r3, 8007b96 <_vfiprintf_r+0x1d6>
 8007b4e:	9b03      	ldr	r3, [sp, #12]
 8007b50:	3307      	adds	r3, #7
 8007b52:	f023 0307 	bic.w	r3, r3, #7
 8007b56:	3308      	adds	r3, #8
 8007b58:	9303      	str	r3, [sp, #12]
 8007b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b5c:	443b      	add	r3, r7
 8007b5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b60:	e76a      	b.n	8007a38 <_vfiprintf_r+0x78>
 8007b62:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b66:	460c      	mov	r4, r1
 8007b68:	2001      	movs	r0, #1
 8007b6a:	e7a8      	b.n	8007abe <_vfiprintf_r+0xfe>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	3401      	adds	r4, #1
 8007b70:	9305      	str	r3, [sp, #20]
 8007b72:	4619      	mov	r1, r3
 8007b74:	f04f 0c0a 	mov.w	ip, #10
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b7e:	3a30      	subs	r2, #48	@ 0x30
 8007b80:	2a09      	cmp	r2, #9
 8007b82:	d903      	bls.n	8007b8c <_vfiprintf_r+0x1cc>
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d0c6      	beq.n	8007b16 <_vfiprintf_r+0x156>
 8007b88:	9105      	str	r1, [sp, #20]
 8007b8a:	e7c4      	b.n	8007b16 <_vfiprintf_r+0x156>
 8007b8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b90:	4604      	mov	r4, r0
 8007b92:	2301      	movs	r3, #1
 8007b94:	e7f0      	b.n	8007b78 <_vfiprintf_r+0x1b8>
 8007b96:	ab03      	add	r3, sp, #12
 8007b98:	9300      	str	r3, [sp, #0]
 8007b9a:	462a      	mov	r2, r5
 8007b9c:	4b12      	ldr	r3, [pc, #72]	@ (8007be8 <_vfiprintf_r+0x228>)
 8007b9e:	a904      	add	r1, sp, #16
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	f3af 8000 	nop.w
 8007ba6:	4607      	mov	r7, r0
 8007ba8:	1c78      	adds	r0, r7, #1
 8007baa:	d1d6      	bne.n	8007b5a <_vfiprintf_r+0x19a>
 8007bac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bae:	07d9      	lsls	r1, r3, #31
 8007bb0:	d405      	bmi.n	8007bbe <_vfiprintf_r+0x1fe>
 8007bb2:	89ab      	ldrh	r3, [r5, #12]
 8007bb4:	059a      	lsls	r2, r3, #22
 8007bb6:	d402      	bmi.n	8007bbe <_vfiprintf_r+0x1fe>
 8007bb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bba:	f7ff fddd 	bl	8007778 <__retarget_lock_release_recursive>
 8007bbe:	89ab      	ldrh	r3, [r5, #12]
 8007bc0:	065b      	lsls	r3, r3, #25
 8007bc2:	f53f af1f 	bmi.w	8007a04 <_vfiprintf_r+0x44>
 8007bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bc8:	e71e      	b.n	8007a08 <_vfiprintf_r+0x48>
 8007bca:	ab03      	add	r3, sp, #12
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	462a      	mov	r2, r5
 8007bd0:	4b05      	ldr	r3, [pc, #20]	@ (8007be8 <_vfiprintf_r+0x228>)
 8007bd2:	a904      	add	r1, sp, #16
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	f000 f879 	bl	8007ccc <_printf_i>
 8007bda:	e7e4      	b.n	8007ba6 <_vfiprintf_r+0x1e6>
 8007bdc:	080083a8 	.word	0x080083a8
 8007be0:	080083b2 	.word	0x080083b2
 8007be4:	00000000 	.word	0x00000000
 8007be8:	0800799b 	.word	0x0800799b
 8007bec:	080083ae 	.word	0x080083ae

08007bf0 <_printf_common>:
 8007bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf4:	4616      	mov	r6, r2
 8007bf6:	4698      	mov	r8, r3
 8007bf8:	688a      	ldr	r2, [r1, #8]
 8007bfa:	690b      	ldr	r3, [r1, #16]
 8007bfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c00:	4293      	cmp	r3, r2
 8007c02:	bfb8      	it	lt
 8007c04:	4613      	movlt	r3, r2
 8007c06:	6033      	str	r3, [r6, #0]
 8007c08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c0c:	4607      	mov	r7, r0
 8007c0e:	460c      	mov	r4, r1
 8007c10:	b10a      	cbz	r2, 8007c16 <_printf_common+0x26>
 8007c12:	3301      	adds	r3, #1
 8007c14:	6033      	str	r3, [r6, #0]
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	0699      	lsls	r1, r3, #26
 8007c1a:	bf42      	ittt	mi
 8007c1c:	6833      	ldrmi	r3, [r6, #0]
 8007c1e:	3302      	addmi	r3, #2
 8007c20:	6033      	strmi	r3, [r6, #0]
 8007c22:	6825      	ldr	r5, [r4, #0]
 8007c24:	f015 0506 	ands.w	r5, r5, #6
 8007c28:	d106      	bne.n	8007c38 <_printf_common+0x48>
 8007c2a:	f104 0a19 	add.w	sl, r4, #25
 8007c2e:	68e3      	ldr	r3, [r4, #12]
 8007c30:	6832      	ldr	r2, [r6, #0]
 8007c32:	1a9b      	subs	r3, r3, r2
 8007c34:	42ab      	cmp	r3, r5
 8007c36:	dc26      	bgt.n	8007c86 <_printf_common+0x96>
 8007c38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c3c:	6822      	ldr	r2, [r4, #0]
 8007c3e:	3b00      	subs	r3, #0
 8007c40:	bf18      	it	ne
 8007c42:	2301      	movne	r3, #1
 8007c44:	0692      	lsls	r2, r2, #26
 8007c46:	d42b      	bmi.n	8007ca0 <_printf_common+0xb0>
 8007c48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c4c:	4641      	mov	r1, r8
 8007c4e:	4638      	mov	r0, r7
 8007c50:	47c8      	blx	r9
 8007c52:	3001      	adds	r0, #1
 8007c54:	d01e      	beq.n	8007c94 <_printf_common+0xa4>
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	6922      	ldr	r2, [r4, #16]
 8007c5a:	f003 0306 	and.w	r3, r3, #6
 8007c5e:	2b04      	cmp	r3, #4
 8007c60:	bf02      	ittt	eq
 8007c62:	68e5      	ldreq	r5, [r4, #12]
 8007c64:	6833      	ldreq	r3, [r6, #0]
 8007c66:	1aed      	subeq	r5, r5, r3
 8007c68:	68a3      	ldr	r3, [r4, #8]
 8007c6a:	bf0c      	ite	eq
 8007c6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c70:	2500      	movne	r5, #0
 8007c72:	4293      	cmp	r3, r2
 8007c74:	bfc4      	itt	gt
 8007c76:	1a9b      	subgt	r3, r3, r2
 8007c78:	18ed      	addgt	r5, r5, r3
 8007c7a:	2600      	movs	r6, #0
 8007c7c:	341a      	adds	r4, #26
 8007c7e:	42b5      	cmp	r5, r6
 8007c80:	d11a      	bne.n	8007cb8 <_printf_common+0xc8>
 8007c82:	2000      	movs	r0, #0
 8007c84:	e008      	b.n	8007c98 <_printf_common+0xa8>
 8007c86:	2301      	movs	r3, #1
 8007c88:	4652      	mov	r2, sl
 8007c8a:	4641      	mov	r1, r8
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	47c8      	blx	r9
 8007c90:	3001      	adds	r0, #1
 8007c92:	d103      	bne.n	8007c9c <_printf_common+0xac>
 8007c94:	f04f 30ff 	mov.w	r0, #4294967295
 8007c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c9c:	3501      	adds	r5, #1
 8007c9e:	e7c6      	b.n	8007c2e <_printf_common+0x3e>
 8007ca0:	18e1      	adds	r1, r4, r3
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	2030      	movs	r0, #48	@ 0x30
 8007ca6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007caa:	4422      	add	r2, r4
 8007cac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007cb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007cb4:	3302      	adds	r3, #2
 8007cb6:	e7c7      	b.n	8007c48 <_printf_common+0x58>
 8007cb8:	2301      	movs	r3, #1
 8007cba:	4622      	mov	r2, r4
 8007cbc:	4641      	mov	r1, r8
 8007cbe:	4638      	mov	r0, r7
 8007cc0:	47c8      	blx	r9
 8007cc2:	3001      	adds	r0, #1
 8007cc4:	d0e6      	beq.n	8007c94 <_printf_common+0xa4>
 8007cc6:	3601      	adds	r6, #1
 8007cc8:	e7d9      	b.n	8007c7e <_printf_common+0x8e>
	...

08007ccc <_printf_i>:
 8007ccc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd0:	7e0f      	ldrb	r7, [r1, #24]
 8007cd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007cd4:	2f78      	cmp	r7, #120	@ 0x78
 8007cd6:	4691      	mov	r9, r2
 8007cd8:	4680      	mov	r8, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	469a      	mov	sl, r3
 8007cde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ce2:	d807      	bhi.n	8007cf4 <_printf_i+0x28>
 8007ce4:	2f62      	cmp	r7, #98	@ 0x62
 8007ce6:	d80a      	bhi.n	8007cfe <_printf_i+0x32>
 8007ce8:	2f00      	cmp	r7, #0
 8007cea:	f000 80d1 	beq.w	8007e90 <_printf_i+0x1c4>
 8007cee:	2f58      	cmp	r7, #88	@ 0x58
 8007cf0:	f000 80b8 	beq.w	8007e64 <_printf_i+0x198>
 8007cf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cf8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007cfc:	e03a      	b.n	8007d74 <_printf_i+0xa8>
 8007cfe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d02:	2b15      	cmp	r3, #21
 8007d04:	d8f6      	bhi.n	8007cf4 <_printf_i+0x28>
 8007d06:	a101      	add	r1, pc, #4	@ (adr r1, 8007d0c <_printf_i+0x40>)
 8007d08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d0c:	08007d65 	.word	0x08007d65
 8007d10:	08007d79 	.word	0x08007d79
 8007d14:	08007cf5 	.word	0x08007cf5
 8007d18:	08007cf5 	.word	0x08007cf5
 8007d1c:	08007cf5 	.word	0x08007cf5
 8007d20:	08007cf5 	.word	0x08007cf5
 8007d24:	08007d79 	.word	0x08007d79
 8007d28:	08007cf5 	.word	0x08007cf5
 8007d2c:	08007cf5 	.word	0x08007cf5
 8007d30:	08007cf5 	.word	0x08007cf5
 8007d34:	08007cf5 	.word	0x08007cf5
 8007d38:	08007e77 	.word	0x08007e77
 8007d3c:	08007da3 	.word	0x08007da3
 8007d40:	08007e31 	.word	0x08007e31
 8007d44:	08007cf5 	.word	0x08007cf5
 8007d48:	08007cf5 	.word	0x08007cf5
 8007d4c:	08007e99 	.word	0x08007e99
 8007d50:	08007cf5 	.word	0x08007cf5
 8007d54:	08007da3 	.word	0x08007da3
 8007d58:	08007cf5 	.word	0x08007cf5
 8007d5c:	08007cf5 	.word	0x08007cf5
 8007d60:	08007e39 	.word	0x08007e39
 8007d64:	6833      	ldr	r3, [r6, #0]
 8007d66:	1d1a      	adds	r2, r3, #4
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	6032      	str	r2, [r6, #0]
 8007d6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d74:	2301      	movs	r3, #1
 8007d76:	e09c      	b.n	8007eb2 <_printf_i+0x1e6>
 8007d78:	6833      	ldr	r3, [r6, #0]
 8007d7a:	6820      	ldr	r0, [r4, #0]
 8007d7c:	1d19      	adds	r1, r3, #4
 8007d7e:	6031      	str	r1, [r6, #0]
 8007d80:	0606      	lsls	r6, r0, #24
 8007d82:	d501      	bpl.n	8007d88 <_printf_i+0xbc>
 8007d84:	681d      	ldr	r5, [r3, #0]
 8007d86:	e003      	b.n	8007d90 <_printf_i+0xc4>
 8007d88:	0645      	lsls	r5, r0, #25
 8007d8a:	d5fb      	bpl.n	8007d84 <_printf_i+0xb8>
 8007d8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d90:	2d00      	cmp	r5, #0
 8007d92:	da03      	bge.n	8007d9c <_printf_i+0xd0>
 8007d94:	232d      	movs	r3, #45	@ 0x2d
 8007d96:	426d      	negs	r5, r5
 8007d98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d9c:	4858      	ldr	r0, [pc, #352]	@ (8007f00 <_printf_i+0x234>)
 8007d9e:	230a      	movs	r3, #10
 8007da0:	e011      	b.n	8007dc6 <_printf_i+0xfa>
 8007da2:	6821      	ldr	r1, [r4, #0]
 8007da4:	6833      	ldr	r3, [r6, #0]
 8007da6:	0608      	lsls	r0, r1, #24
 8007da8:	f853 5b04 	ldr.w	r5, [r3], #4
 8007dac:	d402      	bmi.n	8007db4 <_printf_i+0xe8>
 8007dae:	0649      	lsls	r1, r1, #25
 8007db0:	bf48      	it	mi
 8007db2:	b2ad      	uxthmi	r5, r5
 8007db4:	2f6f      	cmp	r7, #111	@ 0x6f
 8007db6:	4852      	ldr	r0, [pc, #328]	@ (8007f00 <_printf_i+0x234>)
 8007db8:	6033      	str	r3, [r6, #0]
 8007dba:	bf14      	ite	ne
 8007dbc:	230a      	movne	r3, #10
 8007dbe:	2308      	moveq	r3, #8
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007dc6:	6866      	ldr	r6, [r4, #4]
 8007dc8:	60a6      	str	r6, [r4, #8]
 8007dca:	2e00      	cmp	r6, #0
 8007dcc:	db05      	blt.n	8007dda <_printf_i+0x10e>
 8007dce:	6821      	ldr	r1, [r4, #0]
 8007dd0:	432e      	orrs	r6, r5
 8007dd2:	f021 0104 	bic.w	r1, r1, #4
 8007dd6:	6021      	str	r1, [r4, #0]
 8007dd8:	d04b      	beq.n	8007e72 <_printf_i+0x1a6>
 8007dda:	4616      	mov	r6, r2
 8007ddc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007de0:	fb03 5711 	mls	r7, r3, r1, r5
 8007de4:	5dc7      	ldrb	r7, [r0, r7]
 8007de6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007dea:	462f      	mov	r7, r5
 8007dec:	42bb      	cmp	r3, r7
 8007dee:	460d      	mov	r5, r1
 8007df0:	d9f4      	bls.n	8007ddc <_printf_i+0x110>
 8007df2:	2b08      	cmp	r3, #8
 8007df4:	d10b      	bne.n	8007e0e <_printf_i+0x142>
 8007df6:	6823      	ldr	r3, [r4, #0]
 8007df8:	07df      	lsls	r7, r3, #31
 8007dfa:	d508      	bpl.n	8007e0e <_printf_i+0x142>
 8007dfc:	6923      	ldr	r3, [r4, #16]
 8007dfe:	6861      	ldr	r1, [r4, #4]
 8007e00:	4299      	cmp	r1, r3
 8007e02:	bfde      	ittt	le
 8007e04:	2330      	movle	r3, #48	@ 0x30
 8007e06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e0e:	1b92      	subs	r2, r2, r6
 8007e10:	6122      	str	r2, [r4, #16]
 8007e12:	f8cd a000 	str.w	sl, [sp]
 8007e16:	464b      	mov	r3, r9
 8007e18:	aa03      	add	r2, sp, #12
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	4640      	mov	r0, r8
 8007e1e:	f7ff fee7 	bl	8007bf0 <_printf_common>
 8007e22:	3001      	adds	r0, #1
 8007e24:	d14a      	bne.n	8007ebc <_printf_i+0x1f0>
 8007e26:	f04f 30ff 	mov.w	r0, #4294967295
 8007e2a:	b004      	add	sp, #16
 8007e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e30:	6823      	ldr	r3, [r4, #0]
 8007e32:	f043 0320 	orr.w	r3, r3, #32
 8007e36:	6023      	str	r3, [r4, #0]
 8007e38:	4832      	ldr	r0, [pc, #200]	@ (8007f04 <_printf_i+0x238>)
 8007e3a:	2778      	movs	r7, #120	@ 0x78
 8007e3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e40:	6823      	ldr	r3, [r4, #0]
 8007e42:	6831      	ldr	r1, [r6, #0]
 8007e44:	061f      	lsls	r7, r3, #24
 8007e46:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e4a:	d402      	bmi.n	8007e52 <_printf_i+0x186>
 8007e4c:	065f      	lsls	r7, r3, #25
 8007e4e:	bf48      	it	mi
 8007e50:	b2ad      	uxthmi	r5, r5
 8007e52:	6031      	str	r1, [r6, #0]
 8007e54:	07d9      	lsls	r1, r3, #31
 8007e56:	bf44      	itt	mi
 8007e58:	f043 0320 	orrmi.w	r3, r3, #32
 8007e5c:	6023      	strmi	r3, [r4, #0]
 8007e5e:	b11d      	cbz	r5, 8007e68 <_printf_i+0x19c>
 8007e60:	2310      	movs	r3, #16
 8007e62:	e7ad      	b.n	8007dc0 <_printf_i+0xf4>
 8007e64:	4826      	ldr	r0, [pc, #152]	@ (8007f00 <_printf_i+0x234>)
 8007e66:	e7e9      	b.n	8007e3c <_printf_i+0x170>
 8007e68:	6823      	ldr	r3, [r4, #0]
 8007e6a:	f023 0320 	bic.w	r3, r3, #32
 8007e6e:	6023      	str	r3, [r4, #0]
 8007e70:	e7f6      	b.n	8007e60 <_printf_i+0x194>
 8007e72:	4616      	mov	r6, r2
 8007e74:	e7bd      	b.n	8007df2 <_printf_i+0x126>
 8007e76:	6833      	ldr	r3, [r6, #0]
 8007e78:	6825      	ldr	r5, [r4, #0]
 8007e7a:	6961      	ldr	r1, [r4, #20]
 8007e7c:	1d18      	adds	r0, r3, #4
 8007e7e:	6030      	str	r0, [r6, #0]
 8007e80:	062e      	lsls	r6, r5, #24
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	d501      	bpl.n	8007e8a <_printf_i+0x1be>
 8007e86:	6019      	str	r1, [r3, #0]
 8007e88:	e002      	b.n	8007e90 <_printf_i+0x1c4>
 8007e8a:	0668      	lsls	r0, r5, #25
 8007e8c:	d5fb      	bpl.n	8007e86 <_printf_i+0x1ba>
 8007e8e:	8019      	strh	r1, [r3, #0]
 8007e90:	2300      	movs	r3, #0
 8007e92:	6123      	str	r3, [r4, #16]
 8007e94:	4616      	mov	r6, r2
 8007e96:	e7bc      	b.n	8007e12 <_printf_i+0x146>
 8007e98:	6833      	ldr	r3, [r6, #0]
 8007e9a:	1d1a      	adds	r2, r3, #4
 8007e9c:	6032      	str	r2, [r6, #0]
 8007e9e:	681e      	ldr	r6, [r3, #0]
 8007ea0:	6862      	ldr	r2, [r4, #4]
 8007ea2:	2100      	movs	r1, #0
 8007ea4:	4630      	mov	r0, r6
 8007ea6:	f7f8 f96b 	bl	8000180 <memchr>
 8007eaa:	b108      	cbz	r0, 8007eb0 <_printf_i+0x1e4>
 8007eac:	1b80      	subs	r0, r0, r6
 8007eae:	6060      	str	r0, [r4, #4]
 8007eb0:	6863      	ldr	r3, [r4, #4]
 8007eb2:	6123      	str	r3, [r4, #16]
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007eba:	e7aa      	b.n	8007e12 <_printf_i+0x146>
 8007ebc:	6923      	ldr	r3, [r4, #16]
 8007ebe:	4632      	mov	r2, r6
 8007ec0:	4649      	mov	r1, r9
 8007ec2:	4640      	mov	r0, r8
 8007ec4:	47d0      	blx	sl
 8007ec6:	3001      	adds	r0, #1
 8007ec8:	d0ad      	beq.n	8007e26 <_printf_i+0x15a>
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	079b      	lsls	r3, r3, #30
 8007ece:	d413      	bmi.n	8007ef8 <_printf_i+0x22c>
 8007ed0:	68e0      	ldr	r0, [r4, #12]
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	4298      	cmp	r0, r3
 8007ed6:	bfb8      	it	lt
 8007ed8:	4618      	movlt	r0, r3
 8007eda:	e7a6      	b.n	8007e2a <_printf_i+0x15e>
 8007edc:	2301      	movs	r3, #1
 8007ede:	4632      	mov	r2, r6
 8007ee0:	4649      	mov	r1, r9
 8007ee2:	4640      	mov	r0, r8
 8007ee4:	47d0      	blx	sl
 8007ee6:	3001      	adds	r0, #1
 8007ee8:	d09d      	beq.n	8007e26 <_printf_i+0x15a>
 8007eea:	3501      	adds	r5, #1
 8007eec:	68e3      	ldr	r3, [r4, #12]
 8007eee:	9903      	ldr	r1, [sp, #12]
 8007ef0:	1a5b      	subs	r3, r3, r1
 8007ef2:	42ab      	cmp	r3, r5
 8007ef4:	dcf2      	bgt.n	8007edc <_printf_i+0x210>
 8007ef6:	e7eb      	b.n	8007ed0 <_printf_i+0x204>
 8007ef8:	2500      	movs	r5, #0
 8007efa:	f104 0619 	add.w	r6, r4, #25
 8007efe:	e7f5      	b.n	8007eec <_printf_i+0x220>
 8007f00:	080083b9 	.word	0x080083b9
 8007f04:	080083ca 	.word	0x080083ca

08007f08 <__sflush_r>:
 8007f08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f10:	0716      	lsls	r6, r2, #28
 8007f12:	4605      	mov	r5, r0
 8007f14:	460c      	mov	r4, r1
 8007f16:	d454      	bmi.n	8007fc2 <__sflush_r+0xba>
 8007f18:	684b      	ldr	r3, [r1, #4]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	dc02      	bgt.n	8007f24 <__sflush_r+0x1c>
 8007f1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	dd48      	ble.n	8007fb6 <__sflush_r+0xae>
 8007f24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f26:	2e00      	cmp	r6, #0
 8007f28:	d045      	beq.n	8007fb6 <__sflush_r+0xae>
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f30:	682f      	ldr	r7, [r5, #0]
 8007f32:	6a21      	ldr	r1, [r4, #32]
 8007f34:	602b      	str	r3, [r5, #0]
 8007f36:	d030      	beq.n	8007f9a <__sflush_r+0x92>
 8007f38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	0759      	lsls	r1, r3, #29
 8007f3e:	d505      	bpl.n	8007f4c <__sflush_r+0x44>
 8007f40:	6863      	ldr	r3, [r4, #4]
 8007f42:	1ad2      	subs	r2, r2, r3
 8007f44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f46:	b10b      	cbz	r3, 8007f4c <__sflush_r+0x44>
 8007f48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f4a:	1ad2      	subs	r2, r2, r3
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f50:	6a21      	ldr	r1, [r4, #32]
 8007f52:	4628      	mov	r0, r5
 8007f54:	47b0      	blx	r6
 8007f56:	1c43      	adds	r3, r0, #1
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	d106      	bne.n	8007f6a <__sflush_r+0x62>
 8007f5c:	6829      	ldr	r1, [r5, #0]
 8007f5e:	291d      	cmp	r1, #29
 8007f60:	d82b      	bhi.n	8007fba <__sflush_r+0xb2>
 8007f62:	4a2a      	ldr	r2, [pc, #168]	@ (800800c <__sflush_r+0x104>)
 8007f64:	40ca      	lsrs	r2, r1
 8007f66:	07d6      	lsls	r6, r2, #31
 8007f68:	d527      	bpl.n	8007fba <__sflush_r+0xb2>
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	6062      	str	r2, [r4, #4]
 8007f6e:	04d9      	lsls	r1, r3, #19
 8007f70:	6922      	ldr	r2, [r4, #16]
 8007f72:	6022      	str	r2, [r4, #0]
 8007f74:	d504      	bpl.n	8007f80 <__sflush_r+0x78>
 8007f76:	1c42      	adds	r2, r0, #1
 8007f78:	d101      	bne.n	8007f7e <__sflush_r+0x76>
 8007f7a:	682b      	ldr	r3, [r5, #0]
 8007f7c:	b903      	cbnz	r3, 8007f80 <__sflush_r+0x78>
 8007f7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f82:	602f      	str	r7, [r5, #0]
 8007f84:	b1b9      	cbz	r1, 8007fb6 <__sflush_r+0xae>
 8007f86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f8a:	4299      	cmp	r1, r3
 8007f8c:	d002      	beq.n	8007f94 <__sflush_r+0x8c>
 8007f8e:	4628      	mov	r0, r5
 8007f90:	f7ff fbf4 	bl	800777c <_free_r>
 8007f94:	2300      	movs	r3, #0
 8007f96:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f98:	e00d      	b.n	8007fb6 <__sflush_r+0xae>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	47b0      	blx	r6
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	1c50      	adds	r0, r2, #1
 8007fa4:	d1c9      	bne.n	8007f3a <__sflush_r+0x32>
 8007fa6:	682b      	ldr	r3, [r5, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d0c6      	beq.n	8007f3a <__sflush_r+0x32>
 8007fac:	2b1d      	cmp	r3, #29
 8007fae:	d001      	beq.n	8007fb4 <__sflush_r+0xac>
 8007fb0:	2b16      	cmp	r3, #22
 8007fb2:	d11e      	bne.n	8007ff2 <__sflush_r+0xea>
 8007fb4:	602f      	str	r7, [r5, #0]
 8007fb6:	2000      	movs	r0, #0
 8007fb8:	e022      	b.n	8008000 <__sflush_r+0xf8>
 8007fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fbe:	b21b      	sxth	r3, r3
 8007fc0:	e01b      	b.n	8007ffa <__sflush_r+0xf2>
 8007fc2:	690f      	ldr	r7, [r1, #16]
 8007fc4:	2f00      	cmp	r7, #0
 8007fc6:	d0f6      	beq.n	8007fb6 <__sflush_r+0xae>
 8007fc8:	0793      	lsls	r3, r2, #30
 8007fca:	680e      	ldr	r6, [r1, #0]
 8007fcc:	bf08      	it	eq
 8007fce:	694b      	ldreq	r3, [r1, #20]
 8007fd0:	600f      	str	r7, [r1, #0]
 8007fd2:	bf18      	it	ne
 8007fd4:	2300      	movne	r3, #0
 8007fd6:	eba6 0807 	sub.w	r8, r6, r7
 8007fda:	608b      	str	r3, [r1, #8]
 8007fdc:	f1b8 0f00 	cmp.w	r8, #0
 8007fe0:	dde9      	ble.n	8007fb6 <__sflush_r+0xae>
 8007fe2:	6a21      	ldr	r1, [r4, #32]
 8007fe4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007fe6:	4643      	mov	r3, r8
 8007fe8:	463a      	mov	r2, r7
 8007fea:	4628      	mov	r0, r5
 8007fec:	47b0      	blx	r6
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	dc08      	bgt.n	8008004 <__sflush_r+0xfc>
 8007ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ffa:	81a3      	strh	r3, [r4, #12]
 8007ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8008000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008004:	4407      	add	r7, r0
 8008006:	eba8 0800 	sub.w	r8, r8, r0
 800800a:	e7e7      	b.n	8007fdc <__sflush_r+0xd4>
 800800c:	20400001 	.word	0x20400001

08008010 <_fflush_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	690b      	ldr	r3, [r1, #16]
 8008014:	4605      	mov	r5, r0
 8008016:	460c      	mov	r4, r1
 8008018:	b913      	cbnz	r3, 8008020 <_fflush_r+0x10>
 800801a:	2500      	movs	r5, #0
 800801c:	4628      	mov	r0, r5
 800801e:	bd38      	pop	{r3, r4, r5, pc}
 8008020:	b118      	cbz	r0, 800802a <_fflush_r+0x1a>
 8008022:	6a03      	ldr	r3, [r0, #32]
 8008024:	b90b      	cbnz	r3, 800802a <_fflush_r+0x1a>
 8008026:	f7ff f951 	bl	80072cc <__sinit>
 800802a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d0f3      	beq.n	800801a <_fflush_r+0xa>
 8008032:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008034:	07d0      	lsls	r0, r2, #31
 8008036:	d404      	bmi.n	8008042 <_fflush_r+0x32>
 8008038:	0599      	lsls	r1, r3, #22
 800803a:	d402      	bmi.n	8008042 <_fflush_r+0x32>
 800803c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800803e:	f7ff fb9a 	bl	8007776 <__retarget_lock_acquire_recursive>
 8008042:	4628      	mov	r0, r5
 8008044:	4621      	mov	r1, r4
 8008046:	f7ff ff5f 	bl	8007f08 <__sflush_r>
 800804a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800804c:	07da      	lsls	r2, r3, #31
 800804e:	4605      	mov	r5, r0
 8008050:	d4e4      	bmi.n	800801c <_fflush_r+0xc>
 8008052:	89a3      	ldrh	r3, [r4, #12]
 8008054:	059b      	lsls	r3, r3, #22
 8008056:	d4e1      	bmi.n	800801c <_fflush_r+0xc>
 8008058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800805a:	f7ff fb8d 	bl	8007778 <__retarget_lock_release_recursive>
 800805e:	e7dd      	b.n	800801c <_fflush_r+0xc>

08008060 <__swhatbuf_r>:
 8008060:	b570      	push	{r4, r5, r6, lr}
 8008062:	460c      	mov	r4, r1
 8008064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008068:	2900      	cmp	r1, #0
 800806a:	b096      	sub	sp, #88	@ 0x58
 800806c:	4615      	mov	r5, r2
 800806e:	461e      	mov	r6, r3
 8008070:	da0d      	bge.n	800808e <__swhatbuf_r+0x2e>
 8008072:	89a3      	ldrh	r3, [r4, #12]
 8008074:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008078:	f04f 0100 	mov.w	r1, #0
 800807c:	bf14      	ite	ne
 800807e:	2340      	movne	r3, #64	@ 0x40
 8008080:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008084:	2000      	movs	r0, #0
 8008086:	6031      	str	r1, [r6, #0]
 8008088:	602b      	str	r3, [r5, #0]
 800808a:	b016      	add	sp, #88	@ 0x58
 800808c:	bd70      	pop	{r4, r5, r6, pc}
 800808e:	466a      	mov	r2, sp
 8008090:	f000 f848 	bl	8008124 <_fstat_r>
 8008094:	2800      	cmp	r0, #0
 8008096:	dbec      	blt.n	8008072 <__swhatbuf_r+0x12>
 8008098:	9901      	ldr	r1, [sp, #4]
 800809a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800809e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80080a2:	4259      	negs	r1, r3
 80080a4:	4159      	adcs	r1, r3
 80080a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080aa:	e7eb      	b.n	8008084 <__swhatbuf_r+0x24>

080080ac <__smakebuf_r>:
 80080ac:	898b      	ldrh	r3, [r1, #12]
 80080ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080b0:	079d      	lsls	r5, r3, #30
 80080b2:	4606      	mov	r6, r0
 80080b4:	460c      	mov	r4, r1
 80080b6:	d507      	bpl.n	80080c8 <__smakebuf_r+0x1c>
 80080b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80080bc:	6023      	str	r3, [r4, #0]
 80080be:	6123      	str	r3, [r4, #16]
 80080c0:	2301      	movs	r3, #1
 80080c2:	6163      	str	r3, [r4, #20]
 80080c4:	b003      	add	sp, #12
 80080c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080c8:	ab01      	add	r3, sp, #4
 80080ca:	466a      	mov	r2, sp
 80080cc:	f7ff ffc8 	bl	8008060 <__swhatbuf_r>
 80080d0:	9f00      	ldr	r7, [sp, #0]
 80080d2:	4605      	mov	r5, r0
 80080d4:	4639      	mov	r1, r7
 80080d6:	4630      	mov	r0, r6
 80080d8:	f7ff fbbc 	bl	8007854 <_malloc_r>
 80080dc:	b948      	cbnz	r0, 80080f2 <__smakebuf_r+0x46>
 80080de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080e2:	059a      	lsls	r2, r3, #22
 80080e4:	d4ee      	bmi.n	80080c4 <__smakebuf_r+0x18>
 80080e6:	f023 0303 	bic.w	r3, r3, #3
 80080ea:	f043 0302 	orr.w	r3, r3, #2
 80080ee:	81a3      	strh	r3, [r4, #12]
 80080f0:	e7e2      	b.n	80080b8 <__smakebuf_r+0xc>
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	6020      	str	r0, [r4, #0]
 80080f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080fa:	81a3      	strh	r3, [r4, #12]
 80080fc:	9b01      	ldr	r3, [sp, #4]
 80080fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008102:	b15b      	cbz	r3, 800811c <__smakebuf_r+0x70>
 8008104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008108:	4630      	mov	r0, r6
 800810a:	f000 f81d 	bl	8008148 <_isatty_r>
 800810e:	b128      	cbz	r0, 800811c <__smakebuf_r+0x70>
 8008110:	89a3      	ldrh	r3, [r4, #12]
 8008112:	f023 0303 	bic.w	r3, r3, #3
 8008116:	f043 0301 	orr.w	r3, r3, #1
 800811a:	81a3      	strh	r3, [r4, #12]
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	431d      	orrs	r5, r3
 8008120:	81a5      	strh	r5, [r4, #12]
 8008122:	e7cf      	b.n	80080c4 <__smakebuf_r+0x18>

08008124 <_fstat_r>:
 8008124:	b538      	push	{r3, r4, r5, lr}
 8008126:	4d07      	ldr	r5, [pc, #28]	@ (8008144 <_fstat_r+0x20>)
 8008128:	2300      	movs	r3, #0
 800812a:	4604      	mov	r4, r0
 800812c:	4608      	mov	r0, r1
 800812e:	4611      	mov	r1, r2
 8008130:	602b      	str	r3, [r5, #0]
 8008132:	f7f8 fe98 	bl	8000e66 <_fstat>
 8008136:	1c43      	adds	r3, r0, #1
 8008138:	d102      	bne.n	8008140 <_fstat_r+0x1c>
 800813a:	682b      	ldr	r3, [r5, #0]
 800813c:	b103      	cbz	r3, 8008140 <_fstat_r+0x1c>
 800813e:	6023      	str	r3, [r4, #0]
 8008140:	bd38      	pop	{r3, r4, r5, pc}
 8008142:	bf00      	nop
 8008144:	20001218 	.word	0x20001218

08008148 <_isatty_r>:
 8008148:	b538      	push	{r3, r4, r5, lr}
 800814a:	4d06      	ldr	r5, [pc, #24]	@ (8008164 <_isatty_r+0x1c>)
 800814c:	2300      	movs	r3, #0
 800814e:	4604      	mov	r4, r0
 8008150:	4608      	mov	r0, r1
 8008152:	602b      	str	r3, [r5, #0]
 8008154:	f7f8 fe97 	bl	8000e86 <_isatty>
 8008158:	1c43      	adds	r3, r0, #1
 800815a:	d102      	bne.n	8008162 <_isatty_r+0x1a>
 800815c:	682b      	ldr	r3, [r5, #0]
 800815e:	b103      	cbz	r3, 8008162 <_isatty_r+0x1a>
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	bd38      	pop	{r3, r4, r5, pc}
 8008164:	20001218 	.word	0x20001218

08008168 <_sbrk_r>:
 8008168:	b538      	push	{r3, r4, r5, lr}
 800816a:	4d06      	ldr	r5, [pc, #24]	@ (8008184 <_sbrk_r+0x1c>)
 800816c:	2300      	movs	r3, #0
 800816e:	4604      	mov	r4, r0
 8008170:	4608      	mov	r0, r1
 8008172:	602b      	str	r3, [r5, #0]
 8008174:	f7f8 fea0 	bl	8000eb8 <_sbrk>
 8008178:	1c43      	adds	r3, r0, #1
 800817a:	d102      	bne.n	8008182 <_sbrk_r+0x1a>
 800817c:	682b      	ldr	r3, [r5, #0]
 800817e:	b103      	cbz	r3, 8008182 <_sbrk_r+0x1a>
 8008180:	6023      	str	r3, [r4, #0]
 8008182:	bd38      	pop	{r3, r4, r5, pc}
 8008184:	20001218 	.word	0x20001218

08008188 <_init>:
 8008188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818a:	bf00      	nop
 800818c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800818e:	bc08      	pop	{r3}
 8008190:	469e      	mov	lr, r3
 8008192:	4770      	bx	lr

08008194 <_fini>:
 8008194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008196:	bf00      	nop
 8008198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800819a:	bc08      	pop	{r3}
 800819c:	469e      	mov	lr, r3
 800819e:	4770      	bx	lr
