<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/hendri/Documents/workspaceXilinx/LCDROM/ROMtestbench_isim_par.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="romtestbench" />
            <top_module name="std_logic_1164" />
            <top_module name="textio" />
            <top_module name="vcomponents" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
            <top_module name="vpackage" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wave_markers>
      <marker time="94963634249000" label="" />
   </wave_markers>
   <wvobject fp_name="/romtestbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/romtestbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/romtestbench/dataout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dataout[7:0]</obj_property>
      <obj_property name="ObjectShortName">dataout[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/romtestbench/rs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rs</obj_property>
      <obj_property name="ObjectShortName">rs</obj_property>
   </wvobject>
   <wvobject fp_name="/romtestbench/en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">en</obj_property>
      <obj_property name="ObjectShortName">en</obj_property>
   </wvobject>
   <wvobject fp_name="/romtestbench/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
