git clone --depth 1 --no-tags https://github.com/So-fia/ELO-212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131460934
git clone --depth 1 --no-tags https://github.com/jerry990/Noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113198870
git clone --depth 1 --no-tags https://github.com/bengesoff/eeg-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111669863
git clone --depth 1 --no-tags https://github.com/malemaia/Arquitetura-de-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113570536
git clone --depth 1 --no-tags https://github.com/Arcturus314/e85_lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112428266
git clone --depth 1 --no-tags https://github.com/EquipoVeri/MDR_Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125781021
git clone --depth 1 --no-tags https://github.com/FilipDutina/pnrs-nv-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118113003
git clone --depth 1 --no-tags https://github.com/eliza0x/OoOExperimentalCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121770180
git clone --depth 1 --no-tags https://github.com/SupritaK/ASIC-Winter-18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118974651
git clone --depth 1 --no-tags https://github.com/gabchen3000/ece437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120809357
git clone --depth 1 --no-tags https://github.com/eliza0x/minon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122314995
git clone --depth 1 --no-tags https://github.com/sara-weber/ECE-337-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126255764
git clone --depth 1 --no-tags https://github.com/RIC06X/RISC_V-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126650817
git clone --depth 1 --no-tags https://github.com/MrCaiting/Lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121346864
git clone --depth 1 --no-tags https://github.com/afiskon/fpga-sound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117422480
git clone --depth 1 --no-tags https://github.com/e3r8ick/ALUTaller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125076871
git clone --depth 1 --no-tags https://github.com/kunalwadhwa22/matrix-multiplication-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124943759
git clone --depth 1 --no-tags https://github.com/GinnyJI/I-O-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128998177
git clone --depth 1 --no-tags https://github.com/progvault/de2-usb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128507037
git clone --depth 1 --no-tags https://github.com/MeghaAgarwal1/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137004202
git clone --depth 1 --no-tags https://github.com/MarlonCosta/ProcessadorPSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138754956
git clone --depth 1 --no-tags https://github.com/rzkvitor/TrabalhoFinalArquitetura_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139903141
git clone --depth 1 --no-tags https://github.com/nachiket/papaa-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141947446
git clone --depth 1 --no-tags https://github.com/mballance/uvmdev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142934887
git clone --depth 1 --no-tags https://github.com/ammyblabla/comsys_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133052447
git clone --depth 1 --no-tags https://github.com/umanggarg96/cellular_automaton_1d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115898556
git clone --depth 1 --no-tags https://github.com/emcezet/pasic_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141160900
git clone --depth 1 --no-tags https://github.com/lzx97/Computer-Architecture-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120160805
git clone --depth 1 --no-tags https://github.com/jgfn1/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111646236
git clone --depth 1 --no-tags https://github.com/EquipoVeri/Practica1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122140728
git clone --depth 1 --no-tags https://github.com/smithd57/526-out-of-order-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129652422
git clone --depth 1 --no-tags https://github.com/jmcoq/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129591026
git clone --depth 1 --no-tags https://github.com/ammar95/ECE-551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130500945
git clone --depth 1 --no-tags https://github.com/jyothymj/uvm_skeleton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115044552
git clone --depth 1 --no-tags https://github.com/MacDeath667/DPLL-res.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124525576
git clone --depth 1 --no-tags https://github.com/robiln-UW/aws-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126902380
git clone --depth 1 --no-tags https://github.com/CE4301-ACI-IEE/proyecto-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126638008
git clone --depth 1 --no-tags https://github.com/prateekmohan1/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126655137
git clone --depth 1 --no-tags https://github.com/praveenkhemalapure/CAN-Transmitter-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127563432
git clone --depth 1 --no-tags https://github.com/dqtblldvn/UVM-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142977121
git clone --depth 1 --no-tags https://github.com/tallerDisenoDigital/laboratorio5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130884844
git clone --depth 1 --no-tags https://github.com/matthewSkipworth/2-Digit-Adder-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131255436
git clone --depth 1 --no-tags https://github.com/VivienGit/vsn_labo4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131150679
git clone --depth 1 --no-tags https://github.com/kevinliutong/lowRISCv5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131088454
git clone --depth 1 --no-tags https://github.com/Rinatum/CubeRoot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131333223
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/ETH10base_t.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133883021
git clone --depth 1 --no-tags https://github.com/jozue59/Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133887674
git clone --depth 1 --no-tags https://github.com/Geflag/watermark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145062438
git clone --depth 1 --no-tags https://github.com/sumedha1/uvm_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138446317
git clone --depth 1 --no-tags https://github.com/Pepe2295/prueba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134443288
git clone --depth 1 --no-tags https://github.com/rey-rubio/Parallel-MAC-generator-for-Deep-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113505672
git clone --depth 1 --no-tags https://github.com/kkangle/QuadCopter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113509362
git clone --depth 1 --no-tags https://github.com/gabrielrb1/Trabalho-2---ArqComp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113628038
git clone --depth 1 --no-tags https://github.com/fionazeng/Flappy-Bird-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125674753
git clone --depth 1 --no-tags https://github.com/jakemckenzie/HalleyMethodSQRT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136707420
git clone --depth 1 --no-tags https://github.com/BinaryLust/soc32e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134649084
git clone --depth 1 --no-tags https://github.com/jomonkjoy/Xilinx-7series-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117874728
git clone --depth 1 --no-tags https://github.com/selimfirat/game-of-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116873558
git clone --depth 1 --no-tags https://github.com/connorwiniarczyk/VerilogUtilityModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121142027
git clone --depth 1 --no-tags https://github.com/aamirrasheed/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121430669
git clone --depth 1 --no-tags https://github.com/mafull/soc-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121540763
git clone --depth 1 --no-tags https://github.com/dionisisfil/fpga_mic_to_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121681099
git clone --depth 1 --no-tags https://github.com/naffin/ee620_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113401004
git clone --depth 1 --no-tags https://github.com/akshayraj17/USB-2.0-to-Ethernet-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113784981
git clone --depth 1 --no-tags https://github.com/svenka3/vunit_icarus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112839165
git clone --depth 1 --no-tags https://github.com/keeees/ECE-385-FINAL-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112873556
git clone --depth 1 --no-tags https://github.com/Hass-Ayman/Graduation-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112807697
git clone --depth 1 --no-tags https://github.com/aadilahmed/Secure-Hash-Algorithms-Digital-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114433342
git clone --depth 1 --no-tags https://github.com/pulp-platform/per2axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122993148
git clone --depth 1 --no-tags https://github.com/Dsalce/SystemVerylog-SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123834240
git clone --depth 1 --no-tags https://github.com/jerrylee1697/RISCV_Processor_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125308954
git clone --depth 1 --no-tags https://github.com/pulp-platform/ariane_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125353875
git clone --depth 1 --no-tags https://github.com/EquipoVeri/BoothMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125475260
git clone --depth 1 --no-tags https://github.com/andernil/DDS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125517430
git clone --depth 1 --no-tags https://github.com/rameezkt/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126480862
git clone --depth 1 --no-tags https://github.com/amrm121/InfraHw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129186487
git clone --depth 1 --no-tags https://github.com/uKarol/BASYS-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143563260
git clone --depth 1 --no-tags https://github.com/mitvmorabia/Verification-of-LCD-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140903275
git clone --depth 1 --no-tags https://github.com/LuoGuibin-free/test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130081823
git clone --depth 1 --no-tags https://github.com/e3r8ick/Ruperta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133540122
git clone --depth 1 --no-tags https://github.com/nadaved1/SystemVerilog-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135245658
git clone --depth 1 --no-tags https://github.com/HarishAnil/LC3-Mircrocontroller--ASIC-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130793944
git clone --depth 1 --no-tags https://github.com/atilaromero/pucrs-2018-vfsd-utopia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132237936
git clone --depth 1 --no-tags https://github.com/Felipiuks/examen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132693244
git clone --depth 1 --no-tags https://github.com/MahsaLayeghi/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141303569
git clone --depth 1 --no-tags https://github.com/chbernar/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137533216
git clone --depth 1 --no-tags https://github.com/wyamamo/UVM101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141299764
git clone --depth 1 --no-tags https://github.com/gcwill70/Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115562698
git clone --depth 1 --no-tags https://github.com/semihteker/FLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114827059
git clone --depth 1 --no-tags https://github.com/whsieh2/ECE298.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116436309
git clone --depth 1 --no-tags https://github.com/sonu-m/start.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117803811
git clone --depth 1 --no-tags https://github.com/dillonhuff/CGRA_coreir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126222854
git clone --depth 1 --no-tags https://github.com/u7karsh/745_lc3_verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126624404
git clone --depth 1 --no-tags https://github.com/yifax/RISC-V-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126654953
git clone --depth 1 --no-tags https://github.com/matthewSkipworth/TCES330-Homework1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129162795
git clone --depth 1 --no-tags https://github.com/joss11mar/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125934830
git clone --depth 1 --no-tags https://github.com/kushal-pdx/SV_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122007031
git clone --depth 1 --no-tags https://github.com/shyamrekhawar/LCD_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122137396
git clone --depth 1 --no-tags https://github.com/chencarl/tinyalu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127535486
git clone --depth 1 --no-tags https://github.com/jordanwu97/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112544104
