VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2024-01-08T10:07:24
Compiler: GNU 11.4.0 on Linux-6.2.0-39-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/nikhil/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml AL4S3B_FPGA_Top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/nikhil/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/nikhil/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/nikhil/Music/embedded-system-main/inter-chip/esp32-fpga/led/codes/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc --route


Architecture file: /home/nikhil/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: AL4S3B_FPGA_Top

# Loading Architecture Description
# Loading Architecture Description took 0.31 seconds (max_rss 38.0 MiB, delta_rss +23.2 MiB)
# Building complex block graph
# Building complex block graph took 0.07 seconds (max_rss 44.6 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 48.9 MiB, delta_rss +4.2 MiB)
# Clean circuit
Absorbed 1821 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   57 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 85
Swept block(s)      : 1
Constant Pins Marked: 163
# Clean circuit took 0.01 seconds (max_rss 51.9 MiB, delta_rss +3.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 52.0 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 52.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 362
    .input    :      32
    .output   :      32
    ASSP      :       1
    BIDIR_CELL:      32
    C_FRAG    :       4
    GMUX_IC   :       2
    GND       :       1
    Q_FRAG    :      70
    T_FRAG    :     187
    VCC       :       1
  Nets  : 418
    Avg Fanout:     5.2
    Max Fanout:   597.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 3: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from 'u_gclkbuff_clock.IC[0]' (tnode: 2371) -> 'u_gclkbuff_clock.IZ[0]' (tnode: 2372) to allow clocks to propagate
Adding edge from 'u_gclkbuff_reset.IC[0]' (tnode: 2374) -> 'u_gclkbuff_reset.IZ[0]' (tnode: 2375) to allow clocks to propagate
  Timing Graph Nodes: 2594
  Timing Graph Edges: 4019
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 52.1 MiB, delta_rss +0.0 MiB)
Warning 5: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 6: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Fanout: 1 pins (0.0%), 1 blocks (0.3%)
# Load Timing Constraints
Warning 7: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/home/nikhil/Music/embedded-system-main/inter-chip/esp32-fpga/led/codes/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc' contained no SDC commands
Warning 9: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 10: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'u_AL4S3B_FPGA_IP.CLK_IP_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 52.1 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: AL4S3B_FPGA_Top.net
Circuit placement file: AL4S3B_FPGA_Top.place
Circuit routing file: AL4S3B_FPGA_Top.route
Circuit SDC file: /home/nikhil/Music/embedded-system-main/inter-chip/esp32-fpga/led/codes/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'AL4S3B_FPGA_Top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.046451 seconds).
# Load Packing took 0.05 seconds (max_rss 54.0 MiB, delta_rss +1.9 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Warning 12: Logic block #133 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 13: Logic block #134 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 285
Netlist num_blocks: 135
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-LOGIC blocks: 98.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 32.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 32
Netlist output pins: 96


Pb types usage...
  PB-GMUX           : 2
   GMUX             : 2
    IC              : 2
     gmux           : 2
  PB-LOGIC          : 98
   LOGIC            : 98
    FRAGS           : 98
     c_frag_modes   : 98
      SINGLE        : 4
       c_frag       : 4
      SPLIT         : 94
       b_frag       : 94
       t_frag       : 93
     q_frag_modes   : 70
      INT           : 69
       q_frag       : 69
      EXT           : 1
       q_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 32
   BIDIR            : 32
    INOUT           : 32
     bidir          : 32
     inpad          : 32
     outpad         : 32
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		98	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		32	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.10 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.11 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 1.00 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 54.1 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 14: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.50 seconds (max_rss 357.7 MiB, delta_rss +303.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.34 seconds (max_rss 405.5 MiB, delta_rss +351.3 MiB)

# Load Placement
Reading AL4S3B_FPGA_Top.place.

Successfully read AL4S3B_FPGA_Top.place.

# Load Placement took 0.00 seconds (max_rss 405.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 15: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 16: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 17: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 18: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 18.57 seconds (max_rss 405.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 405.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 18.57 seconds (max_rss 405.5 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1654 ( 84.8%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)   73 (  3.7%) |**
[      0.4:      0.5)   16 (  0.8%) |
[      0.5:      0.6)    4 (  0.2%) |
[      0.6:      0.7)   17 (  0.9%) |
[      0.7:      0.8)  107 (  5.5%) |***
[      0.8:      0.9)   22 (  1.1%) |*
[      0.9:        1)   57 (  2.9%) |**
## Initializing router criticalities took 0.00 seconds (max_rss 464.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    9.7     0.0    0 4.6e+07     285    1950    4470 ( 0.320%)   68390 ( 4.8%)   34.656     -2953.    -34.656      0.000      0.000      N/A
   2    7.3     4.0    0 3.2e+07     198    1127     459 ( 0.033%)   72635 ( 5.1%)   34.670     -2958.    -34.670      0.000      0.000      N/A
   3    2.8     5.2    0 1.2e+07      67     368     184 ( 0.013%)   73385 ( 5.2%)   34.656     -2958.    -34.656      0.000      0.000      N/A
   4    1.4     6.8    0 5517825      28     124      79 ( 0.006%)   73736 ( 5.2%)   34.656     -2959.    -34.656      0.000      0.000      N/A
   5    0.8     8.8    0 3220120      19      69      30 ( 0.002%)   73936 ( 5.2%)   34.656     -2960.    -34.656      0.000      0.000      N/A
   6    0.7    11.4    0 2697561      11      27       6 ( 0.000%)   74163 ( 5.2%)   34.656     -2960.    -34.656      0.000      0.000      N/A
   7    0.1    14.9    0  422884       4       6       3 ( 0.000%)   74219 ( 5.2%)   34.656     -2960.    -34.656      0.000      0.000      N/A
   8    0.1    19.3    0  480974       2       3       0 ( 0.000%)   74305 ( 5.3%)   34.656     -2960.    -34.656      0.000      0.000      N/A
Restoring best routing
Critical path: 34.6563 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1654 ( 84.8%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)   75 (  3.8%) |**
[      0.5:      0.6)   15 (  0.8%) |
[      0.6:      0.7)    3 (  0.2%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.8:      0.9)   87 (  4.5%) |**
[      0.9:        1)  116 (  5.9%) |***
Router Stats: total_nets_routed: 614 total_connections_routed: 3674 total_heap_pushes: 102871292 total_heap_pops: 85232197
# Routing took 23.88 seconds (max_rss 464.6 MiB, delta_rss +59.1 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1282598209
Circuit successfully routed with a channel width factor of 100.


Average number of bends per net: 221.642  Maximum # of bends: 7646

Number of global nets: 0
Number of routed nets (nonglobal): 285
Wire length results (in units of 1 clb segments)...
	Total wirelength: 72727, average net length: 255.182
	Maximum net length: 9779

Wire length results in terms of physical segments...
	Total wiring segments used: 65366, average wire segments per net: 229.354
	Maximum segments used by a net: 8322
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   62 (  2.4%) |*
[      0.8:      0.9)    2 (  0.1%) |
[      0.7:      0.8)   16 (  0.6%) |
[      0.5:      0.6)    4 (  0.2%) |
[      0.4:      0.5)    8 (  0.3%) |
[      0.3:      0.4)   44 (  1.7%) |*
[      0.2:      0.3)  164 (  6.3%) |***
[      0.1:      0.2)   46 (  1.8%) |*
[        0:      0.1) 2238 ( 86.6%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.538        2
                         1     178  12.795      221
                         2       0   0.000        0
                         3     173  51.846      635
                         4     270  73.359      623
                         5     192  28.205      658
                         6     193  35.897      623
                         7     257 116.051      623
                         8     206  79.795      623
                         9     229  37.538      623
                        10     238  39.231      665
                        11     173  22.410      623
                        12     194  18.769      647
                        13     169  19.538      623
                        14     157  11.077      623
                        15     174  17.385      623
                        16     159  20.949      623
                        17      19   4.154      623
                        18      42   7.462      725
                        19      33   6.564      623
                        20      42   9.872      623
                        21      28   5.538      623
                        22      18   4.949      623
                        23      21   5.462      623
                        24      36  12.744      623
                        25      55  12.051      657
                        26     137  13.308      634
                        27     258  44.000      623
                        28     254 138.487      623
                        29     207  34.462      624
                        30      24   4.077      625
                        31      23   2.282      626
                        32      53  20.333      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1     103  11.429      287
                         2       1   0.029        4
                         3     248  75.429      848
                         4     244  37.743      874
                         5      97  18.486      819
                         6     263  60.886      760
                         7     246  56.800      761
                         8     258  58.114      761
                         9     219  61.314      761
                        10     238  85.114      757
                        11     243  43.457      775
                        12     235  54.029      757
                        13     202  27.343      761
                        14     227  41.314      761
                        15     198  40.229      761
                        16     200  23.571      761
                        17     202  17.971      761
                        18     193  16.914      761
                        19     206  19.543      816
                        20     222  28.714      761
                        21      36   6.114      883
                        22     227  35.457      761
                        23     228  22.800      761
                        24     248  41.486      761
                        25     207  14.743      761
                        26     231  28.657      757
                        27     232  23.400      775
                        28     242  49.543      757
                        29     195  10.114      761
                        30     201  37.914      761
                        31      24   2.257      761
                        32      39   5.257      761
                        33       8   0.714      763
                        34      38   3.914      762
                        35      12   0.743      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 1.545e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0388
                                   vcc    3       0.334
                                   gnd    4       0.255
                                  hop1    5      0.0578
                                  hop2    6      0.0674
                                  hop3    7       0.218
                                  hop4    8       0.132
                                 clock    9      0.0804
                               special   10       0.116

Segment usage by length: length utilization
                         ------ -----------
                              1       0.041
                              2      0.0674
                              3       0.218
                              4       0.132


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  6.9e-09) 68 ( 66.7%) |************************************************
[  6.9e-09:  9.9e-09)  2 (  2.0%) |*
[  9.9e-09:  1.3e-08)  0 (  0.0%) |
[  1.3e-08:  1.6e-08)  0 (  0.0%) |
[  1.6e-08:  1.9e-08)  0 (  0.0%) |
[  1.9e-08:  2.2e-08)  0 (  0.0%) |
[  2.2e-08:  2.4e-08)  0 (  0.0%) |
[  2.4e-08:  2.7e-08)  0 (  0.0%) |
[  2.7e-08:    3e-08)  0 (  0.0%) |
[    3e-08:  3.3e-08) 32 ( 31.4%) |***********************

Final critical path delay (least slack): 34.6563 ns, Fmax: 28.8547 MHz
Final setup Worst Negative Slack (sWNS): -34.6563 ns
Final setup Total Negative Slack (sTNS): -2959.85 ns

Final setup slack histogram:
[ -3.5e-08: -3.2e-08) 33 ( 32.4%) |************************************************
[ -3.2e-08: -2.9e-08) 23 ( 22.5%) |*********************************
[ -2.9e-08: -2.7e-08) 33 ( 32.4%) |************************************************
[ -2.7e-08: -2.4e-08)  7 (  6.9%) |**********
[ -2.4e-08: -2.1e-08)  0 (  0.0%) |
[ -2.1e-08: -1.8e-08)  0 (  0.0%) |
[ -1.8e-08: -1.6e-08)  0 (  0.0%) |
[ -1.6e-08: -1.3e-08)  1 (  1.0%) |*
[ -1.3e-08:   -1e-08)  3 (  2.9%) |****
[   -1e-08: -7.6e-09)  2 (  2.0%) |***

Final geomean non-virtual intra-domain period: 34.6563 ns (28.8547 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 34.6563 ns (28.8547 MHz)

Incr Slack updates 1 in 2.2593e-05 sec
Full Max Req/Worst Slack updates 1 in 5.632e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.5083e-05 sec
Flow timing analysis took 0.0120083 seconds (0.011167 STA, 0.0008413 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 44.44 seconds (max_rss 464.6 MiB)
Incr Slack updates 9 in 0.000178541 sec
Full Max Req/Worst Slack updates 2 in 1.0984e-05 sec
Incr Max Req/Worst Slack updates 7 in 3.8402e-05 sec
Incr Criticality updates 4 in 7.751e-05 sec
Full Criticality updates 5 in 0.000107058 sec
