

================================================================
== Vivado HLS Report for 'matrixmul_1D_rev2'
================================================================
* Date:           Sat Jun  4 03:54:59 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14963|  14963|  14963|  14963|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_A       |   1023|   1023|         1|          -|          -|  1024|    no    |
        |- memset_B       |   1023|   1023|         1|          -|          -|  1024|    no    |
        |- Loop 3         |     40|     40|        10|          -|          -|     4|    no    |
        | + Loop 3.1      |      8|      8|         2|          -|          -|     4|    no    |
        |- Loop 4         |     40|     40|        10|          -|          -|     4|    no    |
        | + Loop 4.1      |      8|      8|         2|          -|          -|     4|    no    |
        |- Loop 5         |  12832|  12832|       802|          -|          -|    16|    no    |
        | + Loop 5.1      |    800|    800|        50|          -|          -|    16|    no    |
        |  ++ Loop 5.1.1  |     48|     48|         3|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	3  / (!tmp_3)
	4  / (tmp_3)
4 --> 
	5  / (!exitcond6)
	7  / (exitcond6)
5 --> 
	6  / (!exitcond5)
	4  / (exitcond5)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond4)
	10  / (exitcond4)
8 --> 
	9  / (!exitcond3)
	7  / (exitcond3)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond)
11 --> 
	12  / (!exitcond9)
	10  / (exitcond9)
12 --> 
	13  / (!exitcond7)
	11  / (exitcond7)
13 --> 
	14  / true
14 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %Input_r) nounwind, !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @matrixmul_1D_rev2_st) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%A = alloca [1024 x i8], align 16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 18 'alloca' 'A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%B = alloca [1024 x i8], align 16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 19 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%invdar = phi i10 [ 0, %0 ], [ %indvarinc, %meminst ]" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 21 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%indvarinc = add i10 %invdar, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 22 'add' 'indvarinc' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = zext i10 %invdar to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 23 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1024 x i8]* %A, i64 0, i64 %tmp" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 24 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "store i8 0, i8* %A_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%tmp_1 = icmp eq i10 %invdar, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 26 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_A_str) nounwind"   --->   Operation 27 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %meminst18.preheader, label %meminst" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %meminst18" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 30 'br' <Predicate = (tmp_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%invdar1 = phi i10 [ %indvarinc1, %meminst18 ], [ 0, %meminst18.preheader ]" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 31 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%indvarinc1 = add i10 %invdar1, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 32 'add' 'indvarinc1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %invdar1 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 33 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [1024 x i8]* %B, i64 0, i64 %tmp_2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 34 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 35 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (1.77ns)   --->   "%tmp_3 = icmp eq i10 %invdar1, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 36 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_B_str) nounwind"   --->   Operation 37 'specloopname' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader21.preheader, label %meminst18" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader21" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 40 'br' <Predicate = (tmp_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.13ns)   --->   "%exitcond6 = icmp eq i3 %i, -4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 42 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 44 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader16.preheader, label %.preheader17.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader17" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 46 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 47 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_1, %1 ], [ 0, %.preheader17.preheader ]"   --->   Operation 48 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.13ns)   --->   "%exitcond5 = icmp eq i3 %j, -4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 49 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 51 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader21.loopexit, label %1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i3 %i to i2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 53 'trunc' 'tmp_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3(i2 %tmp_6, i2 0, i3 %j)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 54 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = zext i7 %tmp_7 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 55 'zext' 'tmp_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%Input_addr = getelementptr [2048 x i8]* %Input_r, i64 0, i64 %tmp_8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 56 'getelementptr' 'Input_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%Input_load = load i8* %Input_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 57 'load' 'Input_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader21"   --->   Operation 58 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%Input_load = load i8* %Input_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 59 'load' 'Input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr inbounds [1024 x i8]* %A, i64 0, i64 %tmp_8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 60 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (3.25ns)   --->   "store i8 %Input_load, i8* %A_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader17" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]"   --->   Operation 63 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %i1, -4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 64 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i1, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 66 'add' 'i_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader10.preheader, label %.preheader15.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i3 %i1 to i2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 68 'trunc' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_4, i5 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 69 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i7 %tmp_5 to i8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 70 'zext' 'tmp_5_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader15" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 71 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_7 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader10" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 72 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 5.12>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%j2 = phi i3 [ %j_2, %2 ], [ 0, %.preheader15.preheader ]"   --->   Operation 73 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j2, -4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 74 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j2, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 76 'add' 'j_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader16.loopexit, label %2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -4, i3 %j2)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 78 'bitconcatenate' 'tmp5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i6 %tmp5 to i8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 79 'zext' 'tmp1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.87ns)   --->   "%tmp_9 = add i8 %tmp_5_cast, %tmp1_cast" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 80 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %tmp_9 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 81 'zext' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%Input_addr_1 = getelementptr [2048 x i8]* %Input_r, i64 0, i64 %tmp_s" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 82 'getelementptr' 'Input_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (3.25ns)   --->   "%Input_load_1 = load i8* %Input_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 83 'load' 'Input_load_1' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader16"   --->   Operation 84 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 6.50>
ST_9 : Operation 85 [1/2] (3.25ns)   --->   "%Input_load_1 = load i8* %Input_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 85 'load' 'Input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3(i2 %tmp_4, i2 0, i3 %j2)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 86 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_11 = zext i7 %tmp_10 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 87 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr inbounds [1024 x i8]* %B, i64 0, i64 %tmp_11" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 88 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (3.25ns)   --->   "store i8 %Input_load_1, i8* %B_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader15" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.78>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%i6 = phi i5 [ %i_3, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 91 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %i6, -16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 92 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i6, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 94 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %.preheader8.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 96 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [HW2_2_HLS/1DmatrixMul_rev2.cpp:56]   --->   Operation 97 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.78>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%j7 = phi i5 [ %j_3, %4 ], [ 0, %.preheader8.preheader ]"   --->   Operation 98 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.36ns)   --->   "%exitcond9 = icmp eq i5 %j7, -16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 99 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.78ns)   --->   "%j_3 = add i5 %j7, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 101 'add' 'j_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader10.loopexit, label %.preheader.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 103 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 104 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 3.25>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%sum = phi i20 [ %sum_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 105 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%k = phi i5 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 106 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.36ns)   --->   "%exitcond7 = icmp eq i5 %k, -16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 107 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 108 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.78ns)   --->   "%k_1 = add i5 %k, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 109 'add' 'k_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %4, label %3" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i5 %i6 to i4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 111 'trunc' 'tmp_17' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_15 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_17, i5 %k)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 112 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_16 = zext i9 %tmp_15 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 113 'zext' 'tmp_16' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr inbounds [1024 x i8]* %A, i64 0, i64 %tmp_16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 114 'getelementptr' 'A_addr_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 115 [2/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 115 'load' 'A_load' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i5 %k to i4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 116 'trunc' 'tmp_18' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_19 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_18, i5 %j7)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 117 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20 = zext i9 %tmp_19 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 118 'zext' 'tmp_20' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr inbounds [1024 x i8]* %B, i64 0, i64 %tmp_20" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 119 'getelementptr' 'B_addr_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 120 'load' 'B_load' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%sum_cast = zext i20 %sum to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 121 'zext' 'sum_cast' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i5 %i6 to i4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 122 'trunc' 'tmp_12' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_12, i5 %j7)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 123 'bitconcatenate' 'tmp_13' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_14 = zext i9 %tmp_13 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 124 'zext' 'tmp_14' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_14" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 125 'getelementptr' 'AB_addr' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (3.25ns)   --->   "store i32 %sum_cast, i32* %AB_addr, align 4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 126 'store' <Predicate = (exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 127 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 128 [1/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 128 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_13 : Operation 129 [1/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 129 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 14 <SV = 9> <Delay = 6.38>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i8 %A_load to i16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 130 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i8 %B_load to i16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 131 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (3.36ns)   --->   "%tmp_21 = mul i16 %tmp_17_cast, %tmp_21_cast" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 132 'mul' 'tmp_21' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i16 %tmp_21 to i20" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 133 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (3.02ns)   --->   "%sum_1 = add i20 %tmp_22_cast, %sum" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 134 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15  (specbitsmap      ) [ 000000000000000]
StgValue_16  (specbitsmap      ) [ 000000000000000]
StgValue_17  (spectopmodule    ) [ 000000000000000]
A            (alloca           ) [ 001111111111111]
B            (alloca           ) [ 001111111111111]
StgValue_20  (br               ) [ 011000000000000]
invdar       (phi              ) [ 001000000000000]
indvarinc    (add              ) [ 011000000000000]
tmp          (zext             ) [ 000000000000000]
A_addr       (getelementptr    ) [ 000000000000000]
StgValue_25  (store            ) [ 000000000000000]
tmp_1        (icmp             ) [ 001000000000000]
empty        (specloopname     ) [ 000000000000000]
empty_3      (speclooptripcount) [ 000000000000000]
StgValue_29  (br               ) [ 011000000000000]
StgValue_30  (br               ) [ 001100000000000]
invdar1      (phi              ) [ 000100000000000]
indvarinc1   (add              ) [ 001100000000000]
tmp_2        (zext             ) [ 000000000000000]
B_addr       (getelementptr    ) [ 000000000000000]
StgValue_35  (store            ) [ 000000000000000]
tmp_3        (icmp             ) [ 000100000000000]
empty_4      (specloopname     ) [ 000000000000000]
empty_5      (speclooptripcount) [ 000000000000000]
StgValue_39  (br               ) [ 001100000000000]
StgValue_40  (br               ) [ 000111100000000]
i            (phi              ) [ 000011100000000]
exitcond6    (icmp             ) [ 000011100000000]
empty_6      (speclooptripcount) [ 000000000000000]
i_1          (add              ) [ 000111100000000]
StgValue_45  (br               ) [ 000000000000000]
StgValue_46  (br               ) [ 000011100000000]
StgValue_47  (br               ) [ 000011111100000]
j            (phi              ) [ 000001000000000]
exitcond5    (icmp             ) [ 000011100000000]
empty_7      (speclooptripcount) [ 000000000000000]
j_1          (add              ) [ 000011100000000]
StgValue_52  (br               ) [ 000000000000000]
tmp_6        (trunc            ) [ 000000000000000]
tmp_7        (bitconcatenate   ) [ 000000000000000]
tmp_8        (zext             ) [ 000000100000000]
Input_addr   (getelementptr    ) [ 000000100000000]
StgValue_58  (br               ) [ 000111100000000]
Input_load   (load             ) [ 000000000000000]
A_addr_1     (getelementptr    ) [ 000000000000000]
StgValue_61  (store            ) [ 000000000000000]
StgValue_62  (br               ) [ 000011100000000]
i1           (phi              ) [ 000000010000000]
exitcond4    (icmp             ) [ 000000011100000]
empty_8      (speclooptripcount) [ 000000000000000]
i_2          (add              ) [ 000010011100000]
StgValue_67  (br               ) [ 000000000000000]
tmp_4        (trunc            ) [ 000000001100000]
tmp_5        (bitconcatenate   ) [ 000000000000000]
tmp_5_cast   (zext             ) [ 000000001100000]
StgValue_71  (br               ) [ 000000011100000]
StgValue_72  (br               ) [ 000000011111111]
j2           (phi              ) [ 000000001100000]
exitcond3    (icmp             ) [ 000000011100000]
empty_9      (speclooptripcount) [ 000000000000000]
j_2          (add              ) [ 000000011100000]
StgValue_77  (br               ) [ 000000000000000]
tmp5         (bitconcatenate   ) [ 000000000000000]
tmp1_cast    (zext             ) [ 000000000000000]
tmp_9        (add              ) [ 000000000000000]
tmp_s        (zext             ) [ 000000000000000]
Input_addr_1 (getelementptr    ) [ 000000000100000]
StgValue_84  (br               ) [ 000010011100000]
Input_load_1 (load             ) [ 000000000000000]
tmp_10       (bitconcatenate   ) [ 000000000000000]
tmp_11       (zext             ) [ 000000000000000]
B_addr_1     (getelementptr    ) [ 000000000000000]
StgValue_89  (store            ) [ 000000000000000]
StgValue_90  (br               ) [ 000000011100000]
i6           (phi              ) [ 000000000010111]
exitcond     (icmp             ) [ 000000000011111]
empty_10     (speclooptripcount) [ 000000000000000]
i_3          (add              ) [ 000000010011111]
StgValue_95  (br               ) [ 000000000000000]
StgValue_96  (br               ) [ 000000000011111]
StgValue_97  (ret              ) [ 000000000000000]
j7           (phi              ) [ 000000000001111]
exitcond9    (icmp             ) [ 000000000011111]
empty_11     (speclooptripcount) [ 000000000000000]
j_3          (add              ) [ 000000000011111]
StgValue_102 (br               ) [ 000000000000000]
StgValue_103 (br               ) [ 000000000011111]
StgValue_104 (br               ) [ 000000010011111]
sum          (phi              ) [ 000000000000111]
k            (phi              ) [ 000000000000100]
exitcond7    (icmp             ) [ 000000000011111]
empty_12     (speclooptripcount) [ 000000000000000]
k_1          (add              ) [ 000000000011111]
StgValue_110 (br               ) [ 000000000000000]
tmp_17       (trunc            ) [ 000000000000000]
tmp_15       (bitconcatenate   ) [ 000000000000000]
tmp_16       (zext             ) [ 000000000000000]
A_addr_2     (getelementptr    ) [ 000000000000010]
tmp_18       (trunc            ) [ 000000000000000]
tmp_19       (bitconcatenate   ) [ 000000000000000]
tmp_20       (zext             ) [ 000000000000000]
B_addr_2     (getelementptr    ) [ 000000000000010]
sum_cast     (zext             ) [ 000000000000000]
tmp_12       (trunc            ) [ 000000000000000]
tmp_13       (bitconcatenate   ) [ 000000000000000]
tmp_14       (zext             ) [ 000000000000000]
AB_addr      (getelementptr    ) [ 000000000000000]
StgValue_126 (store            ) [ 000000000000000]
StgValue_127 (br               ) [ 000000000011111]
A_load       (load             ) [ 000000000000001]
B_load       (load             ) [ 000000000000001]
tmp_17_cast  (zext             ) [ 000000000000000]
tmp_21_cast  (zext             ) [ 000000000000000]
tmp_21       (mul              ) [ 000000000000000]
tmp_22_cast  (zext             ) [ 000000000000000]
sum_1        (add              ) [ 000000000011111]
StgValue_135 (br               ) [ 000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_1D_rev2_st"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_A_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_B_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="A_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="B_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_25/2 StgValue_61/6 A_load/12 "/>
</bind>
</comp>

<comp id="81" class="1004" name="B_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="10" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_35/3 StgValue_89/9 B_load/12 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Input_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Input_load/5 Input_load_1/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="A_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="1"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="Input_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_1/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="B_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="A_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="B_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/12 "/>
</bind>
</comp>

<comp id="145" class="1004" name="AB_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/12 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_126_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/12 "/>
</bind>
</comp>

<comp id="158" class="1005" name="invdar_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="invdar_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="invdar1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="1"/>
<pin id="171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invdar1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="invdar1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar1/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="1"/>
<pin id="182" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="j_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="1"/>
<pin id="216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j2_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i6_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="i6_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/10 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j7_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j7 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="j7_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7/11 "/>
</bind>
</comp>

<comp id="250" class="1005" name="sum_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="20" slack="1"/>
<pin id="252" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="sum_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="20" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/12 "/>
</bind>
</comp>

<comp id="262" class="1005" name="k_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="k_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvarinc_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvarinc1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="0" index="3" bw="3" slack="0"/>
<pin id="340" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_8_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_5_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="exitcond3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="j_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="0" index="1" bw="3" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp1_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_10_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="2"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="0" index="3" bw="3" slack="1"/>
<pin id="417" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_11_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="exitcond_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="432" class="1004" name="i_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="exitcond9_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/11 "/>
</bind>
</comp>

<comp id="444" class="1004" name="j_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="exitcond7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="k_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_17_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="2"/>
<pin id="464" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_15_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_16_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_18_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_19_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="0" index="2" bw="5" slack="1"/>
<pin id="487" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_20_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sum_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="20" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_12_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="2"/>
<pin id="503" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_13_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="1"/>
<pin id="509" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_14_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_17_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/14 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_21_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/14 "/>
</bind>
</comp>

<comp id="524" class="1007" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="20" slack="2"/>
<pin id="528" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_21/14 tmp_22_cast/14 sum_1/14 "/>
</bind>
</comp>

<comp id="532" class="1005" name="indvarinc_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="540" class="1005" name="indvarinc1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="j_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_8_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="569" class="1005" name="Input_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="1"/>
<pin id="571" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_4_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="2"/>
<pin id="584" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_5_cast_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="595" class="1005" name="j_2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="600" class="1005" name="Input_addr_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="1"/>
<pin id="602" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="i_3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="616" class="1005" name="j_3_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="k_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="A_addr_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="1"/>
<pin id="631" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="B_addr_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="1"/>
<pin id="636" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="A_load_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="1"/>
<pin id="641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="644" class="1005" name="B_load_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="649" class="1005" name="sum_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="20" slack="1"/>
<pin id="651" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="101" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="162" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="162" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="288"><net_src comp="162" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="173" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="173" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="305"><net_src comp="173" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="184" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="184" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="196" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="196" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="180" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="196" pin="4"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="354"><net_src comp="207" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="207" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="207" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="218" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="218" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="34" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="218" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="418"><net_src comp="40" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="42" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="214" pin="1"/><net_sink comp="412" pin=3"/></net>

<net id="424"><net_src comp="412" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="430"><net_src comp="230" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="230" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="242" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="242" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="266" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="266" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="226" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="58" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="266" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="482"><net_src comp="266" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="58" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="238" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="499"><net_src comp="254" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="504"><net_src comp="226" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="238" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="250" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="273" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="543"><net_src comp="290" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="554"><net_src comp="313" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="562"><net_src comp="325" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="567"><net_src comp="345" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="572"><net_src comp="94" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="580"><net_src comp="356" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="585"><net_src comp="362" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="590"><net_src comp="374" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="598"><net_src comp="384" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="603"><net_src comp="115" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="611"><net_src comp="432" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="619"><net_src comp="444" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="627"><net_src comp="456" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="632"><net_src comp="131" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="637"><net_src comp="138" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="642"><net_src comp="74" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="647"><net_src comp="87" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="652"><net_src comp="524" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="254" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {12 }
 - Input state : 
	Port: matrixmul_1D_rev2 : Input_r | {5 6 8 9 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		A_addr : 2
		StgValue_25 : 3
		tmp_1 : 1
		StgValue_29 : 2
	State 3
		indvarinc1 : 1
		tmp_2 : 1
		B_addr : 2
		StgValue_35 : 3
		tmp_3 : 1
		StgValue_39 : 2
	State 4
		exitcond6 : 1
		i_1 : 1
		StgValue_45 : 2
	State 5
		exitcond5 : 1
		j_1 : 1
		StgValue_52 : 2
		tmp_7 : 1
		tmp_8 : 2
		Input_addr : 3
		Input_load : 4
	State 6
		StgValue_61 : 1
	State 7
		exitcond4 : 1
		i_2 : 1
		StgValue_67 : 2
		tmp_4 : 1
		tmp_5 : 2
		tmp_5_cast : 3
	State 8
		exitcond3 : 1
		j_2 : 1
		StgValue_77 : 2
		tmp5 : 1
		tmp1_cast : 2
		tmp_9 : 3
		tmp_s : 4
		Input_addr_1 : 5
		Input_load_1 : 6
	State 9
		tmp_11 : 1
		B_addr_1 : 2
		StgValue_89 : 3
	State 10
		exitcond : 1
		i_3 : 1
		StgValue_95 : 2
	State 11
		exitcond9 : 1
		j_3 : 1
		StgValue_102 : 2
	State 12
		exitcond7 : 1
		k_1 : 1
		StgValue_110 : 2
		tmp_15 : 1
		tmp_16 : 2
		A_addr_2 : 3
		A_load : 4
		tmp_18 : 1
		tmp_19 : 2
		tmp_20 : 3
		B_addr_2 : 4
		B_load : 5
		sum_cast : 1
		tmp_13 : 1
		tmp_14 : 2
		AB_addr : 3
		StgValue_126 : 4
	State 13
	State 14
		tmp_21 : 1
		tmp_22_cast : 2
		sum_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  indvarinc_fu_273  |    0    |    0    |    14   |
|          |  indvarinc1_fu_290 |    0    |    0    |    14   |
|          |     i_1_fu_313     |    0    |    0    |    12   |
|          |     j_1_fu_325     |    0    |    0    |    12   |
|    add   |     i_2_fu_356     |    0    |    0    |    12   |
|          |     j_2_fu_384     |    0    |    0    |    12   |
|          |    tmp_9_fu_402    |    0    |    0    |    15   |
|          |     i_3_fu_432     |    0    |    0    |    15   |
|          |     j_3_fu_444     |    0    |    0    |    15   |
|          |     k_1_fu_456     |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_284    |    0    |    0    |    13   |
|          |    tmp_3_fu_301    |    0    |    0    |    13   |
|          |  exitcond6_fu_307  |    0    |    0    |    9    |
|          |  exitcond5_fu_319  |    0    |    0    |    9    |
|   icmp   |  exitcond4_fu_350  |    0    |    0    |    9    |
|          |  exitcond3_fu_378  |    0    |    0    |    9    |
|          |   exitcond_fu_426  |    0    |    0    |    11   |
|          |  exitcond9_fu_438  |    0    |    0    |    11   |
|          |  exitcond7_fu_450  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_524     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_279     |    0    |    0    |    0    |
|          |    tmp_2_fu_296    |    0    |    0    |    0    |
|          |    tmp_8_fu_345    |    0    |    0    |    0    |
|          |  tmp_5_cast_fu_374 |    0    |    0    |    0    |
|          |  tmp1_cast_fu_398  |    0    |    0    |    0    |
|          |    tmp_s_fu_407    |    0    |    0    |    0    |
|   zext   |    tmp_11_fu_421   |    0    |    0    |    0    |
|          |    tmp_16_fu_474   |    0    |    0    |    0    |
|          |    tmp_20_fu_491   |    0    |    0    |    0    |
|          |   sum_cast_fu_496  |    0    |    0    |    0    |
|          |    tmp_14_fu_513   |    0    |    0    |    0    |
|          | tmp_17_cast_fu_518 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_521 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_6_fu_331    |    0    |    0    |    0    |
|          |    tmp_4_fu_362    |    0    |    0    |    0    |
|   trunc  |    tmp_17_fu_462   |    0    |    0    |    0    |
|          |    tmp_18_fu_479   |    0    |    0    |    0    |
|          |    tmp_12_fu_501   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_7_fu_335    |    0    |    0    |    0    |
|          |    tmp_5_fu_366    |    0    |    0    |    0    |
|          |     tmp5_fu_390    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_412   |    0    |    0    |    0    |
|          |    tmp_15_fu_466   |    0    |    0    |    0    |
|          |    tmp_19_fu_483   |    0    |    0    |    0    |
|          |    tmp_13_fu_505   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   231   |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    1   |    0   |    0   |
|  B |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_2_reg_629  |   10   |
|   A_load_reg_639   |    8   |
|  B_addr_2_reg_634  |   10   |
|   B_load_reg_644   |    8   |
|Input_addr_1_reg_600|   11   |
| Input_addr_reg_569 |   11   |
|     i1_reg_203     |    3   |
|     i6_reg_226     |    5   |
|     i_1_reg_551    |    3   |
|     i_2_reg_577    |    3   |
|     i_3_reg_608    |    5   |
|      i_reg_180     |    3   |
| indvarinc1_reg_540 |   10   |
|  indvarinc_reg_532 |   10   |
|   invdar1_reg_169  |   10   |
|   invdar_reg_158   |   10   |
|     j2_reg_214     |    3   |
|     j7_reg_238     |    5   |
|     j_1_reg_559    |    3   |
|     j_2_reg_595    |    3   |
|     j_3_reg_616    |    5   |
|      j_reg_192     |    3   |
|     k_1_reg_624    |    5   |
|      k_reg_262     |    5   |
|    sum_1_reg_649   |   20   |
|     sum_reg_250    |   20   |
|    tmp_4_reg_582   |    2   |
| tmp_5_cast_reg_587 |    8   |
|    tmp_8_reg_564   |   64   |
+--------------------+--------+
|        Total       |   266  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_74 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_87 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_87 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_101 |  p0  |   4  |  11  |   44   ||    21   |
|     i_reg_180     |  p0  |   2  |   3  |    6   ||    9    |
|     j2_reg_214    |  p0  |   2  |   3  |    6   ||    9    |
|     i6_reg_226    |  p0  |   2  |   5  |   10   ||    9    |
|     j7_reg_238    |  p0  |   2  |   5  |   10   ||    9    |
|    sum_reg_250    |  p0  |   2  |  20  |   40   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  || 17.9645 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   231  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   126  |
|  Register |    -   |    -   |    -   |   266  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   17   |   266  |   357  |
+-----------+--------+--------+--------+--------+--------+
