m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/16.1
vlinear_feedback_shift_register_5_bit
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1687412903
!i10b 1
!s100 N3TIRVD>h;lZoQT6J4APf3
I6cRZ0V4K7fNoQVN[N908E3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 lfsr_sv_unit
S1
Z3 dC:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR
w1687412564
8C:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr.sv
FC:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1687412903.000000
!s107 C:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_linear_feedback_shift_register_5_bit
R0
R1
!i10b 1
!s100 T4GIV;KM1S6ieTA00hPPW2
I4o^nf2BNhM8SE1Rj@ZFPH3
R2
!s105 lfsr_tb_sv_unit
S1
R3
w1687412575
8C:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr_tb.sv
FC:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ishan/OneDrive/School/1_Current_Courses/CPEN_311/Labs/Lab_5/player/sim/LFSR/lfsr_tb.sv|
!i113 1
R6
R7
