# ğŸ–¥ï¸ [RISC-V Educational Simulator with GUI](https://github.com/anjrzdgn/RISC-V-Design)

A complete Python-based RISC-V simulator designed for learning, debugging, and visualizing how RISC-V instructions work step-by-step. This project includes:

- âœ… Full support for **RV32I** and **RV32M** instructions  
- âœ… A powerful **assembler** that converts `.s` files to binary  
- âœ… A **step-by-step simulator** that shows all 5 pipeline phases  
- âœ… A clean and user-friendly **Tkinter-based GUI**  
- âœ… Support for pseudo-instructions like `mv`, `nop`, `li`, `neg`, ...

---

## ğŸ“¸ GUI Preview

> The GUI provides step/run simulation, PC tracking, live register updates, and phase visualization.

<p align="center">
  <img src="gui-preview.png" width="800" alt="GUI Preview">
</p>

---

## ğŸ“ Project Structure

```bash
ğŸ“¦ RISC-V-Simulator/
â”œâ”€â”€ assembler.py         # Assembler to convert RISC-V assembly to machine code
â”œâ”€â”€ simulator.py         # Instruction-by-instruction simulator with pipeline logic
â”œâ”€â”€ instruction_set.py   # Dictionary of all supported RISC-V opcodes & formats
â”œâ”€â”€ registers.py         # Register mapping (x0-x31, named + numbered)
â”œâ”€â”€ main.py              # Command-line interface for batch running
â”œâ”€â”€ gui.py               # GUI with Tkinter (Run / Step / Stop / Reset + Reg View)
â”œâ”€â”€ program.s            # Sample test program
â”œâ”€â”€ program.bin          # Binary output of the assembler
â””â”€â”€ README.md            # This file
```
This project is Done for our Computer Architecture course in 2025 spring - IUT
1. Seyed Soroush Daneshvar
2. Ali Najjarzadegan
3. Mohammad Mahdi Narimani