// Seed: 174693979
program module_0;
  tri0 id_1;
  assign module_1.id_0 = 0;
  uwire id_2;
  bit   id_3;
  assign id_2 = id_1;
  id_4(
      .id_0(id_2), .id_1(id_2)
  );
  wire id_5;
  wor  id_6;
  assign id_1 = -1;
  always id_3 <= -1;
  id_7(
      .id_0(-1), .id_1(-1 & id_6), .id_2(1'b0), .id_3(id_1)
  );
endmodule
module module_1 (
    output logic id_0
);
  module_0 modCall_1 ();
  always @* $display;
  assign id_0 = 1;
  always id_0 <= id_2[1];
endmodule
