;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, @1
	SUB 0, @1
	ADD @121, 150
	SUB @0, @3
	SLT 610, <0
	SUB @0, @2
	SUB @0, @2
	SUB 12, @10
	SUB 12, @10
	ADD 210, 60
	SLT 10, 0
	SLT 10, 0
	SUB @121, 106
	ADD 210, 60
	ADD 210, 60
	SLT 10, 8
	SLT 10, 0
	JMN 210, 60
	JMN 210, 60
	SUB 0, @1
	DJN 10, 20
	SUB #1, 0
	SUB #1, 0
	SLT 10, 0
	SUB 0, @1
	SLT 10, 0
	SUB #0, @54
	SUB @121, 106
	JMZ <10, 50
	SUB @127, @106
	MOV @0, @3
	MOV @0, @3
	SUB 0, @1
	SPL 12, #15
	MOV -17, <-20
	SUB @301, @2
	MOV -17, <-20
	SUB 0, @1
	SLT 10, 0
	ADD 1, 30
	ADD 210, 60
	MOV -1, <-20
	SUB -207, <-120
	CMP -207, <-120
	MOV -17, <-20
	ADD 210, 60
