
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  00000d60  00000df4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000d60  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000126  0080010c  0080010c  00000e00  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e00  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000e30  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e8  00000000  00000000  00000e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000026de  00000000  00000000  00001154  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000154c  00000000  00000000  00003832  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000017ce  00000000  00000000  00004d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000644  00000000  00000000  0000654c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000cb7  00000000  00000000  00006b90  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001579  00000000  00000000  00007847  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000208  00000000  00000000  00008dc0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 52 01 	jmp	0x2a4	; 0x2a4 <__vector_1>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  28:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 f1 02 	jmp	0x5e2	; 0x5e2 <__vector_12>
  34:	0c 94 84 03 	jmp	0x708	; 0x708 <__vector_13>
  38:	0c 94 90 04 	jmp	0x920	; 0x920 <__vector_14>
  3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	e0 e6       	ldi	r30, 0x60	; 96
  64:	fd e0       	ldi	r31, 0x0D	; 13
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	ac 30       	cpi	r26, 0x0C	; 12
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	22 e0       	ldi	r18, 0x02	; 2
  74:	ac e0       	ldi	r26, 0x0C	; 12
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	a2 33       	cpi	r26, 0x32	; 50
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 4e 02 	call	0x49c	; 0x49c <main>
  86:	0c 94 ae 06 	jmp	0xd5c	; 0xd5c <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
  8e:	ec e7       	ldi	r30, 0x7C	; 124
  90:	f0 e0       	ldi	r31, 0x00	; 0
  92:	80 81       	ld	r24, Z
  94:	8f 7b       	andi	r24, 0xBF	; 191
  96:	80 83       	st	Z, r24
  98:	a7 e7       	ldi	r26, 0x77	; 119
  9a:	b0 e0       	ldi	r27, 0x00	; 0
  9c:	8c 91       	ld	r24, X
  9e:	8b 7f       	andi	r24, 0xFB	; 251
  a0:	8c 93       	st	X, r24
  a2:	80 81       	ld	r24, Z
  a4:	88 60       	ori	r24, 0x08	; 8
  a6:	80 83       	st	Z, r24
  a8:	80 81       	ld	r24, Z
  aa:	88 7f       	andi	r24, 0xF8	; 248
  ac:	80 83       	st	Z, r24
  ae:	ea e7       	ldi	r30, 0x7A	; 122
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	80 81       	ld	r24, Z
  b4:	88 68       	ori	r24, 0x88	; 136
  b6:	80 83       	st	Z, r24
  b8:	80 81       	ld	r24, Z
  ba:	88 7f       	andi	r24, 0xF8	; 248
  bc:	80 83       	st	Z, r24
  be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
  c0:	1f 92       	push	r1
  c2:	0f 92       	push	r0
  c4:	0f b6       	in	r0, 0x3f	; 63
  c6:	0f 92       	push	r0
  c8:	11 24       	eor	r1, r1
  ca:	2f 93       	push	r18
  cc:	8f 93       	push	r24
  ce:	9f 93       	push	r25
  d0:	ef 93       	push	r30
  d2:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
  d4:	ea e7       	ldi	r30, 0x7A	; 122
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	80 61       	ori	r24, 0x10	; 16
  dc:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
  de:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
  e2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
  e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	98 2f       	mov	r25, r24
  ee:	88 27       	eor	r24, r24
  f0:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
  f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
  f8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
  fc:	82 2b       	or	r24, r18
  fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 102:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
 106:	ff 91       	pop	r31
 108:	ef 91       	pop	r30
 10a:	9f 91       	pop	r25
 10c:	8f 91       	pop	r24
 10e:	2f 91       	pop	r18
 110:	0f 90       	pop	r0
 112:	0f be       	out	0x3f, r0	; 63
 114:	0f 90       	pop	r0
 116:	1f 90       	pop	r1
 118:	18 95       	reti

0000011a <stop_signal>:

****************************************************************************/
static void stop_signal(uint32_t unused)
{
    // Clear Signal_Enable flag
    Signal_Enable = false;
 11a:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <Signal_Enable>
 11e:	08 95       	ret

00000120 <generate_signal>:

****************************************************************************/
static void generate_signal(uint32_t unused)
{
    // Switch for fastest execution time
    switch (Step)
 120:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 124:	88 23       	and	r24, r24
 126:	19 f0       	breq	.+6      	; 0x12e <generate_signal+0xe>
 128:	81 30       	cpi	r24, 0x01	; 1
 12a:	99 f0       	breq	.+38     	; 0x152 <generate_signal+0x32>
 12c:	21 c0       	rjmp	.+66     	; 0x170 <generate_signal+0x50>
    {
        case STEP0:
            // Get requested pulse width for this pulse frame
            Current_Pulse_Width_TenthMS = Requested_Pulse_Width_TenthMS;
 12e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <Requested_Pulse_Width_TenthMS>
 132:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <Current_Pulse_Width_TenthMS>
            // If signal is enabled, set line high, otherwise the line will stay low
            if (Signal_Enable)
 136:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <Signal_Enable>
 13a:	81 11       	cpse	r24, r1
            {
                // Set line high
                ANALOG_SERVO_CH1_PORT |= (1<<ANALOG_SERVO_CH1_PIN);
 13c:	2a 9a       	sbi	0x05, 2	; 5
            }
            // Restart timer for pulse length
            Start_Short_Timer(&Signal_Timer, Current_Pulse_Width_TenthMS);
 13e:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <Current_Pulse_Width_TenthMS>
 142:	50 e0       	ldi	r21, 0x00	; 0
 144:	60 e0       	ldi	r22, 0x00	; 0
 146:	70 e0       	ldi	r23, 0x00	; 0
 148:	8e e0       	ldi	r24, 0x0E	; 14
 14a:	91 e0       	ldi	r25, 0x01	; 1
 14c:	0e 94 fe 05 	call	0xbfc	; 0xbfc <Start_Short_Timer>
            break;
 150:	0f c0       	rjmp	.+30     	; 0x170 <generate_signal+0x50>

        case STEP1:
            // Set line low
            ANALOG_SERVO_CH1_PORT &= ~(1<<ANALOG_SERVO_CH1_PIN);
 152:	2a 98       	cbi	0x05, 2	; 5
            // Restart timer for the rest of the pulse period
            Start_Short_Timer(&Signal_Timer, (PULSE_PERIOD_TENTHMS-Current_Pulse_Width_TenthMS));
 154:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <Current_Pulse_Width_TenthMS>
 158:	48 ec       	ldi	r20, 0xC8	; 200
 15a:	50 e0       	ldi	r21, 0x00	; 0
 15c:	48 1b       	sub	r20, r24
 15e:	51 09       	sbc	r21, r1
 160:	05 2e       	mov	r0, r21
 162:	00 0c       	add	r0, r0
 164:	66 0b       	sbc	r22, r22
 166:	77 0b       	sbc	r23, r23
 168:	8e e0       	ldi	r24, 0x0E	; 14
 16a:	91 e0       	ldi	r25, 0x01	; 1
 16c:	0e 94 fe 05 	call	0xbfc	; 0xbfc <Start_Short_Timer>
        default:
            break;
    }

    // Step number for next timer expired cycle
    Step ^= STEP_BITS_XOR_MASK;
 170:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <__data_end>
 174:	81 e0       	ldi	r24, 0x01	; 1
 176:	89 27       	eor	r24, r25
 178:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
 17c:	08 95       	ret

0000017e <Init_Analog_Servo_Driver>:

****************************************************************************/
void Init_Analog_Servo_Driver(void)
{
    // Set up pin to drive servo, set up as digital out, low state initially
    ANALOG_SERVO_CH1_PORT &= ~(1<<ANALOG_SERVO_CH1_PIN);
 17e:	2a 98       	cbi	0x05, 2	; 5
    ANALOG_SERVO_CH1_PDIR |= (1<<ANALOG_SERVO_CH1_PIN);
 180:	22 9a       	sbi	0x04, 2	; 4

    // Register move length timer
    Register_Timer(&Move_Timer, stop_signal);
 182:	6d e8       	ldi	r22, 0x8D	; 141
 184:	70 e0       	ldi	r23, 0x00	; 0
 186:	82 e1       	ldi	r24, 0x12	; 18
 188:	91 e0       	ldi	r25, 0x01	; 1
 18a:	0e 94 62 05 	call	0xac4	; 0xac4 <Register_Timer>

    // Register signal timer
    Register_Timer(&Signal_Timer, generate_signal);
 18e:	60 e9       	ldi	r22, 0x90	; 144
 190:	70 e0       	ldi	r23, 0x00	; 0
 192:	8e e0       	ldi	r24, 0x0E	; 14
 194:	91 e0       	ldi	r25, 0x01	; 1
 196:	0e 94 62 05 	call	0xac4	; 0xac4 <Register_Timer>

    // Initialize pulse width to valid time
    Requested_Pulse_Width_TenthMS = MIN_PULSE_WIDTH_TENTHMS;
 19a:	8a e0       	ldi	r24, 0x0A	; 10
 19c:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <Requested_Pulse_Width_TenthMS>

    // Disable signal generation
    Signal_Enable = false;
 1a0:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <Signal_Enable>

    // Intialize step to step 0
    Step = 0;
 1a4:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <__data_end>

    // Call signal generator to start signal generation 
    // (Signal will initially be off)
    generate_signal(NON_EVENT);
 1a8:	60 e0       	ldi	r22, 0x00	; 0
 1aa:	70 e0       	ldi	r23, 0x00	; 0
 1ac:	cb 01       	movw	r24, r22
 1ae:	0e 94 90 00 	call	0x120	; 0x120 <generate_signal>
 1b2:	08 95       	ret

000001b4 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
 1b4:	0f 93       	push	r16
 1b6:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
 1b8:	00 91 16 01 	lds	r16, 0x0116	; 0x800116 <Pending_Events>
 1bc:	10 91 17 01 	lds	r17, 0x0117	; 0x800117 <Pending_Events+0x1>
 1c0:	20 91 18 01 	lds	r18, 0x0118	; 0x800118 <Pending_Events+0x2>
 1c4:	30 91 19 01 	lds	r19, 0x0119	; 0x800119 <Pending_Events+0x3>
 1c8:	dc 01       	movw	r26, r24
 1ca:	cb 01       	movw	r24, r22
 1cc:	80 2b       	or	r24, r16
 1ce:	91 2b       	or	r25, r17
 1d0:	a2 2b       	or	r26, r18
 1d2:	b3 2b       	or	r27, r19
 1d4:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <Pending_Events>
 1d8:	90 93 17 01 	sts	0x0117, r25	; 0x800117 <Pending_Events+0x1>
 1dc:	a0 93 18 01 	sts	0x0118, r26	; 0x800118 <Pending_Events+0x2>
 1e0:	b0 93 19 01 	sts	0x0119, r27	; 0x800119 <Pending_Events+0x3>
}
 1e4:	1f 91       	pop	r17
 1e6:	0f 91       	pop	r16
 1e8:	08 95       	ret

000001ea <Run_Events>:
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 1ea:	a1 2c       	mov	r10, r1
 1ec:	b1 2c       	mov	r11, r1
        {
            if (is_event_pending((0x01 << event)))
 1ee:	01 e0       	ldi	r16, 0x01	; 1
 1f0:	10 e0       	ldi	r17, 0x00	; 0
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 1f2:	ca 2d       	mov	r28, r10
 1f4:	db 2d       	mov	r29, r11
        {
            if (is_event_pending((0x01 << event)))
 1f6:	b8 01       	movw	r22, r16
 1f8:	0c 2e       	mov	r0, r28
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <Run_Events+0x16>
 1fc:	66 0f       	add	r22, r22
 1fe:	77 1f       	adc	r23, r23
 200:	0a 94       	dec	r0
 202:	e2 f7       	brpl	.-8      	; 0x1fc <Run_Events+0x12>
 204:	07 2e       	mov	r0, r23
 206:	00 0c       	add	r0, r0
 208:	88 0b       	sbc	r24, r24
 20a:	99 0b       	sbc	r25, r25

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
 20c:	c0 90 16 01 	lds	r12, 0x0116	; 0x800116 <Pending_Events>
 210:	d0 90 17 01 	lds	r13, 0x0117	; 0x800117 <Pending_Events+0x1>
 214:	e0 90 18 01 	lds	r14, 0x0118	; 0x800118 <Pending_Events+0x2>
 218:	f0 90 19 01 	lds	r15, 0x0119	; 0x800119 <Pending_Events+0x3>
 21c:	2b 01       	movw	r4, r22
 21e:	3c 01       	movw	r6, r24
 220:	4c 20       	and	r4, r12
 222:	5d 20       	and	r5, r13
 224:	6e 20       	and	r6, r14
 226:	7f 20       	and	r7, r15
 228:	64 15       	cp	r22, r4
 22a:	75 05       	cpc	r23, r5
 22c:	86 05       	cpc	r24, r6
 22e:	97 05       	cpc	r25, r7
 230:	a1 f4       	brne	.+40     	; 0x25a <Run_Events+0x70>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
 232:	2b 01       	movw	r4, r22
 234:	3c 01       	movw	r6, r24
 236:	40 94       	com	r4
 238:	50 94       	com	r5
 23a:	60 94       	com	r6
 23c:	70 94       	com	r7
 23e:	c4 20       	and	r12, r4
 240:	d5 20       	and	r13, r5
 242:	e6 20       	and	r14, r6
 244:	f7 20       	and	r15, r7
 246:	c0 92 16 01 	sts	0x0116, r12	; 0x800116 <Pending_Events>
 24a:	d0 92 17 01 	sts	0x0117, r13	; 0x800117 <Pending_Events+0x1>
 24e:	e0 92 18 01 	sts	0x0118, r14	; 0x800118 <Pending_Events+0x2>
 252:	f0 92 19 01 	sts	0x0119, r15	; 0x800119 <Pending_Events+0x3>
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
        {
            if (is_event_pending((0x01 << event)))
            {
                Run_Services((0x01 << event));
 256:	0e 94 43 01 	call	0x286	; 0x286 <Run_Services>
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 25a:	21 96       	adiw	r28, 0x01	; 1
 25c:	cb 30       	cpi	r28, 0x0B	; 11
 25e:	d1 05       	cpc	r29, r1
 260:	51 f6       	brne	.-108    	; 0x1f6 <Run_Events+0xc>
 262:	c7 cf       	rjmp	.-114    	; 0x1f2 <Run_Events+0x8>

00000264 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
 264:	0e 94 3f 05 	call	0xa7e	; 0xa7e <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
 268:	0e 94 3d 02 	call	0x47a	; 0x47a <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
 26c:	0e 94 9a 03 	call	0x734	; 0x734 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
 270:	0e 94 46 01 	call	0x28c	; 0x28c <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
 274:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
 278:	0e 94 bf 00 	call	0x17e	; 0x17e <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
 27c:	0e 94 39 05 	call	0xa72	; 0xa72 <Init_SPI_Service>
    #endif
    #ifdef INITIALIZER_07
    INITIALIZER_07();
 280:	0e 94 74 02 	call	0x4e8	; 0x4e8 <Init_Master_Service>
 284:	08 95       	ret

00000286 <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
 286:	0e 94 a7 02 	call	0x54e	; 0x54e <Run_Master_Service>
 28a:	08 95       	ret

0000028c <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
 28c:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
 28e:	e9 e6       	ldi	r30, 0x69	; 105
 290:	f0 e0       	ldi	r31, 0x00	; 0
 292:	80 81       	ld	r24, Z
 294:	8d 7f       	andi	r24, 0xFD	; 253
 296:	80 83       	st	Z, r24
    EICRA |= (1<<ISC00);
 298:	80 81       	ld	r24, Z
 29a:	81 60       	ori	r24, 0x01	; 1
 29c:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
 29e:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 2a0:	e0 9a       	sbi	0x1c, 0	; 28
 2a2:	08 95       	ret

000002a4 <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
 2a4:	1f 92       	push	r1
 2a6:	0f 92       	push	r0
 2a8:	0f b6       	in	r0, 0x3f	; 63
 2aa:	0f 92       	push	r0
 2ac:	11 24       	eor	r1, r1
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 2ae:	e0 9a       	sbi	0x1c, 0	; 28
}
 2b0:	0f 90       	pop	r0
 2b2:	0f be       	out	0x3f, r0	; 63
 2b4:	0f 90       	pop	r0
 2b6:	1f 90       	pop	r1
 2b8:	18 95       	reti

000002ba <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 2ba:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 2bc:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 2be:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 2c0:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 2c2:	90 e8       	ldi	r25, 0x80	; 128
 2c4:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 2c8:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 2cc:	ed ec       	ldi	r30, 0xCD	; 205
 2ce:	f0 e0       	ldi	r31, 0x00	; 0
 2d0:	10 82       	st	Z, r1
 2d2:	ae ec       	ldi	r26, 0xCE	; 206
 2d4:	b0 e0       	ldi	r27, 0x00	; 0
 2d6:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 2d8:	25 2f       	mov	r18, r21
 2da:	33 27       	eor	r19, r19
 2dc:	2c 93       	st	X, r18
 2de:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 2e0:	80 34       	cpi	r24, 0x40	; 64
 2e2:	21 f4       	brne	.+8      	; 0x2ec <lin_init+0x32>
    			Lin_1x_enable();
 2e4:	88 e4       	ldi	r24, 0x48	; 72
 2e6:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 2ea:	05 c0       	rjmp	.+10     	; 0x2f6 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
 2ec:	81 11       	cpse	r24, r1
 2ee:	0d c0       	rjmp	.+26     	; 0x30a <__stack+0xb>
    			Lin_2x_enable();
 2f0:	88 e0       	ldi	r24, 0x08	; 8
 2f2:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 2f6:	8f e0       	ldi	r24, 0x0F	; 15
 2f8:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
 2fc:	ec ec       	ldi	r30, 0xCC	; 204
 2fe:	f0 e0       	ldi	r31, 0x00	; 0
 300:	80 81       	ld	r24, Z
 302:	80 68       	ori	r24, 0x80	; 128
 304:	80 83       	st	Z, r24
    }
    
    return 1;
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 30a:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
 30c:	08 95       	ret

0000030e <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 30e:	e8 ec       	ldi	r30, 0xC8	; 200
 310:	f0 e0       	ldi	r31, 0x00	; 0
 312:	90 81       	ld	r25, Z
 314:	9c 7f       	andi	r25, 0xFC	; 252
 316:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 318:	80 34       	cpi	r24, 0x40	; 64
 31a:	c1 f4       	brne	.+48     	; 0x34c <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 31c:	e0 ed       	ldi	r30, 0xD0	; 208
 31e:	f0 e0       	ldi	r31, 0x00	; 0
 320:	80 81       	ld	r24, Z
 322:	80 7f       	andi	r24, 0xF0	; 240
 324:	80 83       	st	Z, r24
 326:	80 81       	ld	r24, Z
 328:	6f 70       	andi	r22, 0x0F	; 15
 32a:	68 2b       	or	r22, r24
 32c:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 32e:	80 81       	ld	r24, Z
 330:	8f 7c       	andi	r24, 0xCF	; 207
 332:	80 83       	st	Z, r24
 334:	80 81       	ld	r24, Z
 336:	50 e0       	ldi	r21, 0x00	; 0
 338:	4c 5f       	subi	r20, 0xFC	; 252
 33a:	5f 4f       	sbci	r21, 0xFF	; 255
 33c:	44 0f       	add	r20, r20
 33e:	55 1f       	adc	r21, r21
 340:	44 0f       	add	r20, r20
 342:	55 1f       	adc	r21, r21
 344:	40 73       	andi	r20, 0x30	; 48
 346:	48 2b       	or	r20, r24
 348:	40 83       	st	Z, r20
 34a:	0b c0       	rjmp	.+22     	; 0x362 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 34c:	81 11       	cpse	r24, r1
 34e:	13 c0       	rjmp	.+38     	; 0x376 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 350:	e0 ed       	ldi	r30, 0xD0	; 208
 352:	f0 e0       	ldi	r31, 0x00	; 0
 354:	80 81       	ld	r24, Z
 356:	80 7c       	andi	r24, 0xC0	; 192
 358:	80 83       	st	Z, r24
 35a:	80 81       	ld	r24, Z
 35c:	6f 73       	andi	r22, 0x3F	; 63
 35e:	68 2b       	or	r22, r24
 360:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 362:	e8 ec       	ldi	r30, 0xC8	; 200
 364:	f0 e0       	ldi	r31, 0x00	; 0
 366:	80 81       	ld	r24, Z
 368:	8c 7f       	andi	r24, 0xFC	; 252
 36a:	80 83       	st	Z, r24
 36c:	80 81       	ld	r24, Z
 36e:	81 60       	ori	r24, 0x01	; 1
 370:	80 83       	st	Z, r24
    return 1;
 372:	81 e0       	ldi	r24, 0x01	; 1
 374:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 376:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 378:	08 95       	ret

0000037a <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 37a:	80 34       	cpi	r24, 0x40	; 64
 37c:	31 f4       	brne	.+12     	; 0x38a <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 37e:	e8 ec       	ldi	r30, 0xC8	; 200
 380:	f0 e0       	ldi	r31, 0x00	; 0
 382:	80 81       	ld	r24, Z
 384:	80 64       	ori	r24, 0x40	; 64
 386:	80 83       	st	Z, r24
 388:	09 c0       	rjmp	.+18     	; 0x39c <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 38a:	81 11       	cpse	r24, r1
 38c:	11 c0       	rjmp	.+34     	; 0x3b0 <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
 38e:	e8 ec       	ldi	r30, 0xC8	; 200
 390:	f0 e0       	ldi	r31, 0x00	; 0
 392:	80 81       	ld	r24, Z
 394:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 396:	6f 70       	andi	r22, 0x0F	; 15
 398:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 39c:	e8 ec       	ldi	r30, 0xC8	; 200
 39e:	f0 e0       	ldi	r31, 0x00	; 0
 3a0:	80 81       	ld	r24, Z
 3a2:	8c 7f       	andi	r24, 0xFC	; 252
 3a4:	80 83       	st	Z, r24
 3a6:	80 81       	ld	r24, Z
 3a8:	82 60       	ori	r24, 0x02	; 2
 3aa:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 3ac:	81 e0       	ldi	r24, 0x01	; 1
 3ae:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 3b0:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 3b2:	08 95       	ret

000003b4 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 3b4:	80 34       	cpi	r24, 0x40	; 64
 3b6:	31 f4       	brne	.+12     	; 0x3c4 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 3b8:	e8 ec       	ldi	r30, 0xC8	; 200
 3ba:	f0 e0       	ldi	r31, 0x00	; 0
 3bc:	80 81       	ld	r24, Z
 3be:	80 64       	ori	r24, 0x40	; 64
 3c0:	80 83       	st	Z, r24
 3c2:	0b c0       	rjmp	.+22     	; 0x3da <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
 3c4:	81 11       	cpse	r24, r1
 3c6:	25 c0       	rjmp	.+74     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
        Lin_2x_set_type();				// Change is necessary                                           
 3c8:	e8 ec       	ldi	r30, 0xC8	; 200
 3ca:	f0 e0       	ldi	r31, 0x00	; 0
 3cc:	80 81       	ld	r24, Z
 3ce:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 3d0:	84 2f       	mov	r24, r20
 3d2:	82 95       	swap	r24
 3d4:	80 7f       	andi	r24, 0xF0	; 240
 3d6:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 3da:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 3de:	44 23       	and	r20, r20
 3e0:	71 f0       	breq	.+28     	; 0x3fe <lin_tx_response+0x4a>
 3e2:	fb 01       	movw	r30, r22
 3e4:	41 50       	subi	r20, 0x01	; 1
 3e6:	50 e0       	ldi	r21, 0x00	; 0
 3e8:	4f 5f       	subi	r20, 0xFF	; 255
 3ea:	5f 4f       	sbci	r21, 0xFF	; 255
 3ec:	64 0f       	add	r22, r20
 3ee:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 3f0:	a2 ed       	ldi	r26, 0xD2	; 210
 3f2:	b0 e0       	ldi	r27, 0x00	; 0
 3f4:	81 91       	ld	r24, Z+
 3f6:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 3f8:	e6 17       	cp	r30, r22
 3fa:	f7 07       	cpc	r31, r23
 3fc:	d9 f7       	brne	.-10     	; 0x3f4 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 3fe:	e8 ec       	ldi	r30, 0xC8	; 200
 400:	f0 e0       	ldi	r31, 0x00	; 0
 402:	80 81       	ld	r24, Z
 404:	8c 7f       	andi	r24, 0xFC	; 252
 406:	80 83       	st	Z, r24
 408:	80 81       	ld	r24, Z
 40a:	83 60       	ori	r24, 0x03	; 3
 40c:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 40e:	81 e0       	ldi	r24, 0x01	; 1
 410:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 412:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 414:	08 95       	ret

00000416 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
 416:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 41a:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 41c:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 420:	22 23       	and	r18, r18
 422:	71 f0       	breq	.+28     	; 0x440 <lin_get_response+0x2a>
 424:	fc 01       	movw	r30, r24
 426:	21 50       	subi	r18, 0x01	; 1
 428:	30 e0       	ldi	r19, 0x00	; 0
 42a:	2f 5f       	subi	r18, 0xFF	; 255
 42c:	3f 4f       	sbci	r19, 0xFF	; 255
 42e:	82 0f       	add	r24, r18
 430:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 432:	a2 ed       	ldi	r26, 0xD2	; 210
 434:	b0 e0       	ldi	r27, 0x00	; 0
 436:	2c 91       	ld	r18, X
 438:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 43a:	e8 17       	cp	r30, r24
 43c:	f9 07       	cpc	r31, r25
 43e:	d9 f7       	brne	.-10     	; 0x436 <lin_get_response+0x20>
 440:	08 95       	ret

00000442 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
 442:	90 91 1a 01 	lds	r25, 0x011A	; 0x80011a <Parity>
 446:	81 e0       	ldi	r24, 0x01	; 1
 448:	89 27       	eor	r24, r25
 44a:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
 44e:	81 11       	cpse	r24, r1
 450:	0a c0       	rjmp	.+20     	; 0x466 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
 452:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
 454:	42 e0       	ldi	r20, 0x02	; 2
 456:	50 e0       	ldi	r21, 0x00	; 0
 458:	60 e0       	ldi	r22, 0x00	; 0
 45a:	70 e0       	ldi	r23, 0x00	; 0
 45c:	8b e1       	ldi	r24, 0x1B	; 27
 45e:	91 e0       	ldi	r25, 0x01	; 1
 460:	0e 94 af 05 	call	0xb5e	; 0xb5e <Start_Timer>
 464:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
 466:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 468:	43 e2       	ldi	r20, 0x23	; 35
 46a:	50 e0       	ldi	r21, 0x00	; 0
 46c:	60 e0       	ldi	r22, 0x00	; 0
 46e:	70 e0       	ldi	r23, 0x00	; 0
 470:	8b e1       	ldi	r24, 0x1B	; 27
 472:	91 e0       	ldi	r25, 0x01	; 1
 474:	0e 94 af 05 	call	0xb5e	; 0xb5e <Start_Timer>
 478:	08 95       	ret

0000047a <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
 47a:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
 47c:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
 47e:	61 e2       	ldi	r22, 0x21	; 33
 480:	72 e0       	ldi	r23, 0x02	; 2
 482:	8b e1       	ldi	r24, 0x1B	; 27
 484:	91 e0       	ldi	r25, 0x01	; 1
 486:	0e 94 62 05 	call	0xac4	; 0xac4 <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 48a:	43 e2       	ldi	r20, 0x23	; 35
 48c:	50 e0       	ldi	r21, 0x00	; 0
 48e:	60 e0       	ldi	r22, 0x00	; 0
 490:	70 e0       	ldi	r23, 0x00	; 0
 492:	8b e1       	ldi	r24, 0x1B	; 27
 494:	91 e0       	ldi	r25, 0x01	; 1
 496:	0e 94 af 05 	call	0xb5e	; 0xb5e <Start_Timer>
 49a:	08 95       	ret

0000049c <main>:
{
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
 49c:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
 49e:	e1 e6       	ldi	r30, 0x61	; 97
 4a0:	f0 e0       	ldi	r31, 0x00	; 0
 4a2:	80 e8       	ldi	r24, 0x80	; 128
 4a4:	80 83       	st	Z, r24
    CLKPR = 0;
 4a6:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
 4a8:	0e 94 32 01 	call	0x264	; 0x264 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
 4ac:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
 4ae:	0e 94 f5 00 	call	0x1ea	; 0x1ea <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
 4b2:	80 e0       	ldi	r24, 0x00	; 0
 4b4:	90 e0       	ldi	r25, 0x00	; 0
 4b6:	08 95       	ret

000004b8 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 4b8:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <Curr_Schedule_ID>
 4bc:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
 4c0:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <Curr_Schedule_ID>
 4c4:	83 30       	cpi	r24, 0x03	; 3
 4c6:	21 f4       	brne	.+8      	; 0x4d0 <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
 4c8:	82 e0       	ldi	r24, 0x02	; 2
 4ca:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <Curr_Schedule_ID>
 4ce:	03 c0       	rjmp	.+6      	; 0x4d6 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
 4d0:	8f 5f       	subi	r24, 0xFF	; 255
 4d2:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 4d6:	44 e0       	ldi	r20, 0x04	; 4
 4d8:	50 e0       	ldi	r21, 0x00	; 0
 4da:	60 e0       	ldi	r22, 0x00	; 0
 4dc:	70 e0       	ldi	r23, 0x00	; 0
 4de:	81 e2       	ldi	r24, 0x21	; 33
 4e0:	91 e0       	ldi	r25, 0x01	; 1
 4e2:	0e 94 af 05 	call	0xb5e	; 0xb5e <Start_Timer>
 4e6:	08 95       	ret

000004e8 <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
 4e8:	10 92 29 01 	sts	0x0129, r1	; 0x800129 <My_Node_ID>

****************************************************************************/
static void clear_cmds(void)
{
    // Clear all of our commands
    memset(&My_Command_Data, NON_COMMAND, MASTER_DATA_LENGTH);
 4ec:	8f ef       	ldi	r24, 0xFF	; 255
 4ee:	9f ef       	ldi	r25, 0xFF	; 255
 4f0:	90 93 28 01 	sts	0x0128, r25	; 0x800128 <My_Command_Data+0x1>
 4f4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <My_Command_Data>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 4f8:	45 e2       	ldi	r20, 0x25	; 37
 4fa:	51 e0       	ldi	r21, 0x01	; 1
 4fc:	67 e2       	ldi	r22, 0x27	; 39
 4fe:	71 e0       	ldi	r23, 0x01	; 1
 500:	89 e2       	ldi	r24, 0x29	; 41
 502:	91 e0       	ldi	r25, 0x01	; 1
 504:	0e 94 c6 02 	call	0x58c	; 0x58c <MS_LIN_Initialize>
	
	// Initialize SPI
	MS_SPI_Initialize(&My_Node_ID);
 508:	89 e2       	ldi	r24, 0x29	; 41
 50a:	91 e0       	ldi	r25, 0x01	; 1
 50c:	0e 94 ee 03 	call	0x7dc	; 0x7dc <MS_SPI_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
 510:	6c e5       	ldi	r22, 0x5C	; 92
 512:	72 e0       	ldi	r23, 0x02	; 2
 514:	81 e2       	ldi	r24, 0x21	; 33
 516:	91 e0       	ldi	r25, 0x01	; 1
 518:	0e 94 62 05 	call	0xac4	; 0xac4 <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 51c:	44 e0       	ldi	r20, 0x04	; 4
 51e:	50 e0       	ldi	r21, 0x00	; 0
 520:	60 e0       	ldi	r22, 0x00	; 0
 522:	70 e0       	ldi	r23, 0x00	; 0
 524:	81 e2       	ldi	r24, 0x21	; 33
 526:	91 e0       	ldi	r25, 0x01	; 1
 528:	0e 94 af 05 	call	0xb5e	; 0xb5e <Start_Timer>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
 52c:	6a ed       	ldi	r22, 0xDA	; 218
 52e:	70 e0       	ldi	r23, 0x00	; 0
 530:	87 e0       	ldi	r24, 0x07	; 7
 532:	91 e0       	ldi	r25, 0x01	; 1
 534:	0e 94 62 05 	call	0xac4	; 0xac4 <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
 538:	48 e8       	ldi	r20, 0x88	; 136
 53a:	53 e1       	ldi	r21, 0x13	; 19
 53c:	60 e0       	ldi	r22, 0x00	; 0
 53e:	70 e0       	ldi	r23, 0x00	; 0
 540:	87 e0       	ldi	r24, 0x07	; 7
 542:	91 e0       	ldi	r25, 0x01	; 1
 544:	0e 94 af 05 	call	0xb5e	; 0xb5e <Start_Timer>
    PORTB &= ~(1<<PINB6);
 548:	2e 98       	cbi	0x05, 6	; 5
    DDRB |= (1<<PINB6);
 54a:	26 9a       	sbi	0x04, 6	; 4
 54c:	08 95       	ret

0000054e <Run_Master_Service>:
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    switch(event_mask)
 54e:	60 34       	cpi	r22, 0x40	; 64
 550:	71 05       	cpc	r23, r1
 552:	81 05       	cpc	r24, r1
 554:	91 05       	cpc	r25, r1
 556:	c9 f4       	brne	.+50     	; 0x58a <Run_Master_Service+0x3c>
            // Just an example.
            // Do nothing.
            break;

        case EVT_TEST_TIMEOUT:
			RecvList[0] = &Recv1;
 558:	ee e2       	ldi	r30, 0x2E	; 46
 55a:	f2 e0       	ldi	r31, 0x02	; 2
 55c:	80 e2       	ldi	r24, 0x20	; 32
 55e:	91 e0       	ldi	r25, 0x01	; 1
 560:	91 83       	std	Z+1, r25	; 0x01
 562:	80 83       	st	Z, r24
			RecvList[1] = &Recv2;
 564:	8f e1       	ldi	r24, 0x1F	; 31
 566:	91 e0       	ldi	r25, 0x01	; 1
 568:	93 83       	std	Z+3, r25	; 0x03
 56a:	82 83       	std	Z+2, r24	; 0x02
			// SPI Test
			Write_SPI(3, 2, SPI_TX, &RecvList[0]);
 56c:	9f 01       	movw	r18, r30
 56e:	44 e0       	ldi	r20, 0x04	; 4
 570:	51 e0       	ldi	r21, 0x01	; 1
 572:	62 e0       	ldi	r22, 0x02	; 2
 574:	83 e0       	ldi	r24, 0x03	; 3
 576:	0e 94 0f 04 	call	0x81e	; 0x81e <Write_SPI>
			Start_Timer(&Testing_Timer, 500);
 57a:	44 ef       	ldi	r20, 0xF4	; 244
 57c:	51 e0       	ldi	r21, 0x01	; 1
 57e:	60 e0       	ldi	r22, 0x00	; 0
 580:	70 e0       	ldi	r23, 0x00	; 0
 582:	87 e0       	ldi	r24, 0x07	; 7
 584:	91 e0       	ldi	r25, 0x01	; 1
 586:	0e 94 af 05 	call	0xb5e	; 0xb5e <Start_Timer>
 58a:	08 95       	ret

0000058c <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
 58c:	ef 92       	push	r14
 58e:	ff 92       	push	r15
 590:	0f 93       	push	r16
 592:	1f 93       	push	r17
 594:	cf 93       	push	r28
 596:	df 93       	push	r29
 598:	7c 01       	movw	r14, r24
 59a:	8b 01       	movw	r16, r22
 59c:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
 59e:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
 5a0:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 5a2:	4c e0       	ldi	r20, 0x0C	; 12
 5a4:	50 e0       	ldi	r21, 0x00	; 0
 5a6:	60 e0       	ldi	r22, 0x00	; 0
 5a8:	70 e0       	ldi	r23, 0x00	; 0
 5aa:	80 e0       	ldi	r24, 0x00	; 0
 5ac:	0e 94 5d 01 	call	0x2ba	; 0x2ba <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
 5b0:	f0 92 30 01 	sts	0x0130, r15	; 0x800130 <p_My_Node_ID+0x1>
 5b4:	e0 92 2f 01 	sts	0x012F, r14	; 0x80012f <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
 5b8:	10 93 2e 01 	sts	0x012E, r17	; 0x80012e <p_My_Command_Data+0x1>
 5bc:	00 93 2d 01 	sts	0x012D, r16	; 0x80012d <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
 5c0:	d0 93 2c 01 	sts	0x012C, r29	; 0x80012c <p_My_Status_Data+0x1>
 5c4:	c0 93 2b 01 	sts	0x012B, r28	; 0x80012b <p_My_Status_Data>
}
 5c8:	df 91       	pop	r29
 5ca:	cf 91       	pop	r28
 5cc:	1f 91       	pop	r17
 5ce:	0f 91       	pop	r16
 5d0:	ff 90       	pop	r15
 5d2:	ef 90       	pop	r14
 5d4:	08 95       	ret

000005d6 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 5d6:	40 e0       	ldi	r20, 0x00	; 0
 5d8:	68 2f       	mov	r22, r24
 5da:	80 e0       	ldi	r24, 0x00	; 0
 5dc:	0e 94 87 01 	call	0x30e	; 0x30e <lin_tx_header>
 5e0:	08 95       	ret

000005e2 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 5e2:	1f 92       	push	r1
 5e4:	0f 92       	push	r0
 5e6:	0f b6       	in	r0, 0x3f	; 63
 5e8:	0f 92       	push	r0
 5ea:	11 24       	eor	r1, r1
 5ec:	2f 93       	push	r18
 5ee:	3f 93       	push	r19
 5f0:	4f 93       	push	r20
 5f2:	5f 93       	push	r21
 5f4:	6f 93       	push	r22
 5f6:	7f 93       	push	r23
 5f8:	8f 93       	push	r24
 5fa:	9f 93       	push	r25
 5fc:	af 93       	push	r26
 5fe:	bf 93       	push	r27
 600:	ef 93       	push	r30
 602:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
 604:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 608:	8f 70       	andi	r24, 0x0F	; 15
 60a:	82 30       	cpi	r24, 0x02	; 2
 60c:	09 f4       	brne	.+2      	; 0x610 <__vector_12+0x2e>
 60e:	68 c0       	rjmp	.+208    	; 0x6e0 <__vector_12+0xfe>
 610:	84 30       	cpi	r24, 0x04	; 4
 612:	21 f0       	breq	.+8      	; 0x61c <__vector_12+0x3a>
 614:	81 30       	cpi	r24, 0x01	; 1
 616:	09 f0       	breq	.+2      	; 0x61a <__vector_12+0x38>
 618:	66 c0       	rjmp	.+204    	; 0x6e6 <__vector_12+0x104>
 61a:	37 c0       	rjmp	.+110    	; 0x68a <__vector_12+0xa8>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
 61c:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 620:	69 2f       	mov	r22, r25
 622:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
 624:	e0 91 2f 01 	lds	r30, 0x012F	; 0x80012f <p_My_Node_ID>
 628:	f0 91 30 01 	lds	r31, 0x0130	; 0x800130 <p_My_Node_ID+0x1>
 62c:	80 81       	ld	r24, Z
 62e:	68 13       	cpse	r22, r24
 630:	05 c0       	rjmp	.+10     	; 0x63c <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 632:	62 e0       	ldi	r22, 0x02	; 2
 634:	80 e0       	ldi	r24, 0x00	; 0
 636:	0e 94 bd 01 	call	0x37a	; 0x37a <lin_rx_response>
 63a:	23 c0       	rjmp	.+70     	; 0x682 <__vector_12+0xa0>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 63c:	28 2f       	mov	r18, r24
 63e:	21 60       	ori	r18, 0x01	; 1
 640:	62 13       	cpse	r22, r18
 642:	09 c0       	rjmp	.+18     	; 0x656 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is 2 bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 644:	60 91 2b 01 	lds	r22, 0x012B	; 0x80012b <p_My_Status_Data>
 648:	70 91 2c 01 	lds	r23, 0x012C	; 0x80012c <p_My_Status_Data+0x1>
 64c:	42 e0       	ldi	r20, 0x02	; 2
 64e:	80 e0       	ldi	r24, 0x00	; 0
 650:	0e 94 da 01 	call	0x3b4	; 0x3b4 <lin_tx_response>
 654:	16 c0       	rjmp	.+44     	; 0x682 <__vector_12+0xa0>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
 656:	81 11       	cpse	r24, r1
 658:	14 c0       	rjmp	.+40     	; 0x682 <__vector_12+0xa0>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
 65a:	90 fd       	sbrc	r25, 0
 65c:	0e c0       	rjmp	.+28     	; 0x67a <__vector_12+0x98>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is 2*n bytes long.
                // Where n is the number of slaves in the system.
                uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
 65e:	70 e0       	ldi	r23, 0x00	; 0
 660:	62 50       	subi	r22, 0x02	; 2
 662:	71 09       	sbc	r23, r1
 664:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <p_My_Command_Data>
 668:	90 91 2e 01 	lds	r25, 0x012E	; 0x80012e <p_My_Command_Data+0x1>
 66c:	68 0f       	add	r22, r24
 66e:	79 1f       	adc	r23, r25
                lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 670:	42 e0       	ldi	r20, 0x02	; 2
 672:	80 e0       	ldi	r24, 0x00	; 0
 674:	0e 94 da 01 	call	0x3b4	; 0x3b4 <lin_tx_response>
 678:	04 c0       	rjmp	.+8      	; 0x682 <__vector_12+0xa0>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 67a:	62 e0       	ldi	r22, 0x02	; 2
 67c:	80 e0       	ldi	r24, 0x00	; 0
 67e:	0e 94 bd 01 	call	0x37a	; 0x37a <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
 682:	84 e0       	ldi	r24, 0x04	; 4
 684:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 688:	2e c0       	rjmp	.+92     	; 0x6e6 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
 68a:	e0 91 2f 01 	lds	r30, 0x012F	; 0x80012f <p_My_Node_ID>
 68e:	f0 91 30 01 	lds	r31, 0x0130	; 0x800130 <p_My_Node_ID+0x1>
 692:	80 81       	ld	r24, Z
 694:	81 11       	cpse	r24, r1
 696:	14 c0       	rjmp	.+40     	; 0x6c0 <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
 698:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 69c:	8e 73       	andi	r24, 0x3E	; 62
 69e:	90 e0       	ldi	r25, 0x00	; 0
 6a0:	02 97       	sbiw	r24, 0x02	; 2
 6a2:	20 91 2b 01 	lds	r18, 0x012B	; 0x80012b <p_My_Status_Data>
 6a6:	30 91 2c 01 	lds	r19, 0x012C	; 0x80012c <p_My_Status_Data+0x1>
 6aa:	82 0f       	add	r24, r18
 6ac:	93 1f       	adc	r25, r19
 6ae:	0e 94 0b 02 	call	0x416	; 0x416 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
 6b2:	60 e1       	ldi	r22, 0x10	; 16
 6b4:	70 e0       	ldi	r23, 0x00	; 0
 6b6:	80 e0       	ldi	r24, 0x00	; 0
 6b8:	90 e0       	ldi	r25, 0x00	; 0
 6ba:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Post_Event>
 6be:	0c c0       	rjmp	.+24     	; 0x6d8 <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
 6c0:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <p_My_Command_Data>
 6c4:	90 91 2e 01 	lds	r25, 0x012E	; 0x80012e <p_My_Command_Data+0x1>
 6c8:	0e 94 0b 02 	call	0x416	; 0x416 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
 6cc:	62 e0       	ldi	r22, 0x02	; 2
 6ce:	70 e0       	ldi	r23, 0x00	; 0
 6d0:	80 e0       	ldi	r24, 0x00	; 0
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
 6d8:	81 e0       	ldi	r24, 0x01	; 1
 6da:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 6de:	03 c0       	rjmp	.+6      	; 0x6e6 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
 6e0:	82 e0       	ldi	r24, 0x02	; 2
 6e2:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
 6e6:	ff 91       	pop	r31
 6e8:	ef 91       	pop	r30
 6ea:	bf 91       	pop	r27
 6ec:	af 91       	pop	r26
 6ee:	9f 91       	pop	r25
 6f0:	8f 91       	pop	r24
 6f2:	7f 91       	pop	r23
 6f4:	6f 91       	pop	r22
 6f6:	5f 91       	pop	r21
 6f8:	4f 91       	pop	r20
 6fa:	3f 91       	pop	r19
 6fc:	2f 91       	pop	r18
 6fe:	0f 90       	pop	r0
 700:	0f be       	out	0x3f, r0	; 63
 702:	0f 90       	pop	r0
 704:	1f 90       	pop	r1
 706:	18 95       	reti

00000708 <__vector_13>:

ISR(LIN_ERR_vect)
{
 708:	1f 92       	push	r1
 70a:	0f 92       	push	r0
 70c:	0f b6       	in	r0, 0x3f	; 63
 70e:	0f 92       	push	r0
 710:	11 24       	eor	r1, r1
 712:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
 714:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
 718:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <My_LIN_Error_Count>
 71c:	8f 5f       	subi	r24, 0xFF	; 255
 71e:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
 722:	88 e0       	ldi	r24, 0x08	; 8
 724:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 728:	8f 91       	pop	r24
 72a:	0f 90       	pop	r0
 72c:	0f be       	out	0x3f, r0	; 63
 72e:	0f 90       	pop	r0
 730:	1f 90       	pop	r1
 732:	18 95       	reti

00000734 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 734:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 736:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
 738:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
 73c:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 740:	84 e2       	ldi	r24, 0x24	; 36
 742:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 746:	84 b1       	in	r24, 0x04	; 4
 748:	88 61       	ori	r24, 0x18	; 24
 74a:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
 74c:	8f e1       	ldi	r24, 0x1F	; 31
 74e:	93 e0       	ldi	r25, 0x03	; 3
 750:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 754:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
 758:	8f ef       	ldi	r24, 0xFF	; 255
 75a:	9f ef       	ldi	r25, 0xFF	; 255
 75c:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 760:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
 764:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 768:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 76c:	82 ef       	ldi	r24, 0xF2	; 242
 76e:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
 772:	e1 e8       	ldi	r30, 0x81	; 129
 774:	f0 e0       	ldi	r31, 0x00	; 0
 776:	88 e1       	ldi	r24, 0x18	; 24
 778:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= (1<<CS10);
 77a:	80 81       	ld	r24, Z
 77c:	81 60       	ori	r24, 0x01	; 1
 77e:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 780:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 782:	08 95       	ret

00000784 <Reset_Command_Receive_Buffer>:
	else
	{
		// Increment Receive Index
		RX_Index++;
		// Increment Transmit Index
		TX_Index++;
 784:	cf 93       	push	r28
 786:	df 93       	push	r29
 788:	ed e8       	ldi	r30, 0x8D	; 141
 78a:	f1 e0       	ldi	r31, 0x01	; 1
 78c:	a8 e3       	ldi	r26, 0x38	; 56
 78e:	b1 e0       	ldi	r27, 0x01	; 1
 790:	28 e8       	ldi	r18, 0x88	; 136
 792:	31 e0       	ldi	r19, 0x01	; 1
 794:	8f ef       	ldi	r24, 0xFF	; 255
 796:	ef 01       	movw	r28, r30
 798:	25 97       	sbiw	r28, 0x05	; 5
 79a:	88 83       	st	Y, r24
 79c:	21 96       	adiw	r28, 0x01	; 1
 79e:	88 83       	st	Y, r24
 7a0:	21 96       	adiw	r28, 0x01	; 1
 7a2:	88 83       	st	Y, r24
 7a4:	21 96       	adiw	r28, 0x01	; 1
 7a6:	88 83       	st	Y, r24
 7a8:	21 96       	adiw	r28, 0x01	; 1
 7aa:	88 83       	st	Y, r24
 7ac:	80 83       	st	Z, r24
 7ae:	11 96       	adiw	r26, 0x01	; 1
 7b0:	1c 92       	st	X, r1
 7b2:	1e 92       	st	-X, r1
 7b4:	13 96       	adiw	r26, 0x03	; 3
 7b6:	1c 92       	st	X, r1
 7b8:	1e 92       	st	-X, r1
 7ba:	12 97       	sbiw	r26, 0x02	; 2
 7bc:	15 96       	adiw	r26, 0x05	; 5
 7be:	1c 92       	st	X, r1
 7c0:	1e 92       	st	-X, r1
 7c2:	14 97       	sbiw	r26, 0x04	; 4
 7c4:	17 96       	adiw	r26, 0x07	; 7
 7c6:	1c 92       	st	X, r1
 7c8:	1e 92       	st	-X, r1
 7ca:	16 97       	sbiw	r26, 0x06	; 6
 7cc:	36 96       	adiw	r30, 0x06	; 6
 7ce:	18 96       	adiw	r26, 0x08	; 8
 7d0:	a2 17       	cp	r26, r18
 7d2:	b3 07       	cpc	r27, r19
 7d4:	01 f7       	brne	.-64     	; 0x796 <Reset_Command_Receive_Buffer+0x12>
 7d6:	df 91       	pop	r29
 7d8:	cf 91       	pop	r28
 7da:	08 95       	ret

000007dc <MS_SPI_Initialize>:
 7dc:	fc 01       	movw	r30, r24
 7de:	80 81       	ld	r24, Z
 7e0:	80 93 c4 01 	sts	0x01C4, r24	; 0x8001c4 <Master_Slave_Identifier>
 7e4:	81 11       	cpse	r24, r1
 7e6:	0f c0       	rjmp	.+30     	; 0x806 <MS_SPI_Initialize+0x2a>
 7e8:	81 b1       	in	r24, 0x01	; 1
 7ea:	80 67       	ori	r24, 0x70	; 112
 7ec:	81 b9       	out	0x01, r24	; 1
 7ee:	80 ed       	ldi	r24, 0xD0	; 208
 7f0:	8c bd       	out	0x2c, r24	; 44
 7f2:	16 9a       	sbi	0x02, 6	; 2
 7f4:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <Buffer_Index>
 7f8:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <TX_Index>
 7fc:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <RX_Index>
 800:	0e 94 c2 03 	call	0x784	; 0x784 <Reset_Command_Receive_Buffer>
 804:	08 95       	ret
 806:	0a 9a       	sbi	0x01, 2	; 1
 808:	80 ec       	ldi	r24, 0xC0	; 192
 80a:	8c bd       	out	0x2c, r24	; 44
 80c:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <Buffer_Index>
 810:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <TX_Index>
 814:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <RX_Index>
 818:	0e 94 c2 03 	call	0x784	; 0x784 <Reset_Command_Receive_Buffer>
 81c:	08 95       	ret

0000081e <Write_SPI>:
    Description
        Fills in current command into SPI command buffer
****************************************************************************/

void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
 81e:	af 92       	push	r10
 820:	bf 92       	push	r11
 822:	cf 92       	push	r12
 824:	df 92       	push	r13
 826:	ef 92       	push	r14
 828:	ff 92       	push	r15
 82a:	0f 93       	push	r16
 82c:	1f 93       	push	r17
 82e:	cf 93       	push	r28
 830:	df 93       	push	r29
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
 832:	08 2f       	mov	r16, r24
 834:	10 e0       	ldi	r17, 0x00	; 0
 836:	0e 5f       	subi	r16, 0xFE	; 254
 838:	1f 4f       	sbci	r17, 0xFF	; 255
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
 83a:	c0 91 36 01 	lds	r28, 0x0136	; 0x800136 <Next_Available_Row>
 83e:	d0 e0       	ldi	r29, 0x00	; 0
 840:	da 01       	movw	r26, r20
 842:	12 97       	sbiw	r26, 0x02	; 2
 844:	7e 01       	movw	r14, r28
 846:	ee 0c       	add	r14, r14
 848:	ff 1c       	adc	r15, r15
 84a:	ec 0e       	add	r14, r28
 84c:	fd 1e       	adc	r15, r29
 84e:	ee 0c       	add	r14, r14
 850:	ff 1c       	adc	r15, r15
 852:	e0 e0       	ldi	r30, 0x00	; 0
 854:	f0 e0       	ldi	r31, 0x00	; 0
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
 856:	a7 01       	movw	r20, r14
 858:	48 57       	subi	r20, 0x78	; 120
 85a:	5e 4f       	sbci	r21, 0xFE	; 254
 85c:	5a 01       	movw	r10, r20
 85e:	6a 01       	movw	r12, r20
 860:	5f ef       	ldi	r21, 0xFF	; 255
 862:	c5 1a       	sub	r12, r21
 864:	d5 0a       	sbc	r13, r21
{
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
 866:	30 97       	sbiw	r30, 0x00	; 0
 868:	19 f4       	brne	.+6      	; 0x870 <Write_SPI+0x52>
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
 86a:	e5 01       	movw	r28, r10
 86c:	88 83       	st	Y, r24
 86e:	0e c0       	rjmp	.+28     	; 0x88c <Write_SPI+0x6e>
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
 870:	e1 30       	cpi	r30, 0x01	; 1
 872:	f1 05       	cpc	r31, r1
 874:	19 f4       	brne	.+6      	; 0x87c <Write_SPI+0x5e>
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
 876:	e6 01       	movw	r28, r12
 878:	68 83       	st	Y, r22
 87a:	08 c0       	rjmp	.+16     	; 0x88c <Write_SPI+0x6e>
        }
        // Fill in remaining data to TX
        else
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
 87c:	9c 91       	ld	r25, X
 87e:	af 01       	movw	r20, r30
 880:	4e 0d       	add	r20, r14
 882:	5f 1d       	adc	r21, r15
 884:	48 57       	subi	r20, 0x78	; 120
 886:	5e 4f       	sbci	r21, 0xFE	; 254
 888:	ea 01       	movw	r28, r20
 88a:	98 83       	st	Y, r25
****************************************************************************/

void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
 88c:	31 96       	adiw	r30, 0x01	; 1
 88e:	11 96       	adiw	r26, 0x01	; 1
 890:	e0 17       	cp	r30, r16
 892:	f1 07       	cpc	r31, r17
 894:	44 f3       	brlt	.-48     	; 0x866 <Write_SPI+0x48>
 896:	36 c0       	rjmp	.+108    	; 0x904 <Write_SPI+0xe6>
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
        {
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
 898:	8d 91       	ld	r24, X+
 89a:	9d 91       	ld	r25, X+
 89c:	81 93       	st	Z+, r24
 89e:	91 93       	st	Z+, r25
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
 8a0:	e2 17       	cp	r30, r18
 8a2:	f3 07       	cpc	r31, r19
 8a4:	c9 f7       	brne	.-14     	; 0x898 <Write_SPI+0x7a>
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
        }
    }
    // If reached Command Buffer end
    if (Next_Available_Row == COMMAND_BUFFER_SIZE - 1)
 8a6:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <Next_Available_Row>
 8aa:	89 30       	cpi	r24, 0x09	; 9
 8ac:	19 f4       	brne	.+6      	; 0x8b4 <Write_SPI+0x96>
    {
        Next_Available_Row = 0;
 8ae:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <Next_Available_Row>
 8b2:	03 c0       	rjmp	.+6      	; 0x8ba <Write_SPI+0x9c>
    }
    else
    {
        Next_Available_Row++;
 8b4:	8f 5f       	subi	r24, 0xFF	; 255
 8b6:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <Next_Available_Row>
    }
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
 8ba:	0e 94 3c 05 	call	0xa78	; 0xa78 <Query_SPI_State>
 8be:	81 11       	cpse	r24, r1
 8c0:	24 c0       	rjmp	.+72     	; 0x90a <Write_SPI+0xec>
    {
        Post_Event(EVT_SPI_START);
 8c2:	60 e8       	ldi	r22, 0x80	; 128
 8c4:	70 e0       	ldi	r23, 0x00	; 0
 8c6:	80 e0       	ldi	r24, 0x00	; 0
 8c8:	90 e0       	ldi	r25, 0x00	; 0
 8ca:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Post_Event>
 8ce:	1d c0       	rjmp	.+58     	; 0x90a <Write_SPI+0xec>
 8d0:	a2 2f       	mov	r26, r18
 8d2:	b3 2f       	mov	r27, r19
 8d4:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <Next_Available_Row>
 8d8:	90 e0       	ldi	r25, 0x00	; 0
 8da:	fc 01       	movw	r30, r24
 8dc:	ee 0f       	add	r30, r30
 8de:	ff 1f       	adc	r31, r31
 8e0:	ee 0f       	add	r30, r30
 8e2:	ff 1f       	adc	r31, r31
 8e4:	ee 0f       	add	r30, r30
 8e6:	ff 1f       	adc	r31, r31
 8e8:	e8 5c       	subi	r30, 0xC8	; 200
 8ea:	fe 4f       	sbci	r31, 0xFE	; 254
 8ec:	9c 01       	movw	r18, r24
 8ee:	22 0f       	add	r18, r18
 8f0:	33 1f       	adc	r19, r19
 8f2:	22 0f       	add	r18, r18
 8f4:	33 1f       	adc	r19, r19
 8f6:	26 0f       	add	r18, r22
 8f8:	31 1d       	adc	r19, r1
 8fa:	22 0f       	add	r18, r18
 8fc:	33 1f       	adc	r19, r19
 8fe:	28 5c       	subi	r18, 0xC8	; 200
 900:	3e 4f       	sbci	r19, 0xFE	; 254
 902:	ca cf       	rjmp	.-108    	; 0x898 <Write_SPI+0x7a>
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
 904:	61 11       	cpse	r22, r1
 906:	e4 cf       	rjmp	.-56     	; 0x8d0 <Write_SPI+0xb2>
 908:	ce cf       	rjmp	.-100    	; 0x8a6 <Write_SPI+0x88>
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
    {
        Post_Event(EVT_SPI_START);
    }
}
 90a:	df 91       	pop	r29
 90c:	cf 91       	pop	r28
 90e:	1f 91       	pop	r17
 910:	0f 91       	pop	r16
 912:	ff 90       	pop	r15
 914:	ef 90       	pop	r14
 916:	df 90       	pop	r13
 918:	cf 90       	pop	r12
 91a:	bf 90       	pop	r11
 91c:	af 90       	pop	r10
 91e:	08 95       	ret

00000920 <__vector_14>:
        Handles SPI transmission completed interrupts

****************************************************************************/

ISR(SPI_STC_vect)
{
 920:	1f 92       	push	r1
 922:	0f 92       	push	r0
 924:	0f b6       	in	r0, 0x3f	; 63
 926:	0f 92       	push	r0
 928:	11 24       	eor	r1, r1
 92a:	2f 93       	push	r18
 92c:	3f 93       	push	r19
 92e:	4f 93       	push	r20
 930:	5f 93       	push	r21
 932:	6f 93       	push	r22
 934:	7f 93       	push	r23
 936:	8f 93       	push	r24
 938:	9f 93       	push	r25
 93a:	af 93       	push	r26
 93c:	bf 93       	push	r27
 93e:	ef 93       	push	r30
 940:	ff 93       	push	r31
    if (Master_Slave_Identifier == SPI_MASTER)
 942:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <Master_Slave_Identifier>
 946:	81 11       	cpse	r24, r1
 948:	83 c0       	rjmp	.+262    	; 0xa50 <__vector_14+0x130>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
 94a:	8d b5       	in	r24, 0x2d	; 45
		
		// Once a transmit has been completed
		if (In_Tx)
 94c:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <In_Tx>
 950:	88 23       	and	r24, r24
 952:	99 f0       	breq	.+38     	; 0x97a <__vector_14+0x5a>
		{
            // If more bytes left to transmit post transmission event
			if (TX_Index <= Expected_TX_Length)
 954:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <TX_Index>
 958:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <Expected_TX_Length>
 95c:	89 17       	cp	r24, r25
 95e:	58 f0       	brcs	.+22     	; 0x976 <__vector_14+0x56>
			{
				Post_Event(EVT_SPI_SEND_BYTE);
 960:	60 e0       	ldi	r22, 0x00	; 0
 962:	71 e0       	ldi	r23, 0x01	; 1
 964:	80 e0       	ldi	r24, 0x00	; 0
 966:	90 e0       	ldi	r25, 0x00	; 0
 968:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Post_Event>
			{
				In_Tx = false;
			}
		}
		
		if (!In_Tx)
 96c:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <In_Tx>
 970:	81 11       	cpse	r24, r1
 972:	6e c0       	rjmp	.+220    	; 0xa50 <__vector_14+0x130>
 974:	02 c0       	rjmp	.+4      	; 0x97a <__vector_14+0x5a>
			{
				Post_Event(EVT_SPI_SEND_BYTE);
			}
			else
			{
				In_Tx = false;
 976:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <In_Tx>
			}
		}
		
		if (!In_Tx)
		{
			*(Receive_List[Buffer_Index][RX_Index]) = SPDR;
 97a:	40 91 37 01 	lds	r20, 0x0137	; 0x800137 <Buffer_Index>
 97e:	24 2f       	mov	r18, r20
 980:	30 e0       	ldi	r19, 0x00	; 0
 982:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <RX_Index>
 986:	f9 01       	movw	r30, r18
 988:	ee 0f       	add	r30, r30
 98a:	ff 1f       	adc	r31, r31
 98c:	ee 0f       	add	r30, r30
 98e:	ff 1f       	adc	r31, r31
 990:	e8 0f       	add	r30, r24
 992:	f1 1d       	adc	r31, r1
 994:	ee 0f       	add	r30, r30
 996:	ff 1f       	adc	r31, r31
 998:	e8 5c       	subi	r30, 0xC8	; 200
 99a:	fe 4f       	sbci	r31, 0xFE	; 254
 99c:	01 90       	ld	r0, Z+
 99e:	f0 81       	ld	r31, Z
 9a0:	e0 2d       	mov	r30, r0
 9a2:	9e b5       	in	r25, 0x2e	; 46
 9a4:	90 83       	st	Z, r25
			RX_Index++;
 9a6:	8f 5f       	subi	r24, 0xFF	; 255
 9a8:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <RX_Index>
			
			if (RX_Index < Expected_RX_Length)
 9ac:	90 91 32 01 	lds	r25, 0x0132	; 0x800132 <Expected_RX_Length>
 9b0:	89 17       	cp	r24, r25
 9b2:	38 f4       	brcc	.+14     	; 0x9c2 <__vector_14+0xa2>
			{
				Post_Event(EVT_SPI_RECV_BYTE);
 9b4:	60 e0       	ldi	r22, 0x00	; 0
 9b6:	72 e0       	ldi	r23, 0x02	; 2
 9b8:	80 e0       	ldi	r24, 0x00	; 0
 9ba:	90 e0       	ldi	r25, 0x00	; 0
 9bc:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Post_Event>
 9c0:	47 c0       	rjmp	.+142    	; 0xa50 <__vector_14+0x130>
			}
			else if (RX_Index == Expected_RX_Length)
 9c2:	89 13       	cpse	r24, r25
 9c4:	45 c0       	rjmp	.+138    	; 0xa50 <__vector_14+0x130>
static void Update_Buffer_Index(void)
{
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
 9c6:	f9 01       	movw	r30, r18
 9c8:	ee 0f       	add	r30, r30
 9ca:	ff 1f       	adc	r31, r31
 9cc:	e2 0f       	add	r30, r18
 9ce:	f3 1f       	adc	r31, r19
 9d0:	ee 0f       	add	r30, r30
 9d2:	ff 1f       	adc	r31, r31
 9d4:	e8 57       	subi	r30, 0x78	; 120
 9d6:	fe 4f       	sbci	r31, 0xFE	; 254
 9d8:	8f ef       	ldi	r24, 0xFF	; 255
 9da:	80 83       	st	Z, r24
 9dc:	81 83       	std	Z+1, r24	; 0x01
 9de:	82 83       	std	Z+2, r24	; 0x02
 9e0:	83 83       	std	Z+3, r24	; 0x03
 9e2:	84 83       	std	Z+4, r24	; 0x04
 9e4:	85 83       	std	Z+5, r24	; 0x05
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    {
        Receive_List[Buffer_Index][i] = NULL;
 9e6:	22 0f       	add	r18, r18
 9e8:	33 1f       	adc	r19, r19
 9ea:	22 0f       	add	r18, r18
 9ec:	33 1f       	adc	r19, r19
 9ee:	22 0f       	add	r18, r18
 9f0:	33 1f       	adc	r19, r19
 9f2:	f9 01       	movw	r30, r18
 9f4:	e8 5c       	subi	r30, 0xC8	; 200
 9f6:	fe 4f       	sbci	r31, 0xFE	; 254
 9f8:	11 82       	std	Z+1, r1	; 0x01
 9fa:	10 82       	st	Z, r1
 9fc:	13 82       	std	Z+3, r1	; 0x03
 9fe:	12 82       	std	Z+2, r1	; 0x02
 a00:	15 82       	std	Z+5, r1	; 0x05
 a02:	14 82       	std	Z+4, r1	; 0x04
 a04:	17 82       	std	Z+7, r1	; 0x07
 a06:	16 82       	std	Z+6, r1	; 0x06
    }
    // If at end of buffer
    if (Buffer_Index == COMMAND_BUFFER_SIZE - 1)
 a08:	49 30       	cpi	r20, 0x09	; 9
 a0a:	19 f4       	brne	.+6      	; 0xa12 <__vector_14+0xf2>
    {
        Buffer_Index = 0;
 a0c:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <Buffer_Index>
 a10:	03 c0       	rjmp	.+6      	; 0xa18 <__vector_14+0xf8>
    }
    else
    {
        Buffer_Index++;
 a12:	4f 5f       	subi	r20, 0xFF	; 255
 a14:	40 93 37 01 	sts	0x0137, r20	; 0x800137 <Buffer_Index>
    }
    // If buffer has pending transmits
    if (Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF)
 a18:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <Buffer_Index>
 a1c:	82 2f       	mov	r24, r18
 a1e:	90 e0       	ldi	r25, 0x00	; 0
 a20:	82 0f       	add	r24, r18
 a22:	91 1d       	adc	r25, r1
 a24:	82 0f       	add	r24, r18
 a26:	91 1d       	adc	r25, r1
 a28:	88 0f       	add	r24, r24
 a2a:	99 1f       	adc	r25, r25
 a2c:	fc 01       	movw	r30, r24
 a2e:	e8 57       	subi	r30, 0x78	; 120
 a30:	fe 4f       	sbci	r31, 0xFE	; 254
 a32:	80 81       	ld	r24, Z
 a34:	8f 3f       	cpi	r24, 0xFF	; 255
 a36:	31 f0       	breq	.+12     	; 0xa44 <__vector_14+0x124>
    {
        Post_Event(EVT_SPI_START);
 a38:	60 e8       	ldi	r22, 0x80	; 128
 a3a:	70 e0       	ldi	r23, 0x00	; 0
 a3c:	80 e0       	ldi	r24, 0x00	; 0
 a3e:	90 e0       	ldi	r25, 0x00	; 0
 a40:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Post_Event>
				Post_Event(EVT_SPI_RECV_BYTE);
			}
			else if (RX_Index == Expected_RX_Length)
			{
                Update_Buffer_Index();
				Post_Event(EVT_SPI_END);
 a44:	60 e0       	ldi	r22, 0x00	; 0
 a46:	74 e0       	ldi	r23, 0x04	; 4
 a48:	80 e0       	ldi	r24, 0x00	; 0
 a4a:	90 e0       	ldi	r25, 0x00	; 0
 a4c:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Post_Event>
    }
	else
	{
		// Not configured to be slave
	}
}
 a50:	ff 91       	pop	r31
 a52:	ef 91       	pop	r30
 a54:	bf 91       	pop	r27
 a56:	af 91       	pop	r26
 a58:	9f 91       	pop	r25
 a5a:	8f 91       	pop	r24
 a5c:	7f 91       	pop	r23
 a5e:	6f 91       	pop	r22
 a60:	5f 91       	pop	r21
 a62:	4f 91       	pop	r20
 a64:	3f 91       	pop	r19
 a66:	2f 91       	pop	r18
 a68:	0f 90       	pop	r0
 a6a:	0f be       	out	0x3f, r0	; 63
 a6c:	0f 90       	pop	r0
 a6e:	1f 90       	pop	r1
 a70:	18 95       	reti

00000a72 <Init_SPI_Service>:
                SPI_Transmit();
            }
            if (EVT_SPI_END == event_mask)
            {
                SPI_End_Command();
                Current_State = NORMAL_STATE;
 a72:	10 92 c5 01 	sts	0x01C5, r1	; 0x8001c5 <Current_State>
 a76:	08 95       	ret

00000a78 <Query_SPI_State>:
****************************************************************************/

SPI_State_t Query_SPI_State(void)
{
    return Current_State;
}
 a78:	80 91 c5 01 	lds	r24, 0x01C5	; 0x8001c5 <Current_State>
 a7c:	08 95       	ret

00000a7e <Init_Timer_Module>:

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 a7e:	e6 ec       	ldi	r30, 0xC6	; 198
 a80:	f1 e0       	ldi	r31, 0x01	; 1
 a82:	aa ec       	ldi	r26, 0xCA	; 202
 a84:	b1 e0       	ldi	r27, 0x01	; 1
 a86:	8e e2       	ldi	r24, 0x2E	; 46
 a88:	92 e0       	ldi	r25, 0x02	; 2
 a8a:	11 82       	std	Z+1, r1	; 0x01
 a8c:	10 82       	st	Z, r1
 a8e:	13 82       	std	Z+3, r1	; 0x03
 a90:	12 82       	std	Z+2, r1	; 0x02
 a92:	1c 92       	st	X, r1
 a94:	15 82       	std	Z+5, r1	; 0x05
 a96:	16 82       	std	Z+6, r1	; 0x06
 a98:	17 82       	std	Z+7, r1	; 0x07
 a9a:	10 86       	std	Z+8, r1	; 0x08
 a9c:	11 86       	std	Z+9, r1	; 0x09
 a9e:	12 86       	std	Z+10, r1	; 0x0a
 aa0:	13 86       	std	Z+11, r1	; 0x0b
 aa2:	14 86       	std	Z+12, r1	; 0x0c
 aa4:	3d 96       	adiw	r30, 0x0d	; 13
 aa6:	1d 96       	adiw	r26, 0x0d	; 13
 aa8:	e8 17       	cp	r30, r24
 aaa:	f9 07       	cpc	r31, r25
 aac:	71 f7       	brne	.-36     	; 0xa8a <Init_Timer_Module+0xc>
 aae:	15 bc       	out	0x25, r1	; 37
 ab0:	16 bc       	out	0x26, r1	; 38
 ab2:	18 bc       	out	0x28, r1	; 40
 ab4:	88 b5       	in	r24, 0x28	; 40
 ab6:	8c 59       	subi	r24, 0x9C	; 156
 ab8:	88 bd       	out	0x28, r24	; 40
 aba:	82 e0       	ldi	r24, 0x02	; 2
 abc:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 ac0:	86 bd       	out	0x26, r24	; 38
 ac2:	08 95       	ret

00000ac4 <Register_Timer>:
 ac4:	cf 93       	push	r28
 ac6:	df 93       	push	r29
 ac8:	c0 91 c6 01 	lds	r28, 0x01C6	; 0x8001c6 <Timers>
 acc:	d0 91 c7 01 	lds	r29, 0x01C7	; 0x8001c7 <Timers+0x1>
 ad0:	c8 17       	cp	r28, r24
 ad2:	d9 07       	cpc	r29, r25
 ad4:	09 f4       	brne	.+2      	; 0xad8 <Register_Timer+0x14>
 ad6:	40 c0       	rjmp	.+128    	; 0xb58 <Register_Timer+0x94>
 ad8:	a6 ec       	ldi	r26, 0xC6	; 198
 ada:	b1 e0       	ldi	r27, 0x01	; 1
 adc:	41 e2       	ldi	r20, 0x21	; 33
 ade:	52 e0       	ldi	r21, 0x02	; 2
 ae0:	fd 01       	movw	r30, r26
 ae2:	25 85       	ldd	r18, Z+13	; 0x0d
 ae4:	36 85       	ldd	r19, Z+14	; 0x0e
 ae6:	28 17       	cp	r18, r24
 ae8:	39 07       	cpc	r19, r25
 aea:	b1 f1       	breq	.+108    	; 0xb58 <Register_Timer+0x94>
 aec:	3d 96       	adiw	r30, 0x0d	; 13
 aee:	e4 17       	cp	r30, r20
 af0:	f5 07       	cpc	r31, r21
 af2:	b9 f7       	brne	.-18     	; 0xae2 <Register_Timer+0x1e>
 af4:	2c c0       	rjmp	.+88     	; 0xb4e <Register_Timer+0x8a>
 af6:	1d 96       	adiw	r26, 0x0d	; 13
 af8:	4d 91       	ld	r20, X+
 afa:	5c 91       	ld	r21, X
 afc:	1e 97       	sbiw	r26, 0x0e	; 14
 afe:	45 2b       	or	r20, r21
 b00:	f9 f4       	brne	.+62     	; 0xb40 <Register_Timer+0x7c>
 b02:	02 c0       	rjmp	.+4      	; 0xb08 <Register_Timer+0x44>
 b04:	20 e0       	ldi	r18, 0x00	; 0
 b06:	30 e0       	ldi	r19, 0x00	; 0
 b08:	f9 01       	movw	r30, r18
 b0a:	ee 0f       	add	r30, r30
 b0c:	ff 1f       	adc	r31, r31
 b0e:	e2 0f       	add	r30, r18
 b10:	f3 1f       	adc	r31, r19
 b12:	ee 0f       	add	r30, r30
 b14:	ff 1f       	adc	r31, r31
 b16:	ee 0f       	add	r30, r30
 b18:	ff 1f       	adc	r31, r31
 b1a:	2e 0f       	add	r18, r30
 b1c:	3f 1f       	adc	r19, r31
 b1e:	f9 01       	movw	r30, r18
 b20:	ea 53       	subi	r30, 0x3A	; 58
 b22:	fe 4f       	sbci	r31, 0xFE	; 254
 b24:	91 83       	std	Z+1, r25	; 0x01
 b26:	80 83       	st	Z, r24
 b28:	73 83       	std	Z+3, r23	; 0x03
 b2a:	62 83       	std	Z+2, r22	; 0x02
 b2c:	14 82       	std	Z+4, r1	; 0x04
 b2e:	15 82       	std	Z+5, r1	; 0x05
 b30:	16 82       	std	Z+6, r1	; 0x06
 b32:	17 82       	std	Z+7, r1	; 0x07
 b34:	10 86       	std	Z+8, r1	; 0x08
 b36:	11 86       	std	Z+9, r1	; 0x09
 b38:	12 86       	std	Z+10, r1	; 0x0a
 b3a:	13 86       	std	Z+11, r1	; 0x0b
 b3c:	14 86       	std	Z+12, r1	; 0x0c
 b3e:	0c c0       	rjmp	.+24     	; 0xb58 <Register_Timer+0x94>
 b40:	2f 5f       	subi	r18, 0xFF	; 255
 b42:	3f 4f       	sbci	r19, 0xFF	; 255
 b44:	1d 96       	adiw	r26, 0x0d	; 13
 b46:	28 30       	cpi	r18, 0x08	; 8
 b48:	31 05       	cpc	r19, r1
 b4a:	a9 f6       	brne	.-86     	; 0xaf6 <Register_Timer+0x32>
 b4c:	05 c0       	rjmp	.+10     	; 0xb58 <Register_Timer+0x94>
 b4e:	cd 2b       	or	r28, r29
 b50:	c9 f2       	breq	.-78     	; 0xb04 <Register_Timer+0x40>
 b52:	21 e0       	ldi	r18, 0x01	; 1
 b54:	30 e0       	ldi	r19, 0x00	; 0
 b56:	cf cf       	rjmp	.-98     	; 0xaf6 <Register_Timer+0x32>
 b58:	df 91       	pop	r29
 b5a:	cf 91       	pop	r28
 b5c:	08 95       	ret

00000b5e <Start_Timer>:
 b5e:	cf 92       	push	r12
 b60:	df 92       	push	r13
 b62:	ef 92       	push	r14
 b64:	ff 92       	push	r15
 b66:	20 91 c6 01 	lds	r18, 0x01C6	; 0x8001c6 <Timers>
 b6a:	30 91 c7 01 	lds	r19, 0x01C7	; 0x8001c7 <Timers+0x1>
 b6e:	28 17       	cp	r18, r24
 b70:	39 07       	cpc	r19, r25
 b72:	51 f0       	breq	.+20     	; 0xb88 <Start_Timer+0x2a>
 b74:	e6 ec       	ldi	r30, 0xC6	; 198
 b76:	f1 e0       	ldi	r31, 0x01	; 1
 b78:	21 e0       	ldi	r18, 0x01	; 1
 b7a:	30 e0       	ldi	r19, 0x00	; 0
 b7c:	a5 85       	ldd	r26, Z+13	; 0x0d
 b7e:	b6 85       	ldd	r27, Z+14	; 0x0e
 b80:	a8 17       	cp	r26, r24
 b82:	b9 07       	cpc	r27, r25
 b84:	81 f5       	brne	.+96     	; 0xbe6 <Start_Timer+0x88>
 b86:	02 c0       	rjmp	.+4      	; 0xb8c <Start_Timer+0x2e>
 b88:	20 e0       	ldi	r18, 0x00	; 0
 b8a:	30 e0       	ldi	r19, 0x00	; 0
 b8c:	f9 01       	movw	r30, r18
 b8e:	ee 0f       	add	r30, r30
 b90:	ff 1f       	adc	r31, r31
 b92:	e2 0f       	add	r30, r18
 b94:	f3 1f       	adc	r31, r19
 b96:	ee 0f       	add	r30, r30
 b98:	ff 1f       	adc	r31, r31
 b9a:	ee 0f       	add	r30, r30
 b9c:	ff 1f       	adc	r31, r31
 b9e:	2e 0f       	add	r18, r30
 ba0:	3f 1f       	adc	r19, r31
 ba2:	f9 01       	movw	r30, r18
 ba4:	ea 53       	subi	r30, 0x3A	; 58
 ba6:	fe 4f       	sbci	r31, 0xFE	; 254
 ba8:	81 e0       	ldi	r24, 0x01	; 1
 baa:	84 83       	std	Z+4, r24	; 0x04
 bac:	15 82       	std	Z+5, r1	; 0x05
 bae:	16 82       	std	Z+6, r1	; 0x06
 bb0:	17 82       	std	Z+7, r1	; 0x07
 bb2:	10 86       	std	Z+8, r1	; 0x08
 bb4:	6a 01       	movw	r12, r20
 bb6:	7b 01       	movw	r14, r22
 bb8:	cc 0c       	add	r12, r12
 bba:	dd 1c       	adc	r13, r13
 bbc:	ee 1c       	adc	r14, r14
 bbe:	ff 1c       	adc	r15, r15
 bc0:	b7 01       	movw	r22, r14
 bc2:	a6 01       	movw	r20, r12
 bc4:	44 0f       	add	r20, r20
 bc6:	55 1f       	adc	r21, r21
 bc8:	66 1f       	adc	r22, r22
 bca:	77 1f       	adc	r23, r23
 bcc:	44 0f       	add	r20, r20
 bce:	55 1f       	adc	r21, r21
 bd0:	66 1f       	adc	r22, r22
 bd2:	77 1f       	adc	r23, r23
 bd4:	c4 0e       	add	r12, r20
 bd6:	d5 1e       	adc	r13, r21
 bd8:	e6 1e       	adc	r14, r22
 bda:	f7 1e       	adc	r15, r23
 bdc:	c1 86       	std	Z+9, r12	; 0x09
 bde:	d2 86       	std	Z+10, r13	; 0x0a
 be0:	e3 86       	std	Z+11, r14	; 0x0b
 be2:	f4 86       	std	Z+12, r15	; 0x0c
 be4:	06 c0       	rjmp	.+12     	; 0xbf2 <Start_Timer+0x94>
 be6:	2f 5f       	subi	r18, 0xFF	; 255
 be8:	3f 4f       	sbci	r19, 0xFF	; 255
 bea:	3d 96       	adiw	r30, 0x0d	; 13
 bec:	28 30       	cpi	r18, 0x08	; 8
 bee:	31 05       	cpc	r19, r1
 bf0:	29 f6       	brne	.-118    	; 0xb7c <Start_Timer+0x1e>
 bf2:	ff 90       	pop	r15
 bf4:	ef 90       	pop	r14
 bf6:	df 90       	pop	r13
 bf8:	cf 90       	pop	r12
 bfa:	08 95       	ret

00000bfc <Start_Short_Timer>:
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (p_this_timer == Timers[i].p_timer_id)
 bfc:	20 91 c6 01 	lds	r18, 0x01C6	; 0x8001c6 <Timers>
 c00:	30 91 c7 01 	lds	r19, 0x01C7	; 0x8001c7 <Timers+0x1>
 c04:	28 17       	cp	r18, r24
 c06:	39 07       	cpc	r19, r25
 c08:	51 f0       	breq	.+20     	; 0xc1e <Start_Short_Timer+0x22>
 c0a:	e6 ec       	ldi	r30, 0xC6	; 198
 c0c:	f1 e0       	ldi	r31, 0x01	; 1

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 c0e:	21 e0       	ldi	r18, 0x01	; 1
 c10:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
 c12:	a5 85       	ldd	r26, Z+13	; 0x0d
 c14:	b6 85       	ldd	r27, Z+14	; 0x0e
 c16:	a8 17       	cp	r26, r24
 c18:	b9 07       	cpc	r27, r25
 c1a:	e1 f4       	brne	.+56     	; 0xc54 <Start_Short_Timer+0x58>
 c1c:	02 c0       	rjmp	.+4      	; 0xc22 <Start_Short_Timer+0x26>

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 c1e:	20 e0       	ldi	r18, 0x00	; 0
 c20:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
        {
            Timers[i].timer_running_flag = true;
 c22:	f9 01       	movw	r30, r18
 c24:	ee 0f       	add	r30, r30
 c26:	ff 1f       	adc	r31, r31
 c28:	e2 0f       	add	r30, r18
 c2a:	f3 1f       	adc	r31, r19
 c2c:	ee 0f       	add	r30, r30
 c2e:	ff 1f       	adc	r31, r31
 c30:	ee 0f       	add	r30, r30
 c32:	ff 1f       	adc	r31, r31
 c34:	2e 0f       	add	r18, r30
 c36:	3f 1f       	adc	r19, r31
 c38:	f9 01       	movw	r30, r18
 c3a:	ea 53       	subi	r30, 0x3A	; 58
 c3c:	fe 4f       	sbci	r31, 0xFE	; 254
 c3e:	81 e0       	ldi	r24, 0x01	; 1
 c40:	84 83       	std	Z+4, r24	; 0x04
            Timers[i].ticks_since_start = 0;
 c42:	15 82       	std	Z+5, r1	; 0x05
 c44:	16 82       	std	Z+6, r1	; 0x06
 c46:	17 82       	std	Z+7, r1	; 0x07
 c48:	10 86       	std	Z+8, r1	; 0x08
            Timers[i].ticks_remaining = time_in_ms_div_ten;
 c4a:	41 87       	std	Z+9, r20	; 0x09
 c4c:	52 87       	std	Z+10, r21	; 0x0a
 c4e:	63 87       	std	Z+11, r22	; 0x0b
 c50:	74 87       	std	Z+12, r23	; 0x0c
            break;
 c52:	08 95       	ret

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 c54:	2f 5f       	subi	r18, 0xFF	; 255
 c56:	3f 4f       	sbci	r19, 0xFF	; 255
 c58:	3d 96       	adiw	r30, 0x0d	; 13
 c5a:	28 30       	cpi	r18, 0x08	; 8
 c5c:	31 05       	cpc	r19, r1
 c5e:	c9 f6       	brne	.-78     	; 0xc12 <Start_Short_Timer+0x16>
 c60:	08 95       	ret

00000c62 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 c62:	1f 92       	push	r1
 c64:	0f 92       	push	r0
 c66:	0f b6       	in	r0, 0x3f	; 63
 c68:	0f 92       	push	r0
 c6a:	11 24       	eor	r1, r1
 c6c:	ef 92       	push	r14
 c6e:	ff 92       	push	r15
 c70:	0f 93       	push	r16
 c72:	1f 93       	push	r17
 c74:	2f 93       	push	r18
 c76:	3f 93       	push	r19
 c78:	4f 93       	push	r20
 c7a:	5f 93       	push	r21
 c7c:	6f 93       	push	r22
 c7e:	7f 93       	push	r23
 c80:	8f 93       	push	r24
 c82:	9f 93       	push	r25
 c84:	af 93       	push	r26
 c86:	bf 93       	push	r27
 c88:	cf 93       	push	r28
 c8a:	df 93       	push	r29
 c8c:	ef 93       	push	r30
 c8e:	ff 93       	push	r31
    // No need to clear interrupt b/c it is cleared in HW (p. 104)

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
 c90:	88 b5       	in	r24, 0x28	; 40
 c92:	8c 59       	subi	r24, 0x9C	; 156
 c94:	88 bd       	out	0x28, r24	; 40
 c96:	0a ec       	ldi	r16, 0xCA	; 202
 c98:	11 e0       	ldi	r17, 0x01	; 1
 c9a:	c6 ec       	ldi	r28, 0xC6	; 198
 c9c:	d1 e0       	ldi	r29, 0x01	; 1
 c9e:	0f 2e       	mov	r0, r31
 ca0:	fe e2       	ldi	r31, 0x2E	; 46
 ca2:	ef 2e       	mov	r14, r31
 ca4:	f2 e0       	ldi	r31, 0x02	; 2
 ca6:	ff 2e       	mov	r15, r31
 ca8:	f0 2d       	mov	r31, r0
 caa:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
 cac:	80 81       	ld	r24, Z
 cae:	88 23       	and	r24, r24
 cb0:	b9 f1       	breq	.+110    	; 0xd20 <__vector_10+0xbe>
 cb2:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
 cb4:	89 85       	ldd	r24, Y+9	; 0x09
 cb6:	9a 85       	ldd	r25, Y+10	; 0x0a
 cb8:	ab 85       	ldd	r26, Y+11	; 0x0b
 cba:	bc 85       	ldd	r27, Y+12	; 0x0c
 cbc:	00 97       	sbiw	r24, 0x00	; 0
 cbe:	a1 05       	cpc	r26, r1
 cc0:	b1 05       	cpc	r27, r1
 cc2:	b9 f0       	breq	.+46     	; 0xcf2 <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
 cc4:	4d 81       	ldd	r20, Y+5	; 0x05
 cc6:	5e 81       	ldd	r21, Y+6	; 0x06
 cc8:	6f 81       	ldd	r22, Y+7	; 0x07
 cca:	78 85       	ldd	r23, Y+8	; 0x08
 ccc:	4f 5f       	subi	r20, 0xFF	; 255
 cce:	5f 4f       	sbci	r21, 0xFF	; 255
 cd0:	6f 4f       	sbci	r22, 0xFF	; 255
 cd2:	7f 4f       	sbci	r23, 0xFF	; 255
 cd4:	4d 83       	std	Y+5, r20	; 0x05
 cd6:	5e 83       	std	Y+6, r21	; 0x06
 cd8:	6f 83       	std	Y+7, r22	; 0x07
 cda:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
 cdc:	01 97       	sbiw	r24, 0x01	; 1
 cde:	a1 09       	sbc	r26, r1
 ce0:	b1 09       	sbc	r27, r1
 ce2:	89 87       	std	Y+9, r24	; 0x09
 ce4:	9a 87       	std	Y+10, r25	; 0x0a
 ce6:	ab 87       	std	Y+11, r26	; 0x0b
 ce8:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
 cea:	89 2b       	or	r24, r25
 cec:	8a 2b       	or	r24, r26
 cee:	8b 2b       	or	r24, r27
 cf0:	b9 f4       	brne	.+46     	; 0xd20 <__vector_10+0xbe>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
 cf2:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
 cf4:	d9 01       	movw	r26, r18
 cf6:	12 96       	adiw	r26, 0x02	; 2
 cf8:	8d 91       	ld	r24, X+
 cfa:	9c 91       	ld	r25, X
 cfc:	13 97       	sbiw	r26, 0x03	; 3
 cfe:	89 2b       	or	r24, r25
 d00:	79 f0       	breq	.+30     	; 0xd20 <__vector_10+0xbe>
                    // *Note: this will cause time to stretch, but not by much
                    //  It is possible to account for time warp, by dynamically changing
                    //      the OC_TO_REG_VALUE
                    // @TODO: Implement time stretch factoring by counting number of ticks we've
                    //          missed while in this ISR.
                    OCR0A = TCNT0 + OC_T0_REG_VALUE;
 d02:	87 b5       	in	r24, 0x27	; 39
 d04:	8c 59       	subi	r24, 0x9C	; 156
 d06:	88 bd       	out	0x28, r24	; 40
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 d08:	ed 91       	ld	r30, X+
 d0a:	fc 91       	ld	r31, X
 d0c:	11 97       	sbiw	r26, 0x01	; 1
 d0e:	60 81       	ld	r22, Z
 d10:	71 81       	ldd	r23, Z+1	; 0x01
 d12:	82 81       	ldd	r24, Z+2	; 0x02
 d14:	93 81       	ldd	r25, Z+3	; 0x03
 d16:	12 96       	adiw	r26, 0x02	; 2
 d18:	ed 91       	ld	r30, X+
 d1a:	fc 91       	ld	r31, X
 d1c:	13 97       	sbiw	r26, 0x03	; 3
 d1e:	09 95       	icall
 d20:	03 5f       	subi	r16, 0xF3	; 243
 d22:	1f 4f       	sbci	r17, 0xFF	; 255
 d24:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
 d26:	ce 15       	cp	r28, r14
 d28:	df 05       	cpc	r29, r15
 d2a:	09 f0       	breq	.+2      	; 0xd2e <__vector_10+0xcc>
 d2c:	be cf       	rjmp	.-132    	; 0xcaa <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
 d2e:	ff 91       	pop	r31
 d30:	ef 91       	pop	r30
 d32:	df 91       	pop	r29
 d34:	cf 91       	pop	r28
 d36:	bf 91       	pop	r27
 d38:	af 91       	pop	r26
 d3a:	9f 91       	pop	r25
 d3c:	8f 91       	pop	r24
 d3e:	7f 91       	pop	r23
 d40:	6f 91       	pop	r22
 d42:	5f 91       	pop	r21
 d44:	4f 91       	pop	r20
 d46:	3f 91       	pop	r19
 d48:	2f 91       	pop	r18
 d4a:	1f 91       	pop	r17
 d4c:	0f 91       	pop	r16
 d4e:	ff 90       	pop	r15
 d50:	ef 90       	pop	r14
 d52:	0f 90       	pop	r0
 d54:	0f be       	out	0x3f, r0	; 63
 d56:	0f 90       	pop	r0
 d58:	1f 90       	pop	r1
 d5a:	18 95       	reti

00000d5c <_exit>:
 d5c:	f8 94       	cli

00000d5e <__stop_program>:
 d5e:	ff cf       	rjmp	.-2      	; 0xd5e <__stop_program>
