

================================================================
== Vivado HLS Report for 'digitrec_kernel'
================================================================
* Date:           Sun Oct 28 00:32:21 2018

* Version:        2017.4.op (Build 2193837 on Tue Apr 10 18:25:10 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns):
    * Summary:
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.92|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles):
    * Summary:
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5906|  5906|  5906|  5906|   none  |
    +------+------+------+------+---------+

    + Detail:
        * Instance:
        +--------------------------------------+--------------------------+------+------+------+------+---------+
        |                                      |                          |   Latency   |   Interval  | Pipeline|
        |               Instance               |          Module          |  min |  max |  min |  max |   Type  |
        +--------------------------------------+--------------------------+------+------+------+------+---------+
        |grp_digitrec_kernel_L_1_para_fu_1220  |digitrec_kernel_L_1_para  |  3608|  3608|  3608|  3608|   none  |
        |grp_merlin_memcpy_0_0_fu_1267         |merlin_memcpy_0_0         |    36|    36|    36|    36|   none  |
        +--------------------------------------+--------------------------+------+------+------+------+---------+
        * Loop:
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2251|  2251|         3|          1|          1|  2250|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary:
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      0|        0|      539|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |       80|     10|     8259|    17424|    -|
|Memory           |      160|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|     1382|    -|
|Register         |        -|      -|     1213|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |      240|     10|     9472|    19345|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        5|   ~0  |    ~0   |        1|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail:
    * Instance:
    +--------------------------------------+-------------------------------+---------+-------+------+-------+
    |               Instance               |             Module            | BRAM_18K| DSP48E|  FF  |  LUT  |
    +--------------------------------------+-------------------------------+---------+-------+------+-------+
    |grp_digitrec_kernel_L_1_para_fu_1220  |digitrec_kernel_L_1_para       |       20|     10|  5142|  13381|
    |digitrec_kernel_control_s_axi_U       |digitrec_kernel_control_s_axi  |        0|      0|   246|    424|
    |digitrec_kernel_gmem2_m_axi_U         |digitrec_kernel_gmem2_m_axi    |       30|      0|  1415|   1585|
    |digitrec_kernel_gmem_m_axi_U          |digitrec_kernel_gmem_m_axi     |       30|      0|  1415|   1585|
    |grp_merlin_memcpy_0_0_fu_1267         |merlin_memcpy_0_0              |        0|      0|    41|    449|
   +--------------------------------------+-------------------------------+---------+-------+------+-------+
    |Total                                 |                               |       80|     10|  8259|  17424|
    +--------------------------------------+-------------------------------+---------+-------+------+-------+

    * DSP48:
    N/A

    * Memory:
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |                 Module                 | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |train_images_buf_0_0_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_0_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_0_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_0_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                        |      160|  0|   0| 18000| 2560|    40|      1152000|
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO:
    N/A

    * Expression:
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_21_fu_1364_p2          |     *    |      0|  0|  49|           7|           9|
    |i_fu_1330_p2               |     +    |      0|  0|  19|          12|           1|
    |index1_fu_1340_p2          |     +    |      0|  0|  71|          64|           1|
    |index2_fu_1448_p2          |     +    |      0|  0|  16|           9|           1|
    |index3_fu_1467_p2          |     +    |      0|  0|  71|          64|           1|
    |tmp_22_fu_1500_p2          |     +    |      0|  0|  17|          10|          10|
    |tmp_23_fu_1559_p2          |     +    |      0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   9|           1|           1|
    |ap_ext_blocking_cur_n      |    and   |      0|  0|   9|           1|           1|
    |ap_ext_blocking_n          |    and   |      0|  0|   9|           1|           1|
    |ap_int_blocking_n          |    and   |      0|  0|   9|           1|           2|
    |ap_str_blocking_n          |    and   |      0|  0|   9|           1|           2|
    |exitcond_i_fu_1324_p2      |   icmp   |      0|  0|  13|          12|          12|
    |tmp_8_fu_1346_p2           |   icmp   |      0|  0|  29|          64|           6|
    |tmp_9_fu_1461_p2           |   icmp   |      0|  0|  13|           9|           3|
    |newIndex1_fu_1549_p2       |    or    |      0|  0|  15|           8|           1|
    |index2_2_i_fu_1481_p3      |  select  |      0|  0|   9|           1|           1|
    |index3_1_fu_1473_p3        |  select  |      0|  0|  64|           1|          64|
    |p_i_fu_1352_p3             |  select  |      0|  0|  64|           1|           1|
    |p_index2_0_i_fu_1454_p3    |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0              |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   9|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 539|         281|         140|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer:
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_index2_0_i_phi_fu_1201_p4  |   9|          2|    9|         18|
    |ap_phi_mux_index3_0_i_phi_fu_1189_p4  |   9|          2|   64|        128|
    |ap_sig_ioackin_gmem_ARREADY           |   9|          2|    1|          2|
    |gmem2_AWVALID                         |   9|          2|    1|          2|
    |gmem2_BREADY                          |   9|          2|    1|          2|
    |gmem2_WVALID                          |   9|          2|    1|          2|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |i_0_i_reg_1174                        |   9|          2|   12|         24|
    |index1_1_i_reg_1209                   |   9|          2|   64|        128|
    |index2_0_i_reg_1197                   |   9|          2|    9|         18|
    |index3_0_i_reg_1185                   |   9|          2|   64|        128|
    |train_images_buf_0_0_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_0_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_0_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_0_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_0_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_0_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_0_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_0_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_1_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_1_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_1_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_1_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_1_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_1_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_1_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_1_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_2_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_2_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_2_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_2_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_2_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_2_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_2_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_2_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_3_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_3_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_3_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_3_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_3_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_3_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_3_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_3_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_4_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_4_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_4_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_4_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_4_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_4_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_4_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_4_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_5_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_5_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_5_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_5_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_5_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_5_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_5_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_5_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_6_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_6_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_6_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_6_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_6_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_6_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_6_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_6_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_7_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_7_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_7_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_7_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_7_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_7_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_7_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_7_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_8_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_8_0_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_8_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_8_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_8_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_8_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_8_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_8_3_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_9_0_address0       |  15|          3|    9|         27|
    |train_images_buf_0_9_0_ce0            |  15|          3|    1|          3|    
    |train_images_buf_0_9_1_address0       |  15|          3|    9|         27|
    |train_images_buf_0_9_1_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_9_2_address0       |  15|          3|    9|         27|
    |train_images_buf_0_9_2_ce0            |  15|          3|    1|          3|
    |train_images_buf_0_9_3_address0       |  15|          3|    9|         27|
    |train_images_buf_0_9_3_ce0            |  15|          3|    1|          3|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |1382|        281|  631|       1673|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register:
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                               |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                 |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                 |   1|   0|    1|          0|
    |ap_reg_grp_digitrec_kernel_L_1_para_fu_1220_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_merlin_memcpy_0_0_fu_1267_ap_start         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY                           |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_i_reg_1779                  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_169_reg_1788                     |   7|   0|    7|          0|
    |ap_rst_n_inv                                          |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                 |   1|   0|    1|          0|
    |buf_knn_mat_0_0_reg_1935                              |   8|   0|    8|          0|
    |buf_knn_mat_0_1_reg_1940                              |   8|   0|    8|          0|
    |buf_knn_mat_0_2_reg_1945                              |   8|   0|    8|          0|
    |buf_knn_mat_1_0_reg_1950                              |   8|   0|    8|          0|
    |buf_knn_mat_1_1_reg_1955                              |   8|   0|    8|          0|
    |buf_knn_mat_1_2_reg_1960                              |   8|   0|    8|          0|
    |buf_knn_mat_2_0_reg_1965                              |   8|   0|    8|          0|
    |buf_knn_mat_2_1_reg_1970                              |   8|   0|    8|          0|
    |buf_knn_mat_2_2_reg_1975                              |   8|   0|    8|          0|
    |buf_knn_mat_3_0_reg_1980                              |   8|   0|    8|          0|
    |buf_knn_mat_3_1_reg_1985                              |   8|   0|    8|          0|
    |buf_knn_mat_3_2_reg_1990                              |   8|   0|    8|          0|
    |buf_knn_mat_4_0_reg_1995                              |   8|   0|    8|          0|
    |buf_knn_mat_4_1_reg_2000                              |   8|   0|    8|          0|
    |buf_knn_mat_4_2_reg_2005                              |   8|   0|    8|          0|
    |buf_knn_mat_5_0_reg_2010                              |   8|   0|    8|          0|
    |buf_knn_mat_5_1_reg_2015                              |   8|   0|    8|          0|
    |buf_knn_mat_5_2_reg_2020                              |   8|   0|    8|          0|
    |buf_knn_mat_6_0_reg_2025                              |   8|   0|    8|          0|
    |buf_knn_mat_6_1_reg_2030                              |   8|   0|    8|          0|
    |buf_knn_mat_6_2_reg_2035                              |   8|   0|    8|          0|
    |buf_knn_mat_7_0_reg_2040                              |   8|   0|    8|          0|
    |buf_knn_mat_7_1_reg_2045                              |   8|   0|    8|          0|
    |buf_knn_mat_7_2_reg_2050                              |   8|   0|    8|          0|
    |buf_knn_mat_8_0_reg_2055                              |   8|   0|    8|          0|
    |buf_knn_mat_8_1_reg_2060                              |   8|   0|    8|          0|
    |buf_knn_mat_8_2_reg_2065                              |   8|   0|    8|          0|
    |buf_knn_mat_9_0_reg_2070                              |   8|   0|    8|          0|
    |buf_knn_mat_9_1_reg_2075                              |   8|   0|    8|          0|
    |buf_knn_mat_9_2_reg_2080                              |   8|   0|    8|          0|
    |exitcond_i_reg_1779                                   |   1|   0|    1|          0|
    |i_0_i_reg_1174                                        |  12|   0|   12|          0|
    |index1_1_i_reg_1209                                   |  64|   0|   64|          0|
    |index2_0_i_reg_1197                                   |   9|   0|    9|          0|
    |index2_2_i_reg_1930                                   |   9|   0|    9|          0|
    |index3_0_i_reg_1185                                   |  64|   0|   64|          0|
    |index3_1_reg_1925                                     |  64|   0|   64|          0|
    |knn_mat_read_reg_1758                                 |  64|   0|   64|          0|
    |ret_1_1_7_reg_1827                                    |  64|   0|   64|          0|
    |ret_1_2_7_reg_1841                                    |  64|   0|   64|          0|
    |ret_1_3_7_reg_1855                                    |  64|   0|   64|          0|
    |ret_1_4_7_reg_1869                                    |  64|   0|   64|          0|
    |ret_1_5_7_reg_1883                                    |  64|   0|   64|          0|
    |ret_1_6_7_reg_1897                                    |  64|   0|   64|          0|
    |ret_1_7_7_reg_1911                                    |  64|   0|   64|          0|
    |test_image_read_reg_1763                              |  64|   0|   64|          0|
    |tmp_167_reg_1809                                      |  64|   0|   64|          0|
    |tmp_168_reg_1823                                      |   4|   0|    4|          0|
    |tmp_169_reg_1788                                      |   7|   0|    7|          0|
    |tmp_21_reg_1803                                       |  10|   0|   10|          0|
    |tmp_8_reg_1793                                        |   1|   0|    1|          0|
    |train_images_data1_reg_1768                           |  58|   0|   58|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |1213|   0| 1213|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary:
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_start_ext        | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_done_ext         | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_start_str        | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_done_str         | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_start_int        | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_done_int         | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WDATA       | out |  512|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+


