
---------- Begin Simulation Statistics ----------
final_tick                               1558875971500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61265                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704084                       # Number of bytes of host memory used
host_op_rate                                    61429                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25564.29                       # Real time elapsed on the host
host_tick_rate                               60978655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566197367                       # Number of instructions simulated
sim_ops                                    1570401133                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.558876                       # Number of seconds simulated
sim_ticks                                1558875971500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.799107                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              191089990                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222717924                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14767458                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        291294428                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          28896109                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       29490446                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          594337                       # Number of indirect misses.
system.cpu0.branchPred.lookups              375963967                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276739                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100283                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9263995                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025559                       # Number of branches committed
system.cpu0.commit.bw_lim_events             49984608                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      142391605                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408182241                       # Number of instructions committed
system.cpu0.commit.committedOps            1410285825                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2553773274                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552236                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387516                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1915161930     74.99%     74.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    369751374     14.48%     89.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     92430630      3.62%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77725571      3.04%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31940086      1.25%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8913043      0.35%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4768169      0.19%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3097863      0.12%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     49984608      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2553773274                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098078                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363644109                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705032                       # Number of loads committed
system.cpu0.commit.membars                    4203754                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203760      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798537530     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805307     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444477     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410285825                       # Class of committed instruction
system.cpu0.commit.refs                     591249812                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408182241                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410285825                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.204410                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.204410                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            598559362                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5516281                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           188072992                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1572382316                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               870582399                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1089897370                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9279944                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15243778                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9768547                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  375963967                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                279975244                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1689217727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5987341                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1602761198                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          497                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29566968                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.121114                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         874085757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         219986099                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.516318                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2578087622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622502                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871882                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1422530157     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               862130573     33.44%     88.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               182645641      7.08%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                84806425      3.29%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12313776      0.48%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10303970      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1253685      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100137      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3258      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2578087622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      526123826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9397514                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               360084807                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.494183                       # Inst execution rate
system.cpu0.iew.exec_refs                   667663920                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 191853455                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              440655504                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            474910996                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106279                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4843629                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           195118082                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1552612747                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            475810465                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8061201                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1534048444                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1534225                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             28410209                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9279944                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             32701701                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       714565                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33842993                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        35018                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16369                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8456300                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     51205964                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     27573291                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16369                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       551984                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8845530                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                676454135                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1520443291                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.846217                       # average fanout of values written-back
system.cpu0.iew.wb_producers                572427246                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.489800                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1520590717                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1892040877                       # number of integer regfile reads
system.cpu0.int_regfile_writes              982083538                       # number of integer regfile writes
system.cpu0.ipc                              0.453636                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.453636                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205699      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            852712085     55.30%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624674      0.82%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673937      0.24%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           478966270     31.06%     87.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          189926930     12.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1542109646                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5752228                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003730                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1002872     17.43%     17.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 17370      0.30%     17.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1010990     17.58%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3073503     53.43%     88.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               647489     11.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1543656120                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5668461844                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1520443240                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1694955469                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1546302439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1542109646                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310308                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      142326837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           402809                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           527                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32768802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2578087622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.598160                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844240                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1477105728     57.29%     57.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          765182323     29.68%     86.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          269024710     10.44%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43461676      1.69%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14781367      0.57%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3419806      0.13%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3876884      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             873951      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             361177      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2578087622                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.496780                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22062658                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9118898                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           474910996                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          195118082                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1889                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3104211448                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    15066010                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              493204390                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911010997                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16654004                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               881008441                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              40093621                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                78698                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1935454245                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1567529686                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1018139853                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1087812780                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              49628155                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9279944                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            106616755                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               107128789                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1935454201                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        165312                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38653756                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5897                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4056442033                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3129720741                       # The number of ROB writes
system.cpu0.timesIdled                       27211443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1856                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.198526                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25321110                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31184199                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2875942                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33634329                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2203905                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2223647                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19742                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42680436                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148555                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100005                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1951264                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34314686                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6400394                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19565792                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158015126                       # Number of instructions committed
system.cpu1.commit.committedOps             160115308                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    615950299                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.047648                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    552068761     89.63%     89.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32144858      5.22%     94.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12400055      2.01%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5898065      0.96%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3094292      0.50%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2351486      0.38%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1008321      0.16%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       584067      0.09%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6400394      1.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    615950299                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3696124                       # Number of function calls committed.
system.cpu1.commit.int_insts                152808381                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38889109                       # Number of loads committed
system.cpu1.commit.membars                    4200130                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200130      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98346739     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40989114     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15786979      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160115308                       # Class of committed instruction
system.cpu1.commit.refs                      56776105                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158015126                       # Number of Instructions Simulated
system.cpu1.committedOps                    160115308                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.964789                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.964789                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            477918620                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               942867                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23692600                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             187134059                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42493878                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91772724                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1953104                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2367282                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5726574                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42680436                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33773343                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    571332055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               788819                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     194855500                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5755564                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068126                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45655062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27525015                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.311024                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         619864900                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.317741                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.743961                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               489674428     79.00%     79.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                87929703     14.19%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26558324      4.28%     97.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10482098      1.69%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2333788      0.38%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2191371      0.35%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694744      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     201      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     243      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           619864900                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6631780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2029881                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37363515                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.277883                       # Inst execution rate
system.cpu1.iew.exec_refs                    61886058                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18619376                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              378208056                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             44018611                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100677                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1762073                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19207501                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          179629580                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43266682                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1648855                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            174092594                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1150562                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             16500857                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1953104                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             20395405                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       129235                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1689414                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31803                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2469                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         7724                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5129502                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1320505                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2469                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       417262                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1612619                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 95666594                       # num instructions consuming a value
system.cpu1.iew.wb_count                    172588808                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816075                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78071105                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.275482                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172675401                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               219755777                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116506026                       # number of integer regfile writes
system.cpu1.ipc                              0.252220                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252220                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      2.39%      2.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            108102225     61.51%     63.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265420      0.15%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527103      0.30%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            46038825     26.20%     90.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16607634      9.45%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             175741449                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4223221                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024031                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 712466     16.87%     16.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6696      0.16%     17.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 452330     10.71%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2486611     58.88%     86.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               565114     13.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             175764424                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         975852449                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    172588796                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        199145907                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 173328641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                175741449                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300939                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19514271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           281458                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           249                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8427759                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    619864900                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.283516                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.765396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          509832755     82.25%     82.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73002344     11.78%     94.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22727640      3.67%     97.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5701279      0.92%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5656065      0.91%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1123524      0.18%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1036420      0.17%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             559396      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             225477      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      619864900                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.280515                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15265416                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2973575                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            44018611                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19207501                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       626496680                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2491240716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              417772398                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107564049                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15719291                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46375394                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10132959                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               100049                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            233774579                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             184466684                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124696551                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 92428545                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              34974395                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1953104                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61315481                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17132502                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       233774567                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19978                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               628                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31349340                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           628                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   789230771                       # The number of ROB reads
system.cpu1.rob.rob_writes                  363313742                       # The number of ROB writes
system.cpu1.timesIdled                         537537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         29992438                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             31468617                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            67153645                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1097142                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5252276                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     32962812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      65771873                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2918723                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       386328                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77504894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15014709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155010226                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15401037                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29026744                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5087966                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27720989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              370                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3933513                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3933508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29026752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2002                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     98732117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               98732117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2435085952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2435085952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          32962910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                32962910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            32962910                       # Request fanout histogram
system.membus.respLayer1.occupancy       169626758407                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         92911552406                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       941626125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1148475886.234596                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       183500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2706870500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1551342962500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7533009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    247256269                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       247256269                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    247256269                       # number of overall hits
system.cpu0.icache.overall_hits::total      247256269                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32718975                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32718975                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32718975                       # number of overall misses
system.cpu0.icache.overall_misses::total     32718975                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 671702959497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 671702959497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 671702959497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 671702959497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    279975244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    279975244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    279975244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    279975244                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.116864                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.116864                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.116864                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.116864                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20529.462170                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20529.462170                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20529.462170                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20529.462170                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2617                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.462963                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29431709                       # number of writebacks
system.cpu0.icache.writebacks::total         29431709                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3287233                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3287233                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3287233                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3287233                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29431742                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29431742                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29431742                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29431742                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 585972359498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 585972359498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 585972359498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 585972359498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105123                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105123                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105123                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105123                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19909.537108                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19909.537108                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19909.537108                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19909.537108                       # average overall mshr miss latency
system.cpu0.icache.replacements              29431709                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    247256269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      247256269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32718975                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32718975                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 671702959497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 671702959497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    279975244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    279975244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.116864                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.116864                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20529.462170                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20529.462170                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3287233                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3287233                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29431742                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29431742                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 585972359498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 585972359498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105123                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105123                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19909.537108                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19909.537108                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999967                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          276687603                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29431709                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.401004                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999967                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        589382229                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       589382229                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    516361613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       516361613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    516361613                       # number of overall hits
system.cpu0.dcache.overall_hits::total      516361613                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81149224                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81149224                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81149224                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81149224                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2800266440708                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2800266440708                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2800266440708                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2800266440708                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    597510837                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    597510837                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    597510837                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    597510837                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.135812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.135812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.135812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.135812                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34507.618221                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34507.618221                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34507.618221                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34507.618221                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     26559172                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       236620                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1500042                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1744                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    17.705619                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   135.676606                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43964216                       # number of writebacks
system.cpu0.dcache.writebacks::total         43964216                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38100102                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38100102                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38100102                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38100102                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     43049122                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     43049122                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     43049122                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     43049122                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1012428765595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1012428765595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1012428765595                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1012428765595                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072047                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072047                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072047                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072047                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23517.988720                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23517.988720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23517.988720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23517.988720                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43964216                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    382977797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      382977797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     49092425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     49092425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1604200672000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1604200672000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    432070222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    432070222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32677.152779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32677.152779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16933154                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16933154                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     32159271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     32159271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 714676443000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 714676443000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22223.029962                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22223.029962                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133383816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133383816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32056799                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32056799                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1196065768708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1196065768708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440615                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440615                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.193766                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.193766                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37310.829715                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37310.829715                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21166948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21166948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10889851                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10889851                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 297752322595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 297752322595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065823                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065823                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27342.185177                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27342.185177                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1004                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1004                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8754500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8754500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.254693                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.254693                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8719.621514                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8719.621514                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          992                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          992                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       779000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       779000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003044                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003044                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 64916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       744000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       744000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042257                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042257                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4536.585366                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4536.585366                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       580000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       580000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042257                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042257                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3536.585366                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3536.585366                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       916000                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       916000                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92702680500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92702680500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436132                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436132                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101203.799672                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101203.799672                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       916000                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       916000                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91786680500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91786680500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100203.799672                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100203.799672                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999514                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          561517939                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43964831                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.771980                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999514                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1243202749                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1243202749                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26219579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37718437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              650606                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              818958                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65407580                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26219579                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37718437                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             650606                       # number of overall hits
system.l2.overall_hits::.cpu1.data             818958                       # number of overall hits
system.l2.overall_hits::total                65407580                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3212159                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6243979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2603394                       # number of demand (read+write) misses
system.l2.demand_misses::total               12074145                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3212159                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6243979                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14613                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2603394                       # number of overall misses
system.l2.overall_misses::total              12074145                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 260007048998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 614531486325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1368851494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 315743951823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1191651338640                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 260007048998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 614531486325                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1368851494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 315743951823                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1191651338640                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29431738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43962416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          665219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3422352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77481725                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29431738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43962416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         665219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3422352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77481725                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.142030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.021967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.760703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155832                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.142030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.021967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.760703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155832                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80944.638481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98419.851560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93673.543694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121281.662254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98694.469765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80944.638481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98419.851560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93673.543694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121281.662254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98694.469765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3806339                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    118997                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.986848                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20204587                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5087967                       # number of writebacks
system.l2.writebacks::total                   5087967                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         441499                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         245072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              686764                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        441499                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        245072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             686764                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3212033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5802480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2358322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11387381                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3212033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5802480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2358322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     22138683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         33526064                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 227880174000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 522485549268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1219999494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 270693193681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1022278916443                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 227880174000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 522485549268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1219999494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 270693193681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2202951889391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3225230805834                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.131987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.021866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.689094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146969                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.131987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.021866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.689094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.432696                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70945.776086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90045.213300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83871.820019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114782.117828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89772.961530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70945.776086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90045.213300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83871.820019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114782.117828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99506.907859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96200.699427                       # average overall mshr miss latency
system.l2.replacements                       47358594                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14253932                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14253932                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14253932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14253932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     62367195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         62367195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     62367195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     62367195                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     22138683                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       22138683                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2202951889391                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2202951889391                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99506.907859                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99506.907859                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.951807                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.956989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4594.936709                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4764.044944                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1599000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       204000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1803000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.951807                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.956989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20240.506329                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20258.426966                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9152378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           294609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9446987                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2657381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1595826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4253207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 269953444411                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 185648388094                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  455601832505                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11809759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1890435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13700194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.225016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.310449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101586.277772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116333.728172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107119.599988                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       212765                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       113013                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           325778                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2444616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1482813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3927429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 227190227945                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 160098609558                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 387288837503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.207000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.784377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92934.934544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107969.521145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98611.289346                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26219579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        650606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26870185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3212159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3226772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 260007048998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1368851494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 261375900492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29431738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       665219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30096957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.021967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80944.638481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93673.543694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81002.283549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           193                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3212033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3226579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 227880174000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1219999494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 229100173494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.021866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70945.776086                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83871.820019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71004.049023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28566059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       524349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29090408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3586598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1007568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4594166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 344578041914                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 130095563729                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 474673605643                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     32152657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1531917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      33684574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.111549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.657717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96073.784102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129118.395710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103320.952191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       228734                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       132059                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       360793                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3357864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       875509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4233373                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 295295321323                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 110594584123                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 405889905446                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.104435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.571512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.125677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87941.417914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 126320.328087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95878.606833                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          214                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          207                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               421                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1398                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2549                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     23063310                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     17686359                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     40749669                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1612                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1358                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2970                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.867246                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.847570                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.858249                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16497.360515                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15366.080799                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15986.531581                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          308                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          242                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          550                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1090                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          909                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1999                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22384369                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     18672905                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     41057274                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.676179                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.669367                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.673064                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20536.118349                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20542.249725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20538.906453                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999944                       # Cycle average of tags in use
system.l2.tags.total_refs                   174989252                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  47359562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.694909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.380395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.727606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.379414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.089908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.954769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.467851                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.380944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.429185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1280207090                       # Number of tag accesses
system.l2.tags.data_accesses               1280207090                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     205570176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     371789376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        930944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     151155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1380010048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2109456320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    205570176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       930944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     206501120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    325629824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       325629824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3212034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5809209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2361809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21562657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32960255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5087966                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5087966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131870771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        238498369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           597189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96964594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    885259683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1353190606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131870771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       597189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        132467960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      208887577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            208887577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      208887577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131870771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       238498369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          597189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96964594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    885259683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1562078182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4666175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3212034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5341809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2332043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21479264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006311491500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50961484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4401033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32960260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5087966                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32960260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5087966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 580564                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                421791                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1514697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1509126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1507537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1665676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3696653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3523254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1942025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1551324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1563456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1547187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1566012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2024517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2104906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2430433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1510914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2721979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           331738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           399836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277408                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1465771014278                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               161898480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2072890314278                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45268.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64018.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 26724604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2554368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32960260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5087966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7278386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3375967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2208874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1778620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1460990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1412959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1364556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1290245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1173493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1084241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1576664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3928614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1728379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 762669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 657845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 568749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 447671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 243152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  27809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 110553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 215434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 236097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 246708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 252992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 256971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 261175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 266050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 274928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 273076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 276603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 273246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 264002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 260614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 260510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  23749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  16655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  19670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  24770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  30202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  34658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  37033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  38227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  38225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  37982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  37525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  36869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  35343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  34189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  33566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  32981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  34762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7766860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.262463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.104913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.258648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2936656     37.81%     37.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1998950     25.74%     63.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       483299      6.22%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       463482      5.97%     75.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       421646      5.43%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       303627      3.91%     85.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       177045      2.28%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        89165      1.15%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       892990     11.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7766860                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.494220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.412714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    576.280512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       285293    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.330910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           242910     85.14%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5083      1.78%     86.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23621      8.28%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8681      3.04%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3171      1.11%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1143      0.40%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              427      0.15%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              165      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               47      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2072300544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                37156096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               298633344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2109456640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            325629824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1329.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1353.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    208.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1558875937500                       # Total gap between requests
system.mem_ctrls.avgGap                      40971.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    205570176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    341875776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       930944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    149250752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1374672896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    298633344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131870770.836369901896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 219309157.527802705765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 597189.267792880302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95742544.454249411821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 881835964.587513685226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191569662.667034059763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3212034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5809209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2361809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21562662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5087966                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  95899214515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 286488172951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    607022715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 172369632410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1517526271687                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 38493330760946                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29856.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49316.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41731.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72982.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70377.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7565563.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25851905100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13740590655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        110451537420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12704237640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     123055845120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     679455971970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26434923360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       991695011265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.160304                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62316920977                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  52054080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1444504970523                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29603539560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15734639250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        120739484880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11653044480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     123055845120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     684703034580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22016344320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1007505932190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.302817                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50320248039                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  52054080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1456501643461                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15186439140.243902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   73103978336.104385                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        62000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 583275433500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   313587962000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1245288009500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33094893                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33094893                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33094893                       # number of overall hits
system.cpu1.icache.overall_hits::total       33094893                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       678450                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        678450                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       678450                       # number of overall misses
system.cpu1.icache.overall_misses::total       678450                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10704768500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10704768500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10704768500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10704768500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33773343                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33773343                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33773343                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33773343                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020088                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020088                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020088                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020088                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15778.271796                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15778.271796                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15778.271796                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15778.271796                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          181                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       665187                       # number of writebacks
system.cpu1.icache.writebacks::total           665187                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        13231                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        13231                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        13231                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        13231                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       665219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       665219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       665219                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       665219                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9873123000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9873123000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9873123000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9873123000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019697                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019697                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019697                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019697                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14841.913716                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14841.913716                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14841.913716                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14841.913716                       # average overall mshr miss latency
system.cpu1.icache.replacements                665187                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33094893                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33094893                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       678450                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       678450                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10704768500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10704768500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33773343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33773343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15778.271796                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15778.271796                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        13231                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        13231                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       665219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       665219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9873123000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9873123000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019697                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019697                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14841.913716                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14841.913716                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.235174                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           33322876                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           665187                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.095501                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339677000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.235174                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.976099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.976099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68211905                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68211905                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44013656                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44013656                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44013656                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44013656                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12835916                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12835916                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12835916                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12835916                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1314682066424                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1314682066424                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1314682066424                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1314682066424                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56849572                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56849572                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56849572                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56849572                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225787                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225787                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225787                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102422.146298                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102422.146298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102422.146298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102422.146298                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9235338                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       224957                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           146767                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1601                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.925167                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   140.510306                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3423489                       # number of writebacks
system.cpu1.dcache.writebacks::total          3423489                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10189037                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10189037                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10189037                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10189037                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2646879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2646879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2646879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2646879                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 254649290140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 254649290140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 254649290140                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 254649290140                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046559                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046559                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046559                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046559                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96207.378630                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96207.378630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96207.378630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96207.378630                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3423489                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34130331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34130331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6932705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6932705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 672120596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 672120596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41063036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41063036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168831                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96949.256603                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96949.256603                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5400459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5400459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1532246                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1532246                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 139141929500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 139141929500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90809.132150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90809.132150                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9883325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9883325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5903211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5903211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 642561470424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 642561470424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15786536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15786536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.373940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.373940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108849.483853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108849.483853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4788578                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4788578                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1114633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1114633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 115507360640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 115507360640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070607                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070607                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103628.154415                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103628.154415                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6920000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6920000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.302966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.302966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48391.608392                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48391.608392                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       565500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       565500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          455                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243956                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243956                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5094.594595                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5094.594595                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       455500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       455500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.243956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4103.603604                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4103.603604                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777656                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777656                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  78323852500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  78323852500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370311                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370311                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100717.865612                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100717.865612                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777656                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777656                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77546196500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77546196500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370311                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370311                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99717.865612                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99717.865612                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.889621                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48759890                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3424403                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.238946                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339688500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.889621                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121325442                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121325442                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1558875971500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63782292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19341899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     63230669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        42270627                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         38399514                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             370                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            644                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13700997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13700994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30096961                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     33685332                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2970                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88295188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131893629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1995625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10271861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232456303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3767260544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5627304512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     85145984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438133888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9917844928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        85760222                       # Total snoops (count)
system.tol2bus.snoopTraffic                 325730432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        163265434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.114586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              144943770     88.78%     88.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17935336     10.99%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 386328      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          163265434                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155008335086                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65950780568                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44656221237                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5139303034                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         999073504                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1770523633500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1043519                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710140                       # Number of bytes of host memory used
host_op_rate                                  1046452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1562.47                       # Real time elapsed on the host
host_tick_rate                              135457142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630466578                       # Number of instructions simulated
sim_ops                                    1635049210                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.211648                       # Number of seconds simulated
sim_ticks                                211647662000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            80.306218                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5047710                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6285578                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           839517                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7687322                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            396475                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         458175                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           61700                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9551653                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        34544                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        103721                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           583748                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6331616                       # Number of branches committed
system.cpu0.commit.bw_lim_events               684103                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         708647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8229497                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27337720                       # Number of instructions committed
system.cpu0.commit.committedOps              27597740                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    115143465                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.239681                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.895667                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    100939649     87.66%     87.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9360270      8.13%     95.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1668762      1.45%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1525184      1.32%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       412450      0.36%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       223078      0.19%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       223403      0.19%     99.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       106566      0.09%     99.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       684103      0.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    115143465                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3466                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              828343                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26764676                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5507753                       # Number of loads committed
system.cpu0.commit.membars                     424312                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       425080      1.54%      1.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16705195     60.53%     62.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         183739      0.67%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           76579      0.28%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           512      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1537      0.01%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           256      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          290      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5610908     20.33%     83.36% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4592773     16.64%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          566      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          289      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27597740                       # Class of committed instruction
system.cpu0.commit.refs                      10204536                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27337720                       # Number of Instructions Simulated
system.cpu0.committedOps                     27597740                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.996761                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.996761                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63436925                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               258592                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4579663                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38019955                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31294168                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20852488                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                604463                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               618305                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               491855                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9551653                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4632889                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     77852378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               328007                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          561                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43368766                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 376                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2076                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1721022                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043692                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37963997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5444185                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.198381                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         116679899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.376839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.863824                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                88057991     75.47%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21105332     18.09%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3356527      2.88%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1982834      1.70%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1495731      1.28%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  331826      0.28%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  101739      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33246      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  214673      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           116679899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2984                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2166                       # number of floating regfile writes
system.cpu0.idleCycles                      101933303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              635232                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7103595                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.151793                       # Inst execution rate
system.cpu0.iew.exec_refs                    12987084                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4963184                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2048369                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8312057                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            395805                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           170012                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5209376                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35744822                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8023900                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           429710                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33184047                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 14674                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6898086                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                604463                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6899982                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       181739                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           91818                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1296                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          758                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          116                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2804304                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       512604                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           758                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       241715                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        393517                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18127181                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32013366                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755932                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13702911                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.146438                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32087666                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43214644                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20446746                       # number of integer regfile writes
system.cpu0.ipc                              0.125051                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.125051                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           445604      1.33%      1.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19627798     58.39%     59.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              255363      0.76%     60.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                76668      0.23%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                512      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1537      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              5      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                256      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               290      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8309730     24.72%     85.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4895062     14.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            607      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           307      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33613756                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3588                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3496                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3586                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     180717                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005376                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  23112     12.79%     12.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    71      0.04%     12.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    164      0.09%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                119061     65.88%     78.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                38252     21.17%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               51      0.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33345281                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         184148949                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32009870                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43889091                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34747399                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33613756                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             997423                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8147166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67940                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        288776                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4365242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    116679899                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.288085                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.707563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           94018870     80.58%     80.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15822863     13.56%     94.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4134296      3.54%     97.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1792503      1.54%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             604798      0.52%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             170962      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              93799      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              26468      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15340      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      116679899                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.153759                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           654561                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          157610                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8312057                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5209376                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  24059                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2611                       # number of misc regfile writes
system.cpu0.numCycles                       218613202                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   204682167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9131819                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16870971                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                157760                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                32119108                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5406832                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10607                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47469490                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36508261                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23680676                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20461249                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7215248                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                604463                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12884761                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6809772                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2992                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47466498                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      41478499                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            289122                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2479266                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        294483                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   150109981                       # The number of ROB reads
system.cpu0.rob.rob_writes                   73194761                       # The number of ROB writes
system.cpu0.timesIdled                        1243415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                20149                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.463560                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5272897                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7177568                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           608384                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7445339                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            845722                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         952582                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          106860                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9640480                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       116833                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         76763                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           437341                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8493266                       # Number of branches committed
system.cpu1.commit.bw_lim_events               791765                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         418324                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2115601                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36931491                       # Number of instructions committed
system.cpu1.commit.committedOps              37050337                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     92461180                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.400712                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.087810                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     72902622     78.85%     78.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12415811     13.43%     92.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3105981      3.36%     95.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1915228      2.07%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       717645      0.78%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       298793      0.32%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       215130      0.23%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        98205      0.11%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       791765      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     92461180                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     79023                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1493001                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36480613                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6485101                       # Number of loads committed
system.cpu1.commit.membars                     193635                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       211860      0.57%      0.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23982336     64.73%     65.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         208479      0.56%     65.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           67277      0.18%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12150      0.03%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36450      0.10%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6075      0.02%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6075      0.02%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6549682     17.68%     83.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5951680     16.06%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12182      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6091      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37050337                       # Class of committed instruction
system.cpu1.commit.refs                      12519635                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36931491                       # Number of Instructions Simulated
system.cpu1.committedOps                     37050337                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.681421                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.681421                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             15162646                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               174366                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5155887                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40260333                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52470302                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24781140                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                481309                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               244281                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               183358                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9640480                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5534913                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     37352557                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               316736                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         6921                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41870982                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 718                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          788                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1304956                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.033983                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55065293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6118619                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.147596                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          93078755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.452293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.910305                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                64688513     69.50%     69.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21368666     22.96%     92.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3717611      3.99%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1588194      1.71%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  968972      1.04%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  299913      0.32%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169234      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   81683      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  195969      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            93078755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    66846                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   48633                       # number of floating regfile writes
system.cpu1.idleCycles                      190607589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              461326                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8780860                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.136839                       # Inst execution rate
system.cpu1.iew.exec_refs                    13366388                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6118321                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 303949                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7060437                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            258359                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           240855                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6196198                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39162604                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7248067                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           315397                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38819372                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   952                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               814125                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                481309                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               816004                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        77427                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          330065                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1152                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       575336                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       161664                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           644                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       200086                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        261240                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 15909164                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38243620                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.790051                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12569050                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.134810                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38304780                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50727753                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24174476                       # number of integer regfile writes
system.cpu1.ipc                              0.130184                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.130184                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           255433      0.65%      0.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25059601     64.03%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              210260      0.54%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                67434      0.17%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12150      0.03%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36450      0.09%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6075      0.02%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6075      0.02%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7401890     18.91%     84.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6061109     15.49%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12196      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6096      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39134769                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  79045                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             158087                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        79025                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             79065                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     276433                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007064                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11165      4.04%      4.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1916      0.69%      4.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3244      1.17%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                179769     65.03%     70.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                80336     29.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39076724                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         171499984                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38164595                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41196435                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38697861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39134769                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             464743                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2112267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33345                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         46419                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       806265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     93078755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.420448                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.822759                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           66394431     71.33%     71.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19141129     20.56%     91.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4499631      4.83%     96.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1832352      1.97%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             773082      0.83%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             287332      0.31%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              99215      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39620      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11963      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       93078755                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.137951                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           233565                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           91028                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7060437                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6196198                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 134543                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 60750                       # number of misc regfile writes
system.cpu1.numCycles                       283686344                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   139530650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1192627                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23249948                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 13160                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                52979115                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                717925                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  273                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51516423                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39736210                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25102603                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24447908                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7222537                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                481309                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8055180                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1852655                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            66848                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51449575                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5922616                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            156176                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   816869                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        156180                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   130430429                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78949649                       # The number of ROB writes
system.cpu1.timesIdled                        2287390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8049601                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1815862                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10542394                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                673963                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8238838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15919200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738503                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       528015                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5934075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4854821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11888995                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5382836                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7749576                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1113679                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6577897                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            97501                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          50480                       # Transaction distribution
system.membus.trans_dist::ReadExReq            327917                       # Transaction distribution
system.membus.trans_dist::ReadExResp           323600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7749568                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2095                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23992317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23992317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    587958976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               587958976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           124609                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8227561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8227561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8227561                       # Request fanout histogram
system.membus.respLayer1.occupancy        42064015114                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22051906477                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   211647662000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   211647662000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13172                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6586                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15539686.683875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4154815.786190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6586    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     74579000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6586                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   109303285500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 102344376500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3293525                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3293525                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3293525                       # number of overall hits
system.cpu0.icache.overall_hits::total        3293525                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1339363                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1339363                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1339363                       # number of overall misses
system.cpu0.icache.overall_misses::total      1339363                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84191848492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84191848492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84191848492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84191848492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4632888                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4632888                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4632888                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4632888                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.289099                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.289099                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.289099                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.289099                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62859.619455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62859.619455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62859.619455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62859.619455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28579                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              535                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.418692                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1223825                       # number of writebacks
system.cpu0.icache.writebacks::total          1223825                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       115423                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       115423                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       115423                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       115423                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1223940                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1223940                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1223940                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1223940                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  75757679492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  75757679492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  75757679492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  75757679492                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.264185                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.264185                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.264185                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.264185                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61896.563142                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61896.563142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61896.563142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61896.563142                       # average overall mshr miss latency
system.cpu0.icache.replacements               1223825                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3293525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3293525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1339363                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1339363                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84191848492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84191848492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4632888                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4632888                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.289099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.289099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62859.619455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62859.619455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       115423                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       115423                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1223940                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1223940                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  75757679492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  75757679492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.264185                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.264185                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61896.563142                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61896.563142                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998540                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4517872                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1223972                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.691156                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998540                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10489716                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10489716                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7432672                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7432672                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7432672                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7432672                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4131622                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4131622                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4131622                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4131622                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 291390128100                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 291390128100                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 291390128100                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 291390128100                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11564294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11564294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11564294                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11564294                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.357274                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.357274                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357274                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.357274                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70526.812012                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70526.812012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70526.812012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70526.812012                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17019044                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          497                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           241809                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.382178                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.700000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1386934                       # number of writebacks
system.cpu0.dcache.writebacks::total          1386934                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2626601                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2626601                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2626601                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2626601                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1505021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1505021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1505021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1505021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 112844791681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 112844791681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 112844791681                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 112844791681                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.130144                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.130144                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.130144                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130144                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74978.881810                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74978.881810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74978.881810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74978.881810                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1386933                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5167419                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5167419                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1963510                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1963510                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 147604898000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 147604898000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7130929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7130929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.275351                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.275351                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75173.998605                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75173.998605                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       895177                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       895177                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1068333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1068333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  82650464500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  82650464500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77363.953468                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77363.953468                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2265253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2265253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2168112                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2168112                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 143785230100                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 143785230100                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4433365                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4433365                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.489044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.489044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66318.174568                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66318.174568                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1731424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1731424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       436688                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       436688                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  30194327181                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  30194327181                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098500                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098500                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69143.936131                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69143.936131                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       152810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       152810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        21786                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        21786                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    998752000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    998752000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       174596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       174596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.124779                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.124779                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45843.752869                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45843.752869                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        17854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        17854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3932                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3932                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     36300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     36300500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.022521                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.022521                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9232.070193                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9232.070193                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       136622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       136622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        22800                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        22800                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    124384000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    124384000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       159422                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       159422                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.143017                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.143017                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5455.438596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5455.438596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        22661                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        22661                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    101738000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    101738000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.142145                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.142145                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4489.563567                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4489.563567                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       298500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       298500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       283500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       283500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        76364                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          76364                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        27357                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        27357                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    432296495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    432296495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       103721                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       103721                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.263756                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.263756                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15802.043170                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15802.043170                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        27357                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        27357                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    404939495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    404939495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.263756                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.263756                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14802.043170                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14802.043170                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.560343                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9376824                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1479634                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.337259                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.560343                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986261                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986261                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25483668                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25483668                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              463906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              274304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              818438                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              213069                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1769717                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             463906                       # number of overall hits
system.l2.overall_hits::.cpu0.data             274304                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             818438                       # number of overall hits
system.l2.overall_hits::.cpu1.data             213069                       # number of overall hits
system.l2.overall_hits::total                 1769717                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            759993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1105158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1349074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            761426                       # number of demand (read+write) misses
system.l2.demand_misses::total                3975651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           759993                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1105158                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1349074                       # number of overall misses
system.l2.overall_misses::.cpu1.data           761426                       # number of overall misses
system.l2.overall_misses::total               3975651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  68669157995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106823538454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 119063852997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68600655950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     363157205396                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  68669157995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106823538454                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 119063852997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68600655950                       # number of overall miss cycles
system.l2.overall_miss_latency::total    363157205396                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1223899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1379462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2167512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          974495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5745368                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1223899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1379462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2167512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         974495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5745368                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.620961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.801151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.622407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.781354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691975                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.620961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.801151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.622407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.781354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691975                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90354.987474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96659.064545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88255.983732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90094.974364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91345.343290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90354.987474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96659.064545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88255.983732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90094.974364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91345.343290                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               9176                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       223                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.147982                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3690128                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1113669                       # number of writebacks
system.l2.writebacks::total                   1113669                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           8607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         148208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          20555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         195666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              373036                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          8607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        148208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         20555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        195666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             373036                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       751386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       956950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1328519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       565760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3602615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       751386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       956950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1328519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       565760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5732446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9335061                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  60693751528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84550808542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 104616521509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47616868971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 297477950550                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  60693751528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84550808542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 104616521509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47616868971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 356178195056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 653656145606                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.613928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.693712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.612923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.580567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.627047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.613928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.693712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.612923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.580567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.624798                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80775.728491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88354.468407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78746.725872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84164.431863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82572.784089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80775.728491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88354.468407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78746.725872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84164.431863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62133.720066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70021.625526                       # average overall mshr miss latency
system.l2.replacements                       11724650                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1242567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1242567                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            9                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              9                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1242576                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1242576                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      4021082                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4021082                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4021086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4021086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5732446                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5732446                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 356178195056                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 356178195056                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62133.720066                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62133.720066                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1048                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             508                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1556                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         15423                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21567                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     37102000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     13040500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     50142500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        16471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         6652                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.936373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.923632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932708                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2405.627958                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2122.477214                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2324.964065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        15417                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         21561                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    309692495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    122661496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    432353991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.936009                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.923632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932448                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.727509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19964.436198                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20052.594546                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           151                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           315                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                466                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         4777                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5878                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2673500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16844000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     19517500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         5092                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6344                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.879393                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.938138                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.926545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2428.247048                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3526.062382                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3320.432120                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1080                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         4775                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5855                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22381270                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     95344996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    117726266                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.862620                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.937745                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.922919                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20723.398148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19967.538429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20106.962596                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           100450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           121808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                222258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         295562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         285958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              581520                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28039875968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  26080038962                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54119914930                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       396012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       407766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            803778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.746346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.701280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.723483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94869.692207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91202.340770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93066.300265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125710                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       136317                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           262027                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       169852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       149641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         319493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15043269486                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12741787976                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27785057462                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.428906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.366978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.397489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88566.925830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85149.043217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86966.091470                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        463906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        818438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1282344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       759993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1349074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2109067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  68669157995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 119063852997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 187733010992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1223899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2167512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3391411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.620961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.622407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.621885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90354.987474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88255.983732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89012.350481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         8607                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        20555                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         29162                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       751386                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1328519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2079905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  60693751528                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 104616521509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 165310273037                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.613928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.612923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.613286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80775.728491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78746.725872                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79479.722890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       173854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        91261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            265115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       809596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       475468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1285064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78783662486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42520616988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121304279474                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       983450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       566729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1550179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.823220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.838969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.828978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97312.316867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89428.977319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94395.516079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22498                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        59349                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        81847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       787098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       416119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1203217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69507539056                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34875080995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104382620051                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.800344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.734247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.776179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88308.621107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83810.354718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86752.946518                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1138                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           97                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1235                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1950                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          305                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2255                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6791499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5753496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12544995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3088                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          402                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3490                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.631477                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.758706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.646132                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3482.820000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18863.921311                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5563.190687                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          182                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1850                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2073                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     35718737                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4501980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     40220717                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.599093                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.554726                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.593983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19307.425405                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20188.251121                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19402.178968                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998955                       # Cycle average of tags in use
system.l2.tags.total_refs                    15112568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11726109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.288796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.000777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.455817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.056935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.292366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.009877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    39.183183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.250012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.032140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.051443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.612237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100062789                       # Number of tag accesses
system.l2.tags.data_accesses                100062789                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      48090560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61392192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      85039104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      36680256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    285480960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          516683072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     48090560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     85039104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     133129664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     71275456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71275456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         751415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         959253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1328736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         573129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4460640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8073173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1113679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1113679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        227219897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        290067896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        401795622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        173308109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1348850052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2441241576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    227219897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    401795622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        629015519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      336764674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            336764674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      336764674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       227219897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       290067896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       401795622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       173308109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1348850052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2778006251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1046698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    751404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    854490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1328734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    471875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4343508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000251938500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13794453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             989130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8073168                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1113683                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8073168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1113683                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 323157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66985                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            871806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            344472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            489859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1634597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            438723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            676886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            225175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            464542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           230234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           830348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           503448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           399884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           241540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           165806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           164925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            44393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 221135489668                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38750055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            366448195918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28533.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47283.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        59                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6125763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  833027                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8073168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1113683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1958719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1745795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1133219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  809907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  576693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  419086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  297288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  209529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  148868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  109953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  89513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  85838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  52049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  35372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  27046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  16597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  48653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  17105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  16724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  16484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  15970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    124                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1837938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.317293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.633926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.034773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       499093     27.16%     27.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       594926     32.37%     59.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       235101     12.79%     72.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       120995      6.58%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77397      4.21%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55911      3.04%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41139      2.24%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30963      1.68%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       182413      9.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1837938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.038304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.043823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.631415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26167     40.53%     40.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          4734      7.33%     47.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          6424      9.95%     57.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5161      7.99%     65.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4097      6.35%     72.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3257      5.04%     77.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2482      3.84%     81.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1819      2.82%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1597      2.47%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1624      2.52%     88.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1710      2.65%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1579      2.45%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1240      1.92%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          904      1.40%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          595      0.92%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          398      0.62%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          259      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          182      0.28%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          116      0.18%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           84      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           48      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           37      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           20      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.212230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.199447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.672775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57788     89.51%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1581      2.45%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3873      6.00%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1006      1.56%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              241      0.37%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64562                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              496000704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20682048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66989568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               516682752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71275712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2343.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       316.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2441.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    336.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  211647604000                       # Total gap between requests
system.mem_ctrls.avgGap                      23038.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     48089856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54687360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     85038976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30200000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    277984512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66989568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 227216570.906415224075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 258388679.956218957901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 401795017.230098247528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 142689976.891877979040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1313430582.568873405457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 316514566.553539335728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       751415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       959253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1328736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       573129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4460635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1113683                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  29501505575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45694946356                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  49617153831                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24822248226                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 216812341930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5322081390993                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39261.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47635.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37341.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43310.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48605.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4778811.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5761565880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3062356275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21855382920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3178823400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16707759120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94286990610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1873130880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       146726009085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        693.255988                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4066411124                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7067580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200513670876                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7361282880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3912614640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33479702760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2284987140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16707759120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      95477593500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        870517920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       160094457960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        756.419686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1436974380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7067580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 203143107620                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24542                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5688610.291721                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11694174.505479                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12272    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    614571500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   141837036500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  69810625500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3272249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3272249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3272249                       # number of overall hits
system.cpu1.icache.overall_hits::total        3272249                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2262661                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2262661                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2262661                       # number of overall misses
system.cpu1.icache.overall_misses::total      2262661                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 139061477491                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 139061477491                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 139061477491                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 139061477491                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5534910                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5534910                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5534910                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5534910                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.408798                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.408798                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.408798                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.408798                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61459.263005                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61459.263005                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61459.263005                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61459.263005                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       580879                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4737                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   122.625924                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2167503                       # number of writebacks
system.cpu1.icache.writebacks::total          2167503                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        95137                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        95137                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        95137                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        95137                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2167524                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2167524                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2167524                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2167524                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 131501350991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 131501350991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 131501350991                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 131501350991                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.391610                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.391610                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.391610                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.391610                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60668.925000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60668.925000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60668.925000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60668.925000                       # average overall mshr miss latency
system.cpu1.icache.replacements               2167503                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3272249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3272249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2262661                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2262661                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 139061477491                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 139061477491                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5534910                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5534910                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.408798                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.408798                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61459.263005                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61459.263005                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        95137                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        95137                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2167524                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2167524                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 131501350991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 131501350991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.391610                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.391610                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60668.925000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60668.925000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999824                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5877009                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2167556                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.711353                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999824                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13237344                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13237344                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8680968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8680968                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8680968                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8680968                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3645524                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3645524                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3645524                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3645524                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 231014297261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 231014297261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 231014297261                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 231014297261                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12326492                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12326492                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12326492                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12326492                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.295747                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.295747                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.295747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.295747                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63369.298148                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63369.298148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63369.298148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63369.298148                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8741473                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1443                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           120519                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.531908                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    30.062500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1001425                       # number of writebacks
system.cpu1.dcache.writebacks::total          1001425                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2546075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2546075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2546075                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2546075                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1099449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1099449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1099449                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1099449                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73629578938                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73629578938                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73629578938                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73629578938                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089194                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089194                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089194                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089194                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66969.526497                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66969.526497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66969.526497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66969.526497                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1001424                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5180601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5180601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1274403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1274403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  79831145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  79831145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6455004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6455004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.197429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.197429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62641.993938                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62641.993938                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       621166                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       621166                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       653237                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       653237                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  44855632500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44855632500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.101199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.101199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68666.705193                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68666.705193                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3500367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3500367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2371121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2371121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 151183152261                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 151183152261                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5871488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5871488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403836                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403836                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63760.201298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63760.201298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1924909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1924909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28773946438                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28773946438                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64484.922947                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64484.922947                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        77720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        77720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        27474                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        27474                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    887535500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    887535500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       105194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       105194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.261175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.261175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32304.560676                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32304.560676                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        23886                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        23886                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3588                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3588                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     36772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     36772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034108                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034108                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10248.606466                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10248.606466                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        56010                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        56010                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        28362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        28362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    252830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    252830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        84372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        84372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.336154                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.336154                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8914.410126                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8914.410126                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        28362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        28362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    224523500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    224523500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.336154                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.336154                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7916.349341                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7916.349341                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       482000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       482000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       427000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       427000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        49633                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          49633                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27130                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27130                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    135760500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    135760500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        76763                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        76763                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.353425                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.353425                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5004.072982                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5004.072982                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27126                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27126                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    108546000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    108546000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.353373                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.353373                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4001.548330                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4001.548330                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.520344                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10038347                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1088266                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.224167                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.520344                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985011                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985011                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26273877                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26273877                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 211647662000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5120536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2356245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4537094                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10610981                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8174761                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              84                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           98806                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         50953                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149759                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           835204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          835207                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3391463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1729072                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3490                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3490                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3671664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4346276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6502539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3146662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17667141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    156654400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    177050176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    277440960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126462528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              737608064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20230228                       # Total snoops (count)
system.tol2bus.snoopTraffic                  84748416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26008627                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.261496                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.483451                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19735547     75.88%     75.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5745016     22.09%     97.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 528050      2.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26008627                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11724598947                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2258081445                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1838450399                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1668822727                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3252779505                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           126129                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
