#ifndef RCC_PRV_H
#define RCC_PRV_H


#define RCC_u32TIMEOUT_COUNT	5000UL

typedef enum
{
	CR_PLLRDY=25,
	CR_PLLON=24,
	CR_HSEBYP=18,
	CR_HSERDY=17,
	CR_HSEON=16,
	CR_HSIRDY=1,
	CR_HSION=0,
	PLL_CFGR_PLLM=0,
	PLL_CFGR_PLLN=6,
	PLL_CFGR_PLLP=16,
	PLL_CFGR_PLLSRC=22,
	PLL_CFGR_PLLQ=24,
	PLL_CFGR_PLLR=28
}RCC_RegBits;

#define CFGR_SW_MASK			0x3
#define CFGR_PLLMUL_MASK		0x15
#define CFGR_BYPASS_MASK		0x1

#define PLL_CFGR_PLLR_MASK		0b111
#define PLL_CFGR_PLLQ_MASK		0b1111
#define PLL_CFGR_PLLSRC_MASK	0b1
#define PLL_CFGR_PLLP_MASK		0b11
#define PLL_CFGR_PLLN_MASK		0b111111111
#define PLL_CFGR_PLLM_MASK		0b111111

#define PERIPHERAL_MASK			0b1

#endif
