ARM GAS  /tmp/ccrCZXdE.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SPI_Start,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	SPI_Start
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	SPI_Start:
  26              	.LFB29:
  27              		.file 1 "../application/Src/spi.c"
   1:../application/Src/spi.c **** /**
   2:../application/Src/spi.c ****   ******************************************************************************
   3:../application/Src/spi.c ****   * @file           : spi.c
   4:../application/Src/spi.c ****   * @brief          : SPI driver implementation
   5:../application/Src/spi.c **** 			
   6:../application/Src/spi.c **** 		FreeJoy software for game device controllers
   7:../application/Src/spi.c ****     Copyright (C) 2020  Yury Vostrenkov (yuvostrenkov@gmail.com)
   8:../application/Src/spi.c **** 
   9:../application/Src/spi.c ****     This program is free software: you can redistribute it and/or modify
  10:../application/Src/spi.c ****     it under the terms of the GNU General Public License as published by
  11:../application/Src/spi.c ****     the Free Software Foundation, either version 3 of the License, or
  12:../application/Src/spi.c ****     (at your option) any later version.
  13:../application/Src/spi.c **** 
  14:../application/Src/spi.c ****     This program is distributed in the hope that it will be useful,
  15:../application/Src/spi.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  16:../application/Src/spi.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  17:../application/Src/spi.c ****     GNU General Public License for more details.
  18:../application/Src/spi.c **** 
  19:../application/Src/spi.c ****     You should have received a copy of the GNU General Public License
  20:../application/Src/spi.c ****     along with this program.  If not, see <https://www.gnu.org/licenses/>.
  21:../application/Src/spi.c **** 		
  22:../application/Src/spi.c ****   ******************************************************************************
  23:../application/Src/spi.c ****   */
  24:../application/Src/spi.c **** 
  25:../application/Src/spi.c **** #include "spi.h"
  26:../application/Src/spi.c **** 
  27:../application/Src/spi.c **** /**
  28:../application/Src/spi.c ****   * @brief Software SPI Initialization Function
  29:../application/Src/spi.c ****   * @param None
  30:../application/Src/spi.c ****   * @retval None
  31:../application/Src/spi.c ****   */
ARM GAS  /tmp/ccrCZXdE.s 			page 2


  32:../application/Src/spi.c **** void SPI_Start(void)
  33:../application/Src/spi.c **** {
  28              		.loc 1 33 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  34:../application/Src/spi.c **** 	SPI_InitTypeDef SPI_InitStructure;
  32              		.loc 1 34 2 view .LVU1
  35:../application/Src/spi.c **** 	
  36:../application/Src/spi.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1,ENABLE);	
  33              		.loc 1 36 2 view .LVU2
  33:../application/Src/spi.c **** 	SPI_InitTypeDef SPI_InitStructure;
  34              		.loc 1 33 1 is_stmt 0 view .LVU3
  35 0000 30B5     		push	{r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41              		.loc 1 36 2 view .LVU4
  42 0002 0121     		movs	r1, #1
  33:../application/Src/spi.c **** 	SPI_InitTypeDef SPI_InitStructure;
  43              		.loc 1 33 1 view .LVU5
  44 0004 87B0     		sub	sp, sp, #28
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 40
  47              		.loc 1 36 2 view .LVU6
  48 0006 4FF48050 		mov	r0, #4096
  49 000a FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  50              	.LVL0:
  37:../application/Src/spi.c **** 	
  38:../application/Src/spi.c **** 	GPIO_PinRemapConfig(GPIO_Remap_SPI1, ENABLE);
  51              		.loc 1 38 2 is_stmt 1 view .LVU7
  52 000e 0121     		movs	r1, #1
  53 0010 0846     		mov	r0, r1
  54 0012 FFF7FEFF 		bl	GPIO_PinRemapConfig
  55              	.LVL1:
  39:../application/Src/spi.c **** 	// SPI1 configuration
  40:../application/Src/spi.c ****   SPI_InitStructure.SPI_Direction = SPI_Direction_1Line_Tx;
  56              		.loc 1 40 3 view .LVU8
  41:../application/Src/spi.c ****   SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
  57              		.loc 1 41 3 view .LVU9
  42:../application/Src/spi.c ****   SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
  58              		.loc 1 42 3 view .LVU10
  43:../application/Src/spi.c ****   SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;					// SPI Mode 3
  59              		.loc 1 43 3 view .LVU11
  44:../application/Src/spi.c ****   SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
  60              		.loc 1 44 3 view .LVU12
  45:../application/Src/spi.c ****   SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
  61              		.loc 1 45 3 view .LVU13
  46:../application/Src/spi.c ****   SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_64;
  62              		.loc 1 46 3 view .LVU14
  47:../application/Src/spi.c ****   SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
  63              		.loc 1 47 3 view .LVU15
  40:../application/Src/spi.c ****   SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
  64              		.loc 1 40 35 is_stmt 0 view .LVU16
  65 0016 4FF40030 		mov	r0, #131072
ARM GAS  /tmp/ccrCZXdE.s 			page 3


  66 001a 2821     		movs	r1, #40
  48:../application/Src/spi.c ****   SPI_InitStructure.SPI_CRCPolynomial = 7;
  67              		.loc 1 48 39 view .LVU17
  68 001c 0725     		movs	r5, #7
  49:../application/Src/spi.c ****   SPI_Init(SPI1, &SPI_InitStructure);
  69              		.loc 1 49 3 view .LVU18
  70 001e 0E4C     		ldr	r4, .L4
  40:../application/Src/spi.c ****   SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
  71              		.loc 1 40 35 view .LVU19
  72 0020 0E4B     		ldr	r3, .L4+4
  73 0022 0F4A     		ldr	r2, .L4+8
  74 0024 0290     		str	r0, [sp, #8]
  75 0026 0491     		str	r1, [sp, #16]
  48:../application/Src/spi.c ****   SPI_InitStructure.SPI_CRCPolynomial = 7;
  76              		.loc 1 48 3 is_stmt 1 view .LVU20
  77              		.loc 1 49 3 is_stmt 0 view .LVU21
  78 0028 2046     		mov	r0, r4
  79 002a 01A9     		add	r1, sp, #4
  40:../application/Src/spi.c ****   SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
  80              		.loc 1 40 35 view .LVU22
  81 002c 0393     		str	r3, [sp, #12]
  82 002e 0192     		str	r2, [sp, #4]
  48:../application/Src/spi.c ****   SPI_InitStructure.SPI_CRCPolynomial = 7;
  83              		.loc 1 48 39 view .LVU23
  84 0030 ADF81450 		strh	r5, [sp, #20]	@ movhi
  85              		.loc 1 49 3 is_stmt 1 view .LVU24
  86 0034 FFF7FEFF 		bl	SPI_Init
  87              	.LVL2:
  50:../application/Src/spi.c **** 
  51:../application/Src/spi.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
  88              		.loc 1 51 2 view .LVU25
  89 0038 0121     		movs	r1, #1
  90 003a 0846     		mov	r0, r1
  91 003c FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
  92              	.LVL3:
  52:../application/Src/spi.c **** 	SPI_I2S_DMACmd(SPI1, SPI_I2S_DMAReq_Tx|SPI_I2S_DMAReq_Rx, ENABLE);	
  93              		.loc 1 52 2 view .LVU26
  94 0040 2046     		mov	r0, r4
  95 0042 0122     		movs	r2, #1
  96 0044 0321     		movs	r1, #3
  97 0046 FFF7FEFF 		bl	SPI_I2S_DMACmd
  98              	.LVL4:
  53:../application/Src/spi.c ****   SPI_Cmd(SPI1, ENABLE);
  99              		.loc 1 53 3 view .LVU27
 100 004a 2046     		mov	r0, r4
 101 004c 0121     		movs	r1, #1
 102 004e FFF7FEFF 		bl	SPI_Cmd
 103              	.LVL5:
  54:../application/Src/spi.c **** }
 104              		.loc 1 54 1 is_stmt 0 view .LVU28
 105 0052 07B0     		add	sp, sp, #28
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 12
 108              		@ sp needed
 109 0054 30BD     		pop	{r4, r5, pc}
 110              	.L5:
 111 0056 00BF     		.align	2
ARM GAS  /tmp/ccrCZXdE.s 			page 4


 112              	.L4:
 113 0058 00300140 		.word	1073819648
 114 005c 01000002 		.word	33554433
 115 0060 00C00401 		.word	17088512
 116              		.cfi_endproc
 117              	.LFE29:
 119              		.section	.text.SPI_HalfDuplex_Transmit,"ax",%progbits
 120              		.align	1
 121              		.p2align 2,,3
 122              		.global	SPI_HalfDuplex_Transmit
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 126              		.fpu softvfp
 128              	SPI_HalfDuplex_Transmit:
 129              	.LVL6:
 130              	.LFB30:
  55:../application/Src/spi.c **** 
  56:../application/Src/spi.c **** /**
  57:../application/Src/spi.c ****   * @brief Hardware SPI Send Half-Duplex Function
  58:../application/Src/spi.c **** 	* @param data: data to transmit
  59:../application/Src/spi.c **** 	* @param length: length of data to transmit
  60:../application/Src/spi.c **** 	* @param spi_mode: SPI mode
  61:../application/Src/spi.c ****   * @retval None
  62:../application/Src/spi.c ****   */
  63:../application/Src/spi.c **** void SPI_HalfDuplex_Transmit(uint8_t * data, uint16_t length, uint8_t spi_mode)
  64:../application/Src/spi.c **** {	
 131              		.loc 1 64 1 is_stmt 1 view -0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 48
 134              		@ frame_needed = 0, uses_anonymous_args = 0
  65:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 135              		.loc 1 65 2 view .LVU30
  66:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 136              		.loc 1 66 2 view .LVU31
  67:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 137              		.loc 1 67 2 view .LVU32
  68:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 138              		.loc 1 68 2 view .LVU33
  64:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 139              		.loc 1 64 1 is_stmt 0 view .LVU34
 140 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 141              	.LCFI3:
 142              		.cfi_def_cfa_offset 20
 143              		.cfi_offset 4, -20
 144              		.cfi_offset 5, -16
 145              		.cfi_offset 6, -12
 146              		.cfi_offset 7, -8
 147              		.cfi_offset 14, -4
  67:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 148              		.loc 1 67 30 view .LVU35
 149 0002 264F     		ldr	r7, .L8
  64:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 150              		.loc 1 64 1 view .LVU36
 151 0004 8DB0     		sub	sp, sp, #52
 152              	.LCFI4:
 153              		.cfi_def_cfa_offset 72
ARM GAS  /tmp/ccrCZXdE.s 			page 5


  64:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 154              		.loc 1 64 1 view .LVU37
 155 0006 0646     		mov	r6, r0
 156 0008 0D46     		mov	r5, r1
  69:../application/Src/spi.c **** 	GPIO_Init (GPIOB,&GPIO_InitStructure);
 157              		.loc 1 69 2 view .LVU38
 158 000a 2548     		ldr	r0, .L8+4
 159              	.LVL7:
 160              		.loc 1 69 2 view .LVU39
 161 000c 6946     		mov	r1, sp
 162              	.LVL8:
  64:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 163              		.loc 1 64 1 view .LVU40
 164 000e 1446     		mov	r4, r2
  67:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 165              		.loc 1 67 30 view .LVU41
 166 0010 0097     		str	r7, [sp]
 167              		.loc 1 69 2 is_stmt 1 view .LVU42
 168 0012 FFF7FEFF 		bl	GPIO_Init
 169              	.LVL9:
  70:../application/Src/spi.c **** 
  71:../application/Src/spi.c **** 	DMA_InitTypeDef DMA_InitStructure;
 170              		.loc 1 71 2 view .LVU43
  72:../application/Src/spi.c **** 		
  73:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) data;
 171              		.loc 1 73 2 view .LVU44
  74:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
  75:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
  76:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 172              		.loc 1 76 28 is_stmt 0 view .LVU45
 173 0016 1022     		movs	r2, #16
  77:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
  78:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  79:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  80:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 174              		.loc 1 80 34 view .LVU46
 175 0018 8021     		movs	r1, #128
  77:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 176              		.loc 1 77 28 view .LVU47
 177 001a 0023     		movs	r3, #0
  81:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  82:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
  83:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 178              		.loc 1 83 33 view .LVU48
 179 001c 4FF48057 		mov	r7, #4096
  73:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 180              		.loc 1 73 39 view .LVU49
 181 0020 0296     		str	r6, [sp, #8]
  74:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 182              		.loc 1 74 2 is_stmt 1 view .LVU50
  84:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 183              		.loc 1 84 2 is_stmt 0 view .LVU51
 184 0022 204E     		ldr	r6, .L8+8
 185              	.LVL10:
  76:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 186              		.loc 1 76 28 view .LVU52
 187 0024 CDE90325 		strd	r2, r5, [sp, #12]
ARM GAS  /tmp/ccrCZXdE.s 			page 6


  75:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 188              		.loc 1 75 43 view .LVU53
 189 0028 1F4A     		ldr	r2, .L8+12
 190              		.loc 1 84 2 view .LVU54
 191 002a 3046     		mov	r0, r6
  80:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 192              		.loc 1 80 34 view .LVU55
 193 002c 0691     		str	r1, [sp, #24]
 194              		.loc 1 84 2 view .LVU56
 195 002e 01A9     		add	r1, sp, #4
  79:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 196              		.loc 1 79 43 view .LVU57
 197 0030 CDE90733 		strd	r3, r3, [sp, #28]
  77:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 198              		.loc 1 77 28 view .LVU58
 199 0034 0B93     		str	r3, [sp, #44]
  81:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 200              		.loc 1 81 38 view .LVU59
 201 0036 0593     		str	r3, [sp, #20]
  82:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 202              		.loc 1 82 29 view .LVU60
 203 0038 0993     		str	r3, [sp, #36]
  75:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 204              		.loc 1 75 43 view .LVU61
 205 003a 0192     		str	r2, [sp, #4]
  76:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 206              		.loc 1 76 2 is_stmt 1 view .LVU62
  77:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 207              		.loc 1 77 2 view .LVU63
  78:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 208              		.loc 1 78 2 view .LVU64
  79:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 209              		.loc 1 79 2 view .LVU65
  80:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 210              		.loc 1 80 2 view .LVU66
  81:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 211              		.loc 1 81 2 view .LVU67
  82:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 212              		.loc 1 82 2 view .LVU68
  83:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 213              		.loc 1 83 2 view .LVU69
 214              		.loc 1 84 2 view .LVU70
  83:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 215              		.loc 1 83 33 is_stmt 0 view .LVU71
 216 003c 0A97     		str	r7, [sp, #40]
 217              		.loc 1 84 2 view .LVU72
 218 003e FFF7FEFF 		bl	DMA_Init
 219              	.LVL11:
  85:../application/Src/spi.c **** 	
  86:../application/Src/spi.c **** 	DMA_ITConfig(DMA1_Channel3, DMA_IT_TC, ENABLE);
 220              		.loc 1 86 2 is_stmt 1 view .LVU73
 221 0042 3046     		mov	r0, r6
 222 0044 0122     		movs	r2, #1
 223 0046 0221     		movs	r1, #2
 224 0048 FFF7FEFF 		bl	DMA_ITConfig
 225              	.LVL12:
  87:../application/Src/spi.c **** 	NVIC_SetPriority(DMA1_Channel3_IRQn, 2);
ARM GAS  /tmp/ccrCZXdE.s 			page 7


 226              		.loc 1 87 2 view .LVU74
 227              	.LBB18:
 228              	.LBI18:
 229              		.file 2 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
ARM GAS  /tmp/ccrCZXdE.s 			page 8


  54:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
ARM GAS  /tmp/ccrCZXdE.s 			page 9


 111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
ARM GAS  /tmp/ccrCZXdE.s 			page 10


 168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
ARM GAS  /tmp/ccrCZXdE.s 			page 11


 225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
ARM GAS  /tmp/ccrCZXdE.s 			page 12


 282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
ARM GAS  /tmp/ccrCZXdE.s 			page 13


 339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
ARM GAS  /tmp/ccrCZXdE.s 			page 14


 396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
ARM GAS  /tmp/ccrCZXdE.s 			page 15


 453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
ARM GAS  /tmp/ccrCZXdE.s 			page 16


 510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccrCZXdE.s 			page 17


 567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
ARM GAS  /tmp/ccrCZXdE.s 			page 18


 624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
ARM GAS  /tmp/ccrCZXdE.s 			page 19


 681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
ARM GAS  /tmp/ccrCZXdE.s 			page 20


 738:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
ARM GAS  /tmp/ccrCZXdE.s 			page 21


 795:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
ARM GAS  /tmp/ccrCZXdE.s 			page 22


 852:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
ARM GAS  /tmp/ccrCZXdE.s 			page 23


 909:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
ARM GAS  /tmp/ccrCZXdE.s 			page 24


 966:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
ARM GAS  /tmp/ccrCZXdE.s 			page 25


1023:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccrCZXdE.s 			page 26


1080:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
ARM GAS  /tmp/ccrCZXdE.s 			page 27


1137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
ARM GAS  /tmp/ccrCZXdE.s 			page 28


1194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
ARM GAS  /tmp/ccrCZXdE.s 			page 29


1251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
1290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
ARM GAS  /tmp/ccrCZXdE.s 			page 30


1308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
ARM GAS  /tmp/ccrCZXdE.s 			page 31


1365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
ARM GAS  /tmp/ccrCZXdE.s 			page 32


1422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
1439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
1454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
ARM GAS  /tmp/ccrCZXdE.s 			page 33


1479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0
1528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
ARM GAS  /tmp/ccrCZXdE.s 			page 34


1536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0.
1568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priority  The priority to set
1579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 230              		.loc 2 1586 22 view .LVU75
 231              	.LBB19:
1587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
 232              		.loc 2 1588 3 view .LVU76
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
ARM GAS  /tmp/ccrCZXdE.s 			page 35


1590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 233              		.loc 2 1591 5 view .LVU77
 234              		.loc 2 1591 32 is_stmt 0 view .LVU78
 235 004c 2021     		movs	r1, #32
 236              	.LBE19:
 237              	.LBE18:
 238              	.LBB22:
 239              	.LBB23:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 240              		.loc 2 1504 39 view .LVU79
 241 004e 4FF40052 		mov	r2, #8192
 242              	.LBE23:
 243              	.LBE22:
 244              	.LBB25:
 245              	.LBB20:
 246              		.loc 2 1591 32 view .LVU80
 247 0052 164B     		ldr	r3, .L8+16
 248              	.LBE20:
 249              	.LBE25:
  88:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel3_IRQn);
  89:../application/Src/spi.c **** 	
  90:../application/Src/spi.c **** 	// Set haft-duplex tx
  91:../application/Src/spi.c **** 	uint16_t cr1temp = SPI1->CR1;
 250              		.loc 1 91 11 view .LVU81
 251 0054 164D     		ldr	r5, .L8+20
 252              	.LBB26:
 253              	.LBB21:
 254              		.loc 2 1591 32 view .LVU82
 255 0056 83F80D13 		strb	r1, [r3, #781]
 256              	.LVL13:
 257              		.loc 2 1591 32 view .LVU83
 258              	.LBE21:
 259              	.LBE26:
  88:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 260              		.loc 1 88 2 is_stmt 1 view .LVU84
 261              	.LBB27:
 262              	.LBI22:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 263              		.loc 2 1502 22 view .LVU85
 264              	.LBB24:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 265              		.loc 2 1504 3 view .LVU86
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 266              		.loc 2 1504 39 is_stmt 0 view .LVU87
 267 005a 1A60     		str	r2, [r3]
 268              	.LVL14:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 269              		.loc 2 1504 39 view .LVU88
 270              	.LBE24:
 271              	.LBE27:
 272              		.loc 1 91 2 is_stmt 1 view .LVU89
 273              		.loc 1 91 11 is_stmt 0 view .LVU90
 274 005c 2A88     		ldrh	r2, [r5]
  92:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_SPE;	
  93:../application/Src/spi.c **** 	cr1temp &= ~(SPI_CR1_CPOL|SPI_CR1_CPHA);
  94:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_BIDIMODE | (spi_mode & 0x03);
ARM GAS  /tmp/ccrCZXdE.s 			page 36


 275              		.loc 1 94 10 view .LVU91
 276 005e 04F00303 		and	r3, r4, #3
  91:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_SPE;	
 277              		.loc 1 91 11 view .LVU92
 278 0062 94B2     		uxth	r4, r2
 279              	.LVL15:
  92:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_SPE;	
 280              		.loc 1 92 2 is_stmt 1 view .LVU93
  93:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_BIDIMODE | (spi_mode & 0x03);
 281              		.loc 1 93 2 view .LVU94
 282              		.loc 1 94 2 view .LVU95
 283 0064 24F00304 		bic	r4, r4, #3
 284              	.LVL16:
 285              		.loc 1 94 2 is_stmt 0 view .LVU96
 286 0068 2343     		orrs	r3, r3, r4
 287              		.loc 1 94 10 view .LVU97
 288 006a 43F40043 		orr	r3, r3, #32768
 289 006e 43F04003 		orr	r3, r3, #64
 290              	.LVL17:
  95:../application/Src/spi.c **** 	SPI1->CR1 = cr1temp;
 291              		.loc 1 95 2 is_stmt 1 view .LVU98
  96:../application/Src/spi.c **** 	SPI1->DR;							// clear RXNE 
  97:../application/Src/spi.c **** 	SPI_BiDirectionalLineConfig(SPI1, SPI_Direction_Tx);
 292              		.loc 1 97 2 is_stmt 0 view .LVU99
 293 0072 2846     		mov	r0, r5
 294 0074 4FF48041 		mov	r1, #16384
  95:../application/Src/spi.c **** 	SPI1->CR1 = cr1temp;
 295              		.loc 1 95 12 view .LVU100
 296 0078 2B80     		strh	r3, [r5]	@ movhi
  96:../application/Src/spi.c **** 	SPI1->DR;							// clear RXNE 
 297              		.loc 1 96 2 is_stmt 1 view .LVU101
  96:../application/Src/spi.c **** 	SPI1->DR;							// clear RXNE 
 298              		.loc 1 96 6 is_stmt 0 view .LVU102
 299 007a AB89     		ldrh	r3, [r5, #12]
 300              	.LVL18:
 301              		.loc 1 97 2 is_stmt 1 view .LVU103
 302 007c FFF7FEFF 		bl	SPI_BiDirectionalLineConfig
 303              	.LVL19:
  98:../application/Src/spi.c **** 	
  99:../application/Src/spi.c **** 	SPI_I2S_ReceiveData(SPI1);
 304              		.loc 1 99 2 view .LVU104
 305 0080 2846     		mov	r0, r5
 306 0082 FFF7FEFF 		bl	SPI_I2S_ReceiveData
 307              	.LVL20:
 100:../application/Src/spi.c **** 	SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_OVR);
 308              		.loc 1 100 2 view .LVU105
 309 0086 2846     		mov	r0, r5
 310 0088 4021     		movs	r1, #64
 311 008a FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 312              	.LVL21:
 101:../application/Src/spi.c **** 
 102:../application/Src/spi.c **** 	DMA_Cmd(DMA1_Channel3, ENABLE);
 313              		.loc 1 102 2 view .LVU106
 314 008e 3046     		mov	r0, r6
 315 0090 0121     		movs	r1, #1
 316 0092 FFF7FEFF 		bl	DMA_Cmd
 317              	.LVL22:
ARM GAS  /tmp/ccrCZXdE.s 			page 37


 103:../application/Src/spi.c **** }
 318              		.loc 1 103 1 is_stmt 0 view .LVU107
 319 0096 0DB0     		add	sp, sp, #52
 320              	.LCFI5:
 321              		.cfi_def_cfa_offset 20
 322              		@ sp needed
 323 0098 F0BD     		pop	{r4, r5, r6, r7, pc}
 324              	.L9:
 325 009a 00BF     		.align	2
 326              	.L8:
 327 009c 08000318 		.word	402849800
 328 00a0 000C0140 		.word	1073810432
 329 00a4 30000240 		.word	1073872944
 330 00a8 0C300140 		.word	1073819660
 331 00ac 00E100E0 		.word	-536813312
 332 00b0 00300140 		.word	1073819648
 333              		.cfi_endproc
 334              	.LFE30:
 336              		.section	.text.SPI_HalfDuplex_Receive,"ax",%progbits
 337              		.align	1
 338              		.p2align 2,,3
 339              		.global	SPI_HalfDuplex_Receive
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu softvfp
 345              	SPI_HalfDuplex_Receive:
 346              	.LVL23:
 347              	.LFB31:
 104:../application/Src/spi.c **** 
 105:../application/Src/spi.c **** /**
 106:../application/Src/spi.c ****   * @brief Hardware SPI Receive Half-Duplex Function
 107:../application/Src/spi.c **** 	* @param data: buffer for storing received data
 108:../application/Src/spi.c **** 	* @param length: length of data to receive
 109:../application/Src/spi.c **** 	* @param spi_mode: SPI mode
 110:../application/Src/spi.c ****   * @retval None
 111:../application/Src/spi.c ****   */
 112:../application/Src/spi.c **** void SPI_HalfDuplex_Receive(uint8_t * data, uint16_t length, uint8_t spi_mode)
 113:../application/Src/spi.c **** {
 348              		.loc 1 113 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 48
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 114:../application/Src/spi.c **** 	DMA_InitTypeDef DMA_InitStructure;
 352              		.loc 1 114 2 view .LVU109
 115:../application/Src/spi.c **** 		
 116:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) data;
 353              		.loc 1 116 2 view .LVU110
 113:../application/Src/spi.c **** 	DMA_InitTypeDef DMA_InitStructure;
 354              		.loc 1 113 1 is_stmt 0 view .LVU111
 355 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 356              	.LCFI6:
 357              		.cfi_def_cfa_offset 20
 358              		.cfi_offset 4, -20
 359              		.cfi_offset 5, -16
 360              		.cfi_offset 6, -12
 361              		.cfi_offset 7, -8
ARM GAS  /tmp/ccrCZXdE.s 			page 38


 362              		.cfi_offset 14, -4
 117:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 118:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 119:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 120:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 121:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 122:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 123:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 363              		.loc 1 123 34 view .LVU112
 364 0002 4FF0800C 		mov	ip, #128
 119:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 365              		.loc 1 119 28 view .LVU113
 366 0006 0025     		movs	r5, #0
 124:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 125:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 126:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 367              		.loc 1 126 33 view .LVU114
 368 0008 4FF48057 		mov	r7, #4096
 127:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel2, &DMA_InitStructure);
 369              		.loc 1 127 2 view .LVU115
 370 000c 1E4E     		ldr	r6, .L12
 113:../application/Src/spi.c **** 	DMA_InitTypeDef DMA_InitStructure;
 371              		.loc 1 113 1 view .LVU116
 372 000e 8DB0     		sub	sp, sp, #52
 373              	.LCFI7:
 374              		.cfi_def_cfa_offset 72
 118:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 375              		.loc 1 118 43 view .LVU117
 376 0010 1E4B     		ldr	r3, .L12+4
 116:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 377              		.loc 1 116 39 view .LVU118
 378 0012 0290     		str	r0, [sp, #8]
 117:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 379              		.loc 1 117 2 is_stmt 1 view .LVU119
 117:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 380              		.loc 1 117 35 is_stmt 0 view .LVU120
 381 0014 0491     		str	r1, [sp, #16]
 118:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 382              		.loc 1 118 2 is_stmt 1 view .LVU121
 383              		.loc 1 127 2 is_stmt 0 view .LVU122
 384 0016 3046     		mov	r0, r6
 385              	.LVL24:
 386              		.loc 1 127 2 view .LVU123
 387 0018 01A9     		add	r1, sp, #4
 388              	.LVL25:
 123:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 389              		.loc 1 123 34 view .LVU124
 390 001a CDF818C0 		str	ip, [sp, #24]
 113:../application/Src/spi.c **** 	DMA_InitTypeDef DMA_InitStructure;
 391              		.loc 1 113 1 view .LVU125
 392 001e 1446     		mov	r4, r2
 118:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 393              		.loc 1 118 43 view .LVU126
 394 0020 0193     		str	r3, [sp, #4]
 119:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 395              		.loc 1 119 2 is_stmt 1 view .LVU127
 120:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
ARM GAS  /tmp/ccrCZXdE.s 			page 39


 396              		.loc 1 120 2 view .LVU128
 121:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 397              		.loc 1 121 2 view .LVU129
 122:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 398              		.loc 1 122 2 view .LVU130
 123:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 399              		.loc 1 123 2 view .LVU131
 124:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 400              		.loc 1 124 2 view .LVU132
 125:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 401              		.loc 1 125 2 view .LVU133
 126:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel2, &DMA_InitStructure);
 402              		.loc 1 126 2 view .LVU134
 403              		.loc 1 127 2 view .LVU135
 122:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 404              		.loc 1 122 43 is_stmt 0 view .LVU136
 405 0022 CDE90755 		strd	r5, r5, [sp, #28]
 119:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 406              		.loc 1 119 28 view .LVU137
 407 0026 0395     		str	r5, [sp, #12]
 120:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 408              		.loc 1 120 28 view .LVU138
 409 0028 0B95     		str	r5, [sp, #44]
 124:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 410              		.loc 1 124 38 view .LVU139
 411 002a 0595     		str	r5, [sp, #20]
 125:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 412              		.loc 1 125 29 view .LVU140
 413 002c 0995     		str	r5, [sp, #36]
 126:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel2, &DMA_InitStructure);
 414              		.loc 1 126 33 view .LVU141
 415 002e 0A97     		str	r7, [sp, #40]
 416              		.loc 1 127 2 view .LVU142
 417 0030 FFF7FEFF 		bl	DMA_Init
 418              	.LVL26:
 128:../application/Src/spi.c **** 	
 129:../application/Src/spi.c **** 	DMA_ITConfig(DMA1_Channel2, DMA_IT_TC, ENABLE);
 419              		.loc 1 129 2 is_stmt 1 view .LVU143
 420 0034 3046     		mov	r0, r6
 421 0036 0122     		movs	r2, #1
 422 0038 0221     		movs	r1, #2
 423 003a FFF7FEFF 		bl	DMA_ITConfig
 424              	.LVL27:
 130:../application/Src/spi.c **** 	NVIC_SetPriority(DMA1_Channel2_IRQn, 2);
 425              		.loc 1 130 2 view .LVU144
 426              	.LBB28:
 427              	.LBI28:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 428              		.loc 2 1586 22 view .LVU145
 429              	.LBB29:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 430              		.loc 2 1588 3 view .LVU146
 431              		.loc 2 1591 5 view .LVU147
 432              		.loc 2 1591 32 is_stmt 0 view .LVU148
 433 003e 2022     		movs	r2, #32
 434 0040 134B     		ldr	r3, .L12+8
 435              	.LBE29:
ARM GAS  /tmp/ccrCZXdE.s 			page 40


 436              	.LBE28:
 131:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 132:../application/Src/spi.c **** 	
 133:../application/Src/spi.c **** 	// Set half-duplex rx
 134:../application/Src/spi.c **** 	uint16_t cr1temp = SPI1->CR1;
 437              		.loc 1 134 11 view .LVU149
 438 0042 144D     		ldr	r5, .L12+12
 439              	.LBB31:
 440              	.LBB30:
 441              		.loc 2 1591 32 view .LVU150
 442 0044 83F80C23 		strb	r2, [r3, #780]
 443              	.LVL28:
 444              		.loc 2 1591 32 view .LVU151
 445              	.LBE30:
 446              	.LBE31:
 131:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 447              		.loc 1 131 2 is_stmt 1 view .LVU152
 448              	.LBB32:
 449              	.LBI32:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 450              		.loc 2 1502 22 view .LVU153
 451              	.LBB33:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 452              		.loc 2 1504 3 view .LVU154
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 453              		.loc 2 1504 39 is_stmt 0 view .LVU155
 454 0048 1F60     		str	r7, [r3]
 455              	.LVL29:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 456              		.loc 2 1504 39 view .LVU156
 457              	.LBE33:
 458              	.LBE32:
 459              		.loc 1 134 2 is_stmt 1 view .LVU157
 460              		.loc 1 134 11 is_stmt 0 view .LVU158
 461 004a 2A88     		ldrh	r2, [r5]
 135:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_SPE;	
 136:../application/Src/spi.c **** 	cr1temp &= ~(SPI_CR1_CPOL|SPI_CR1_CPHA);
 137:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_BIDIMODE | (spi_mode & 0x03);
 462              		.loc 1 137 10 view .LVU159
 463 004c 04F00303 		and	r3, r4, #3
 134:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_SPE;	
 464              		.loc 1 134 11 view .LVU160
 465 0050 94B2     		uxth	r4, r2
 466              	.LVL30:
 135:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_SPE;	
 467              		.loc 1 135 2 is_stmt 1 view .LVU161
 136:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_BIDIMODE | (spi_mode & 0x03);
 468              		.loc 1 136 2 view .LVU162
 469              		.loc 1 137 2 view .LVU163
 470 0052 24F00304 		bic	r4, r4, #3
 471              	.LVL31:
 472              		.loc 1 137 2 is_stmt 0 view .LVU164
 473 0056 2343     		orrs	r3, r3, r4
 474              		.loc 1 137 10 view .LVU165
 475 0058 43F40043 		orr	r3, r3, #32768
 476 005c 43F04003 		orr	r3, r3, #64
 477              	.LVL32:
ARM GAS  /tmp/ccrCZXdE.s 			page 41


 138:../application/Src/spi.c **** 	SPI1->CR1 = cr1temp;
 478              		.loc 1 138 2 is_stmt 1 view .LVU166
 479              		.loc 1 138 12 is_stmt 0 view .LVU167
 480 0060 2B80     		strh	r3, [r5]	@ movhi
 139:../application/Src/spi.c **** 	SPI_BiDirectionalLineConfig(SPI1, SPI_Direction_Rx);
 481              		.loc 1 139 2 is_stmt 1 view .LVU168
 482 0062 2846     		mov	r0, r5
 483 0064 4BF6FF71 		movw	r1, #49151
 484 0068 FFF7FEFF 		bl	SPI_BiDirectionalLineConfig
 485              	.LVL33:
 140:../application/Src/spi.c **** 	
 141:../application/Src/spi.c **** 	SPI_I2S_ReceiveData(SPI1);
 486              		.loc 1 141 2 view .LVU169
 487 006c 2846     		mov	r0, r5
 488 006e FFF7FEFF 		bl	SPI_I2S_ReceiveData
 489              	.LVL34:
 142:../application/Src/spi.c **** 	SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_OVR);
 490              		.loc 1 142 2 view .LVU170
 491 0072 2846     		mov	r0, r5
 492 0074 4021     		movs	r1, #64
 493 0076 FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 494              	.LVL35:
 143:../application/Src/spi.c **** 
 144:../application/Src/spi.c **** 	DMA_Cmd(DMA1_Channel2, ENABLE);
 495              		.loc 1 144 2 view .LVU171
 496 007a 3046     		mov	r0, r6
 497 007c 0121     		movs	r1, #1
 498 007e FFF7FEFF 		bl	DMA_Cmd
 499              	.LVL36:
 145:../application/Src/spi.c **** }
 500              		.loc 1 145 1 is_stmt 0 view .LVU172
 501 0082 0DB0     		add	sp, sp, #52
 502              	.LCFI8:
 503              		.cfi_def_cfa_offset 20
 504              		@ sp needed
 505 0084 F0BD     		pop	{r4, r5, r6, r7, pc}
 506              	.L13:
 507 0086 00BF     		.align	2
 508              	.L12:
 509 0088 1C000240 		.word	1073872924
 510 008c 0C300140 		.word	1073819660
 511 0090 00E100E0 		.word	-536813312
 512 0094 00300140 		.word	1073819648
 513              		.cfi_endproc
 514              	.LFE31:
 516              		.section	.text.SPI_FullDuplex_TransmitReceive,"ax",%progbits
 517              		.align	1
 518              		.p2align 2,,3
 519              		.global	SPI_FullDuplex_TransmitReceive
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 523              		.fpu softvfp
 525              	SPI_FullDuplex_TransmitReceive:
 526              	.LVL37:
 527              	.LFB32:
 146:../application/Src/spi.c **** 
ARM GAS  /tmp/ccrCZXdE.s 			page 42


 147:../application/Src/spi.c **** /**
 148:../application/Src/spi.c ****   * @brief Hardware SPI Transmit-Receive Full-Duplex Function
 149:../application/Src/spi.c **** 	* @param data: buffer for storing rx/tx data
 150:../application/Src/spi.c **** 	* @param length: length of data to receive/transmit
 151:../application/Src/spi.c **** 	* @param spi_mode: SPI mode
 152:../application/Src/spi.c ****   * @retval None
 153:../application/Src/spi.c ****   */
 154:../application/Src/spi.c **** void SPI_FullDuplex_TransmitReceive(uint8_t * tx_data, uint8_t * rx_data, uint16_t length, uint8_t 
 155:../application/Src/spi.c **** {
 528              		.loc 1 155 1 is_stmt 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 56
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 156:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 532              		.loc 1 156 2 view .LVU174
 157:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 533              		.loc 1 157 2 view .LVU175
 158:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 534              		.loc 1 158 2 view .LVU176
 159:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 535              		.loc 1 159 2 view .LVU177
 155:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 536              		.loc 1 155 1 is_stmt 0 view .LVU178
 537 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 538              	.LCFI9:
 539              		.cfi_def_cfa_offset 36
 540              		.cfi_offset 4, -36
 541              		.cfi_offset 5, -32
 542              		.cfi_offset 6, -28
 543              		.cfi_offset 7, -24
 544              		.cfi_offset 8, -20
 545              		.cfi_offset 9, -16
 546              		.cfi_offset 10, -12
 547              		.cfi_offset 11, -8
 548              		.cfi_offset 14, -4
 549 0004 0746     		mov	r7, r0
 160:../application/Src/spi.c **** 	GPIO_Init (GPIOB,&GPIO_InitStructure);
 161:../application/Src/spi.c **** 	
 162:../application/Src/spi.c **** 	DMA_InitTypeDef DMA_InitStructure;
 163:../application/Src/spi.c **** 		
 164:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) rx_data;
 165:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 166:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 167:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 550              		.loc 1 167 28 view .LVU179
 551 0006 0024     		movs	r4, #0
 155:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 552              		.loc 1 155 1 view .LVU180
 553 0008 9346     		mov	fp, r2
 168:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 169:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 170:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 171:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 172:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 173:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 174:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 554              		.loc 1 174 33 view .LVU181
ARM GAS  /tmp/ccrCZXdE.s 			page 43


 555 000a 4FF48056 		mov	r6, #4096
 155:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 556              		.loc 1 155 1 view .LVU182
 557 000e 0D46     		mov	r5, r1
 171:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 558              		.loc 1 171 34 view .LVU183
 559 0010 4FF0800A 		mov	r10, #128
 155:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 560              		.loc 1 155 1 view .LVU184
 561 0014 8FB0     		sub	sp, sp, #60
 562              	.LCFI10:
 563              		.cfi_def_cfa_offset 96
 158:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 564              		.loc 1 158 30 view .LVU185
 565 0016 2E4A     		ldr	r2, .L16
 566              	.LVL38:
 175:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel2, &DMA_InitStructure);
 567              		.loc 1 175 2 view .LVU186
 568 0018 DFF8CC80 		ldr	r8, .L16+24
 569              	.LBB34:
 570              	.LBB35:
 571              		.loc 2 1591 32 view .LVU187
 572 001c 4FF02009 		mov	r9, #32
 573              	.LBE35:
 574              	.LBE34:
 160:../application/Src/spi.c **** 	
 575              		.loc 1 160 2 view .LVU188
 576 0020 02A9     		add	r1, sp, #8
 577              	.LVL39:
 160:../application/Src/spi.c **** 	
 578              		.loc 1 160 2 view .LVU189
 579 0022 2C48     		ldr	r0, .L16+4
 580              	.LVL40:
 155:../application/Src/spi.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 581              		.loc 1 155 1 view .LVU190
 582 0024 CDE90073 		strd	r7, r3, [sp]
 158:../application/Src/spi.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 583              		.loc 1 158 30 view .LVU191
 584 0028 0292     		str	r2, [sp, #8]
 160:../application/Src/spi.c **** 	
 585              		.loc 1 160 2 is_stmt 1 view .LVU192
 586 002a FFF7FEFF 		bl	GPIO_Init
 587              	.LVL41:
 162:../application/Src/spi.c **** 		
 588              		.loc 1 162 2 view .LVU193
 164:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 589              		.loc 1 164 2 view .LVU194
 166:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 590              		.loc 1 166 43 is_stmt 0 view .LVU195
 591 002e 2A4B     		ldr	r3, .L16+8
 592              		.loc 1 175 2 view .LVU196
 593 0030 4046     		mov	r0, r8
 594 0032 03A9     		add	r1, sp, #12
 166:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 595              		.loc 1 166 43 view .LVU197
 596 0034 0393     		str	r3, [sp, #12]
 167:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
ARM GAS  /tmp/ccrCZXdE.s 			page 44


 597              		.loc 1 167 28 view .LVU198
 598 0036 CDE9054B 		strd	r4, fp, [sp, #20]
 170:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 599              		.loc 1 170 43 view .LVU199
 600 003a CDE90944 		strd	r4, r4, [sp, #36]
 164:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 601              		.loc 1 164 39 view .LVU200
 602 003e 0495     		str	r5, [sp, #16]
 165:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 603              		.loc 1 165 2 is_stmt 1 view .LVU201
 167:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 604              		.loc 1 167 2 view .LVU202
 168:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 605              		.loc 1 168 2 view .LVU203
 169:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 606              		.loc 1 169 2 view .LVU204
 170:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 607              		.loc 1 170 2 view .LVU205
 171:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 608              		.loc 1 171 2 view .LVU206
 172:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 609              		.loc 1 172 2 view .LVU207
 173:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 610              		.loc 1 173 2 view .LVU208
 174:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel2, &DMA_InitStructure);
 611              		.loc 1 174 2 view .LVU209
 612              		.loc 1 175 2 view .LVU210
 168:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 613              		.loc 1 168 28 is_stmt 0 view .LVU211
 614 0040 0D94     		str	r4, [sp, #52]
 172:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 615              		.loc 1 172 38 view .LVU212
 616 0042 0794     		str	r4, [sp, #28]
 173:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 617              		.loc 1 173 29 view .LVU213
 618 0044 0B94     		str	r4, [sp, #44]
 171:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 619              		.loc 1 171 34 view .LVU214
 620 0046 CDF820A0 		str	r10, [sp, #32]
 174:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel2, &DMA_InitStructure);
 621              		.loc 1 174 33 view .LVU215
 622 004a 0C96     		str	r6, [sp, #48]
 623              		.loc 1 175 2 view .LVU216
 624 004c FFF7FEFF 		bl	DMA_Init
 625              	.LVL42:
 176:../application/Src/spi.c **** 	
 177:../application/Src/spi.c **** 	DMA_ITConfig(DMA1_Channel2, DMA_IT_TC, ENABLE);
 626              		.loc 1 177 2 is_stmt 1 view .LVU217
 627 0050 4046     		mov	r0, r8
 628 0052 0122     		movs	r2, #1
 629 0054 0221     		movs	r1, #2
 630 0056 FFF7FEFF 		bl	DMA_ITConfig
 631              	.LVL43:
 178:../application/Src/spi.c **** 	NVIC_SetPriority(DMA1_Channel2_IRQn, 2);
 632              		.loc 1 178 2 view .LVU218
 633              	.LBB39:
 634              	.LBI34:
ARM GAS  /tmp/ccrCZXdE.s 			page 45


1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 635              		.loc 2 1586 22 view .LVU219
 636              	.LBB36:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 637              		.loc 2 1588 3 view .LVU220
 638              		.loc 2 1591 5 view .LVU221
 639              	.LBE36:
 640              	.LBE39:
 179:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 180:../application/Src/spi.c **** 	
 181:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) tx_data;
 182:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 183:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 184:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 641              		.loc 1 184 28 is_stmt 0 view .LVU222
 642 005a 1022     		movs	r2, #16
 643              	.LBB40:
 644              	.LBB37:
 645              		.loc 2 1591 32 view .LVU223
 646 005c 1F4D     		ldr	r5, .L16+12
 647              	.LVL44:
 648              		.loc 2 1591 32 view .LVU224
 649              	.LBE37:
 650              	.LBE40:
 185:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 186:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 187:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 188:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 189:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 190:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 191:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 192:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 651              		.loc 1 192 2 view .LVU225
 652 005e 204F     		ldr	r7, .L16+16
 653              	.LVL45:
 654              	.LBB41:
 655              	.LBB38:
 656              		.loc 2 1591 32 view .LVU226
 657 0060 85F80C93 		strb	r9, [r5, #780]
 658              	.LVL46:
 659              		.loc 2 1591 32 view .LVU227
 660              	.LBE38:
 661              	.LBE41:
 179:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 662              		.loc 1 179 2 is_stmt 1 view .LVU228
 663              	.LBB42:
 664              	.LBI42:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 665              		.loc 2 1502 22 view .LVU229
 666              	.LBB43:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 667              		.loc 2 1504 3 view .LVU230
 668              	.LBE43:
 669              	.LBE42:
 181:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 670              		.loc 1 181 39 is_stmt 0 view .LVU231
 671 0064 0098     		ldr	r0, [sp]
ARM GAS  /tmp/ccrCZXdE.s 			page 46


 183:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 672              		.loc 1 183 43 view .LVU232
 673 0066 1C4B     		ldr	r3, .L16+8
 674              	.LBB45:
 675              	.LBB44:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 676              		.loc 2 1504 39 view .LVU233
 677 0068 2E60     		str	r6, [r5]
 678              	.LVL47:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 679              		.loc 2 1504 39 view .LVU234
 680              	.LBE44:
 681              	.LBE45:
 181:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 682              		.loc 1 181 2 is_stmt 1 view .LVU235
 683              		.loc 1 192 2 is_stmt 0 view .LVU236
 684 006a 03A9     		add	r1, sp, #12
 181:../application/Src/spi.c **** 	DMA_InitStructure.DMA_BufferSize = length;
 685              		.loc 1 181 39 view .LVU237
 686 006c 0490     		str	r0, [sp, #16]
 182:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 687              		.loc 1 182 2 is_stmt 1 view .LVU238
 688              		.loc 1 192 2 is_stmt 0 view .LVU239
 689 006e 3846     		mov	r0, r7
 183:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 690              		.loc 1 183 43 view .LVU240
 691 0070 0393     		str	r3, [sp, #12]
 187:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 692              		.loc 1 187 43 view .LVU241
 693 0072 CDE90944 		strd	r4, r4, [sp, #36]
 189:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 694              		.loc 1 189 38 view .LVU242
 695 0076 CDE9074A 		strd	r4, r10, [sp, #28]
 191:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 696              		.loc 1 191 33 view .LVU243
 697 007a CDE90B46 		strd	r4, r6, [sp, #44]
 185:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 698              		.loc 1 185 28 view .LVU244
 699 007e 0D94     		str	r4, [sp, #52]
 184:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 700              		.loc 1 184 28 view .LVU245
 701 0080 0592     		str	r2, [sp, #20]
 182:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) &SPI1->DR;
 702              		.loc 1 182 35 view .LVU246
 703 0082 CDF818B0 		str	fp, [sp, #24]
 183:../application/Src/spi.c **** 	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 704              		.loc 1 183 2 is_stmt 1 view .LVU247
 184:../application/Src/spi.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 705              		.loc 1 184 2 view .LVU248
 185:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 706              		.loc 1 185 2 view .LVU249
 186:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 707              		.loc 1 186 2 view .LVU250
 187:../application/Src/spi.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 708              		.loc 1 187 2 view .LVU251
 188:../application/Src/spi.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 709              		.loc 1 188 2 view .LVU252
ARM GAS  /tmp/ccrCZXdE.s 			page 47


 189:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 710              		.loc 1 189 2 view .LVU253
 190:../application/Src/spi.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_Medium;
 711              		.loc 1 190 2 view .LVU254
 191:../application/Src/spi.c **** 	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 712              		.loc 1 191 2 view .LVU255
 713              		.loc 1 192 2 view .LVU256
 714 0086 FFF7FEFF 		bl	DMA_Init
 715              	.LVL48:
 193:../application/Src/spi.c **** 	
 194:../application/Src/spi.c **** 	DMA_ITConfig(DMA1_Channel3, DMA_IT_TC, ENABLE);
 716              		.loc 1 194 2 view .LVU257
 717 008a 3846     		mov	r0, r7
 718 008c 0122     		movs	r2, #1
 719 008e 0221     		movs	r1, #2
 720 0090 FFF7FEFF 		bl	DMA_ITConfig
 721              	.LVL49:
 195:../application/Src/spi.c **** 	NVIC_SetPriority(DMA1_Channel3_IRQn, 2);
 722              		.loc 1 195 2 view .LVU258
 723              	.LBB46:
 724              	.LBI46:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 725              		.loc 2 1586 22 view .LVU259
 726              	.LBB47:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 727              		.loc 2 1588 3 view .LVU260
 728              		.loc 2 1591 5 view .LVU261
 729              	.LBE47:
 730              	.LBE46:
 731              	.LBB49:
 732              	.LBB50:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 733              		.loc 2 1504 39 is_stmt 0 view .LVU262
 734 0094 4FF40051 		mov	r1, #8192
 735 0098 43F6FC32 		movw	r2, #15356
 736              	.LBE50:
 737              	.LBE49:
 196:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 197:../application/Src/spi.c **** 	
 198:../application/Src/spi.c **** 	// Set full-duplex
 199:../application/Src/spi.c **** 	uint16_t cr1temp = SPI1->CR1;
 738              		.loc 1 199 11 view .LVU263
 739 009c 114C     		ldr	r4, .L16+20
 740              	.LBB52:
 741              	.LBB48:
 742              		.loc 2 1591 32 view .LVU264
 743 009e 85F80D93 		strb	r9, [r5, #781]
 744              	.LVL50:
 745              		.loc 2 1591 32 view .LVU265
 746              	.LBE48:
 747              	.LBE52:
 196:../application/Src/spi.c **** 	NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 748              		.loc 1 196 2 is_stmt 1 view .LVU266
 749              	.LBB53:
 750              	.LBI49:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 751              		.loc 2 1502 22 view .LVU267
ARM GAS  /tmp/ccrCZXdE.s 			page 48


 752              	.LBB51:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 753              		.loc 2 1504 3 view .LVU268
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 754              		.loc 2 1504 39 is_stmt 0 view .LVU269
 755 00a2 2960     		str	r1, [r5]
 756              	.LVL51:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 757              		.loc 2 1504 39 view .LVU270
 758              	.LBE51:
 759              	.LBE53:
 760              		.loc 1 199 2 is_stmt 1 view .LVU271
 761              		.loc 1 199 11 is_stmt 0 view .LVU272
 762 00a4 2188     		ldrh	r1, [r4]
 763              	.LVL52:
 200:../application/Src/spi.c **** 	cr1temp |= SPI_CR1_SPE;	
 764              		.loc 1 200 2 is_stmt 1 view .LVU273
 201:../application/Src/spi.c **** 	cr1temp &= ~(SPI_CR1_BIDIMODE|SPI_CR1_BIDIOE|SPI_CR1_RXONLY|SPI_CR1_CPOL|SPI_CR1_CPHA);
 765              		.loc 1 201 2 view .LVU274
 202:../application/Src/spi.c **** 	cr1temp |= spi_mode & 0x03;
 766              		.loc 1 202 22 is_stmt 0 view .LVU275
 767 00a6 019B     		ldr	r3, [sp, #4]
 768 00a8 0A40     		ands	r2, r2, r1
 769              	.LVL53:
 770              		.loc 1 202 2 is_stmt 1 view .LVU276
 201:../application/Src/spi.c **** 	cr1temp &= ~(SPI_CR1_BIDIMODE|SPI_CR1_BIDIOE|SPI_CR1_RXONLY|SPI_CR1_CPOL|SPI_CR1_CPHA);
 771              		.loc 1 201 10 is_stmt 0 view .LVU277
 772 00aa 42F04002 		orr	r2, r2, #64
 773              	.LVL54:
 774              		.loc 1 202 22 view .LVU278
 775 00ae 03F00303 		and	r3, r3, #3
 776              		.loc 1 202 10 view .LVU279
 777 00b2 1343     		orrs	r3, r3, r2
 778              	.LVL55:
 203:../application/Src/spi.c **** 	SPI1->CR1 = cr1temp;
 779              		.loc 1 203 2 is_stmt 1 view .LVU280
 204:../application/Src/spi.c **** 	SPI1->DR;							// clear RXNE 
 205:../application/Src/spi.c **** 	
 206:../application/Src/spi.c **** 	DMA_Cmd(DMA1_Channel2, ENABLE);
 780              		.loc 1 206 2 is_stmt 0 view .LVU281
 781 00b4 4046     		mov	r0, r8
 203:../application/Src/spi.c **** 	SPI1->CR1 = cr1temp;
 782              		.loc 1 203 12 view .LVU282
 783 00b6 2380     		strh	r3, [r4]	@ movhi
 204:../application/Src/spi.c **** 	SPI1->DR;							// clear RXNE 
 784              		.loc 1 204 2 is_stmt 1 view .LVU283
 785              		.loc 1 206 2 is_stmt 0 view .LVU284
 786 00b8 0121     		movs	r1, #1
 204:../application/Src/spi.c **** 	SPI1->DR;							// clear RXNE 
 787              		.loc 1 204 6 view .LVU285
 788 00ba A389     		ldrh	r3, [r4, #12]
 789              	.LVL56:
 790              		.loc 1 206 2 is_stmt 1 view .LVU286
 791 00bc FFF7FEFF 		bl	DMA_Cmd
 792              	.LVL57:
 207:../application/Src/spi.c **** 	DMA_Cmd(DMA1_Channel3, ENABLE);
 793              		.loc 1 207 2 view .LVU287
ARM GAS  /tmp/ccrCZXdE.s 			page 49


 794 00c0 3846     		mov	r0, r7
 795 00c2 0121     		movs	r1, #1
 796 00c4 FFF7FEFF 		bl	DMA_Cmd
 797              	.LVL58:
 208:../application/Src/spi.c **** }
 798              		.loc 1 208 1 is_stmt 0 view .LVU288
 799 00c8 0FB0     		add	sp, sp, #60
 800              	.LCFI11:
 801              		.cfi_def_cfa_offset 36
 802              		@ sp needed
 803 00ca BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 804              	.L17:
 805              		.loc 1 208 1 view .LVU289
 806 00ce 00BF     		.align	2
 807              	.L16:
 808 00d0 08000318 		.word	402849800
 809 00d4 000C0140 		.word	1073810432
 810 00d8 0C300140 		.word	1073819660
 811 00dc 00E100E0 		.word	-536813312
 812 00e0 30000240 		.word	1073872944
 813 00e4 00300140 		.word	1073819648
 814 00e8 1C000240 		.word	1073872924
 815              		.cfi_endproc
 816              	.LFE32:
 818              		.text
 819              	.Letext0:
 820              		.file 3 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 821              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 822              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 823              		.file 6 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dma.h"
 824              		.file 7 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 825              		.file 8 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_spi.h"
 826              		.file 9 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
ARM GAS  /tmp/ccrCZXdE.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccrCZXdE.s:16     .text.SPI_Start:0000000000000000 $t
     /tmp/ccrCZXdE.s:25     .text.SPI_Start:0000000000000000 SPI_Start
     /tmp/ccrCZXdE.s:113    .text.SPI_Start:0000000000000058 $d
     /tmp/ccrCZXdE.s:120    .text.SPI_HalfDuplex_Transmit:0000000000000000 $t
     /tmp/ccrCZXdE.s:128    .text.SPI_HalfDuplex_Transmit:0000000000000000 SPI_HalfDuplex_Transmit
     /tmp/ccrCZXdE.s:327    .text.SPI_HalfDuplex_Transmit:000000000000009c $d
     /tmp/ccrCZXdE.s:337    .text.SPI_HalfDuplex_Receive:0000000000000000 $t
     /tmp/ccrCZXdE.s:345    .text.SPI_HalfDuplex_Receive:0000000000000000 SPI_HalfDuplex_Receive
     /tmp/ccrCZXdE.s:509    .text.SPI_HalfDuplex_Receive:0000000000000088 $d
     /tmp/ccrCZXdE.s:517    .text.SPI_FullDuplex_TransmitReceive:0000000000000000 $t
     /tmp/ccrCZXdE.s:525    .text.SPI_FullDuplex_TransmitReceive:0000000000000000 SPI_FullDuplex_TransmitReceive
     /tmp/ccrCZXdE.s:808    .text.SPI_FullDuplex_TransmitReceive:00000000000000d0 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphClockCmd
GPIO_PinRemapConfig
SPI_Init
RCC_AHBPeriphClockCmd
SPI_I2S_DMACmd
SPI_Cmd
GPIO_Init
DMA_Init
DMA_ITConfig
SPI_BiDirectionalLineConfig
SPI_I2S_ReceiveData
SPI_I2S_GetFlagStatus
DMA_Cmd
