Calling target program-options parser
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_port_counters7': port_counters7 - 
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_controller_io5': controller_io5 - 
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'IngressImpl.table0_control.table0': IngressImpl.table0_control._drop - 
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_int71': int71 - 
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'IngressImpl.int_ingress.tb_monitor_flow': NoAction - 
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'IngressImpl.int_ingress.tb_set_first_hop': NoAction - 
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'IngressImpl.int_ingress.tb_set_last_hop': NoAction - 
[03:43:12.999] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_switchint57': switchint57 - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_int_egress_int_source_sink_send_postcard': EgressImpl.int_egress.int_source_sink.send_postcard - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop': NoAction - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_int_egress_int_source_sink_int_sink': EgressImpl.int_egress.int_source_sink.int_sink - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_exceeded': EgressImpl.int_egress.int_transit.int_hop_cnt_exceeded - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'EgressImpl.int_egress.int_transit.tb_int_transit': NoAction - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_int_egress_int_transit_int_mtu_limit_hit': EgressImpl.int_egress.int_transit.int_mtu_limit_hit - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_decrement': EgressImpl.int_egress.int_transit.int_hop_cnt_decrement - 
[03:43:13.000] [bmv2] [D] [thread 27550] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 
[03:43:13.000] [bmv2] [D] [thread 27550] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i1 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i2 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i3 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i4 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i5 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i6 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i7 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i8 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i9 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i10 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i11 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i12 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i13 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.000] [bmv2] [D] [thread 27550] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i14 - 

[03:43:13.000] [bmv2] [D] [thread 27550] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i15 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 
[03:43:13.001] [bmv2] [D] [thread 27550] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i1 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i2 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i3 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i4 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i5 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i6 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i7 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i8 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i9 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i10 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i11 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i12 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i13 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i14 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:13.001] [bmv2] [D] [thread 27550] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i15 - 

[03:43:13.001] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_int_egress_int_transit_int_update_outer_encap': EgressImpl.int_egress.int_transit.int_update_outer_encap - 
[03:43:13.001] [bmv2] [D] [thread 27550] Set default default entry for table 'EgressImpl.int_egress.int_report.tb_generate_report': NoAction - 
[03:43:13.001] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_port_counters17': port_counters17 - 
[03:43:13.001] [bmv2] [D] [thread 27550] Set default default entry for table 'tbl_controller_io16': controller_io16 - 
Adding interface s2-eth1 as port 1
[03:43:13.003] [bmv2] [D] [thread 27550] Adding interface s2-eth1 as port 1
Adding interface s2-eth2 as port 2
[03:43:13.034] [bmv2] [D] [thread 27550] Adding interface s2-eth2 as port 2
Adding interface s2-eth3 as port 3
[03:43:13.071] [bmv2] [D] [thread 27550] Adding interface s2-eth3 as port 3
Server listening on 0.0.0.0:50052
[03:43:13.102] [bmv2] [I] [thread 27550] Starting Thrift server on port 9091
[03:43:13.102] [bmv2] [I] [thread 27550] Thrift server was started
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Processing packet received on port 2
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Parser 'parser': start
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Bytes parsed: 14
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Parser 'parser': end
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Looking up key:

[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Action port_counters7
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Action entry is NoAction - 
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] Action NoAction
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.186] [bmv2] [T] [thread 27560] [0.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Egress port is 511
[03:43:13.186] [bmv2] [D] [thread 27560] [0.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Processing packet received on port 2
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Parser 'parser': start
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Bytes parsed: 14
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Parser 'parser': end
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Looking up key:

[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Action port_counters7
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.348] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.348] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.349] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.349] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Action entry is NoAction - 
[03:43:13.349] [bmv2] [T] [thread 27560] [1.0] [cxt 0] Action NoAction
[03:43:13.349] [bmv2] [T] [thread 27560] [1.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.349] [bmv2] [T] [thread 27560] [1.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.349] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.349] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Egress port is 511
[03:43:13.349] [bmv2] [D] [thread 27560] [1.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Processing packet received on port 2
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Parser 'parser': start
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Bytes parsed: 14
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Parser 'parser': end
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Looking up key:

[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Action port_counters7
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Action entry is NoAction - 
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] Action NoAction
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.349] [bmv2] [T] [thread 27560] [2.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Egress port is 511
[03:43:13.349] [bmv2] [D] [thread 27560] [2.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Processing packet received on port 1
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Parser 'parser': start
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Bytes parsed: 14
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Parser 'parser': end
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Looking up key:

[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Action port_counters7
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Action entry is NoAction - 
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] Action NoAction
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.476] [bmv2] [T] [thread 27560] [3.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Egress port is 511
[03:43:13.476] [bmv2] [D] [thread 27560] [3.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Processing packet received on port 1
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Parser 'parser': start
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Bytes parsed: 14
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Parser 'parser': end
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Looking up key:

[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Action port_counters7
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Action entry is NoAction - 
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] Action NoAction
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.476] [bmv2] [T] [thread 27560] [4.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Egress port is 511
[03:43:13.476] [bmv2] [D] [thread 27560] [4.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Processing packet received on port 3
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Parser 'parser': start
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Bytes parsed: 14
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Parser 'parser': end
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Looking up key:

[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Action port_counters7
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Action entry is NoAction - 
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] Action NoAction
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.636] [bmv2] [T] [thread 27560] [5.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Egress port is 511
[03:43:13.636] [bmv2] [D] [thread 27560] [5.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Processing packet received on port 3
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Parser 'parser': start
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Bytes parsed: 14
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Parser 'parser': end
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Looking up key:

[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Action port_counters7
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.636] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.636] [bmv2] [T] [thread 27560] [6.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.637] [bmv2] [T] [thread 27560] [6.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.637] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.637] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.637] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.637] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Action entry is NoAction - 
[03:43:13.637] [bmv2] [T] [thread 27560] [6.0] [cxt 0] Action NoAction
[03:43:13.637] [bmv2] [T] [thread 27560] [6.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.637] [bmv2] [T] [thread 27560] [6.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.637] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.637] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Egress port is 511
[03:43:13.637] [bmv2] [D] [thread 27560] [6.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Processing packet received on port 3
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Parser 'parser': start
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Bytes parsed: 14
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Parser 'parser': end
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Looking up key:

[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Action port_counters7
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Action entry is NoAction - 
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] Action NoAction
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.764] [bmv2] [T] [thread 27560] [7.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Egress port is 511
[03:43:13.764] [bmv2] [D] [thread 27560] [7.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Processing packet received on port 3
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Parser 'parser': start
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Bytes parsed: 14
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Parser 'parser': end
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Looking up key:

[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Action port_counters7
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Action entry is NoAction - 
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] Action NoAction
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.764] [bmv2] [T] [thread 27560] [8.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Egress port is 511
[03:43:13.764] [bmv2] [D] [thread 27560] [8.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Processing packet received on port 2
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Parser 'parser': start
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Bytes parsed: 14
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Parser 'parser': end
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Looking up key:

[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.953] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Action port_counters7
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.953] [bmv2] [T] [thread 27560] [9.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Action entry is NoAction - 
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] Action NoAction
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.954] [bmv2] [T] [thread 27560] [9.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Egress port is 511
[03:43:13.954] [bmv2] [D] [thread 27560] [9.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Processing packet received on port 2
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Parser 'parser': start
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Bytes parsed: 14
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Parser 'parser': end
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Looking up key:

[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Action port_counters7
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.053] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.053] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Action entry is NoAction - 
[03:43:14.054] [bmv2] [T] [thread 27560] [10.0] [cxt 0] Action NoAction
[03:43:14.054] [bmv2] [T] [thread 27560] [10.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.054] [bmv2] [T] [thread 27560] [10.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.054] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.054] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Egress port is 511
[03:43:14.054] [bmv2] [D] [thread 27560] [10.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Processing packet received on port 2
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Parser 'parser': start
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Bytes parsed: 14
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Parser 'parser': end
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Looking up key:

[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Action port_counters7
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Action entry is NoAction - 
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] Action NoAction
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.054] [bmv2] [T] [thread 27560] [11.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Egress port is 511
[03:43:14.054] [bmv2] [D] [thread 27560] [11.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Processing packet received on port 1
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Parser 'parser': start
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Bytes parsed: 14
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Parser 'parser': end
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Looking up key:

[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Action port_counters7
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Action entry is NoAction - 
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] Action NoAction
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.081] [bmv2] [T] [thread 27560] [12.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Egress port is 511
[03:43:14.081] [bmv2] [D] [thread 27560] [12.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Processing packet received on port 3
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Parser 'parser': start
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Bytes parsed: 14
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Parser 'parser': end
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Looking up key:

[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Action port_counters7
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.436] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.436] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.437] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.437] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.437] [bmv2] [T] [thread 27560] [13.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.437] [bmv2] [T] [thread 27560] [13.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.437] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.437] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.437] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.437] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Action entry is NoAction - 
[03:43:14.437] [bmv2] [T] [thread 27560] [13.0] [cxt 0] Action NoAction
[03:43:14.437] [bmv2] [T] [thread 27560] [13.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.437] [bmv2] [T] [thread 27560] [13.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.437] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.437] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Egress port is 511
[03:43:14.437] [bmv2] [D] [thread 27560] [13.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Processing packet received on port 2
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Parser 'parser': start
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Bytes parsed: 14
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Parser 'parser': end
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Looking up key:

[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Action port_counters7
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Action entry is NoAction - 
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] Action NoAction
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.470] [bmv2] [T] [thread 27560] [14.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Egress port is 511
[03:43:14.470] [bmv2] [D] [thread 27560] [14.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Processing packet received on port 3
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Parser 'parser': start
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Bytes parsed: 14
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Parser 'parser': end
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Looking up key:

[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Action port_counters7
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.561] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.561] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.562] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.562] [bmv2] [T] [thread 27560] [15.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.562] [bmv2] [T] [thread 27560] [15.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.562] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Action entry is NoAction - 
[03:43:14.562] [bmv2] [T] [thread 27560] [15.0] [cxt 0] Action NoAction
[03:43:14.562] [bmv2] [T] [thread 27560] [15.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.562] [bmv2] [T] [thread 27560] [15.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Egress port is 511
[03:43:14.562] [bmv2] [D] [thread 27560] [15.0] [cxt 0] Dropping packet at the end of ingress
[03:43:15.327] [bmv2] [T] [thread 27628] bm_get_config
[03:43:15.330] [bmv2] [W] [thread 27627] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[03:43:15.334] [bmv2] [T] [thread 27628] mirroring_sesssion_add
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_port_counters7': port_counters7 - 
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_controller_io5': controller_io5 - 
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'IngressImpl.table0_control.table0': IngressImpl.table0_control._drop - 
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_int71': int71 - 
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'IngressImpl.int_ingress.tb_monitor_flow': NoAction - 
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'IngressImpl.int_ingress.tb_set_first_hop': NoAction - 
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'IngressImpl.int_ingress.tb_set_last_hop': NoAction - 
[03:43:15.338] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_switchint57': switchint57 - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_int_egress_int_source_sink_send_postcard': EgressImpl.int_egress.int_source_sink.send_postcard - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop': NoAction - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_int_egress_int_source_sink_int_sink': EgressImpl.int_egress.int_source_sink.int_sink - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_exceeded': EgressImpl.int_egress.int_transit.int_hop_cnt_exceeded - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'EgressImpl.int_egress.int_transit.tb_int_transit': NoAction - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_int_egress_int_transit_int_mtu_limit_hit': EgressImpl.int_egress.int_transit.int_mtu_limit_hit - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_decrement': EgressImpl.int_egress.int_transit.int_hop_cnt_decrement - 
[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 
[03:43:15.339] [bmv2] [D] [thread 27627] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i1 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i2 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i3 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i4 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i5 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i6 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i7 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i8 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i9 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i10 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i11 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i12 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i13 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i14 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i15 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 
[03:43:15.339] [bmv2] [D] [thread 27627] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i1 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i2 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i3 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i4 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i5 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.339] [bmv2] [D] [thread 27627] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i6 - 

[03:43:15.339] [bmv2] [D] [thread 27627] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i7 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i8 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i9 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i10 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i11 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i12 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i13 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i14 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.340] [bmv2] [D] [thread 27627] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i15 - 

[03:43:15.340] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_int_egress_int_transit_int_update_outer_encap': EgressImpl.int_egress.int_transit.int_update_outer_encap - 
[03:43:15.340] [bmv2] [D] [thread 27627] Set default default entry for table 'EgressImpl.int_egress.int_report.tb_generate_report': NoAction - 
[03:43:15.340] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_port_counters17': port_counters17 - 
[03:43:15.340] [bmv2] [D] [thread 27627] Set default default entry for table 'tbl_controller_io16': controller_io16 - 
[03:43:15.350] [bmv2] [D] [thread 27627] simple_switch target has been notified of a config swap
[03:43:15.351] [bmv2] [D] [thread 27629] Entry 0 added to table 'IngressImpl.int_ingress.tb_set_first_hop'
[03:43:15.351] [bmv2] [D] [thread 27629] Dumping entry 0
Match key:
* standard_metadata.ingress_port: EXACT     0001
Action entry: IngressImpl.int_ingress.int_set_first_hop - 

[03:43:15.352] [bmv2] [D] [thread 27627] Entry 0 added to table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:15.352] [bmv2] [D] [thread 27627] Dumping entry 0
Match key:
* hdr.ipv4.srcAddr    : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.dstAddr    : TERNARY   00000000 &&& 00000000
* hdr.ipv4.protocol   : TERNARY   00 &&& 00
* hdr.icmp.tp         : TERNARY   00 &&& 00
* hdr.tcp.srcPort     : TERNARY   0000 &&& 0000
* hdr.tcp.dstPort     : TERNARY   0000 &&& 0000
* hdr.udp.srcPort     : TERNARY   0000 &&& 0000
* hdr.udp.dstPort     : TERNARY   115c &&& ffff
Priority: 2147483645
Action entry: IngressImpl.int_ingress.int_monitor_flow - 

[03:43:15.352] [bmv2] [D] [thread 27629] Entry 1 added to table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:15.352] [bmv2] [D] [thread 27629] Dumping entry 1
Match key:
* hdr.ipv4.srcAddr    : TERNARY   0a000202 &&& ffffffff
* hdr.ipv4.dstAddr    : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.protocol   : TERNARY   01 &&& ff
* hdr.icmp.tp         : TERNARY   08 &&& ff
* hdr.tcp.srcPort     : TERNARY   0000 &&& 0000
* hdr.tcp.dstPort     : TERNARY   0000 &&& 0000
* hdr.udp.srcPort     : TERNARY   0000 &&& 0000
* hdr.udp.dstPort     : TERNARY   0000 &&& 0000
Priority: 2147483645
Action entry: IngressImpl.int_ingress.int_monitor_flow - 

[03:43:15.353] [bmv2] [D] [thread 27627] Entry 0 added to table 'IngressImpl.table0_control.table0'
[03:43:15.353] [bmv2] [D] [thread 27627] Dumping entry 0
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 10200,2,

[03:43:15.353] [bmv2] [D] [thread 27629] Entry 1 added to table 'IngressImpl.table0_control.table0'
[03:43:15.353] [bmv2] [D] [thread 27629] Dumping entry 1
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0800 &&& ffff
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000202 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 202,1,

[03:43:15.354] [bmv2] [D] [thread 27627] Entry 2 added to table 'IngressImpl.table0_control.table0'
[03:43:15.354] [bmv2] [D] [thread 27627] Dumping entry 2
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000303 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 30200,3,

[03:43:15.355] [bmv2] [D] [thread 27629] Entry 3 added to table 'IngressImpl.table0_control.table0'
[03:43:15.355] [bmv2] [D] [thread 27629] Dumping entry 3
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000304 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 30200,3,

[03:43:15.355] [bmv2] [D] [thread 27627] Entry 4 added to table 'IngressImpl.table0_control.table0'
[03:43:15.355] [bmv2] [D] [thread 27627] Dumping entry 4
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a00df02 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 30100,3,

[03:43:15.356] [bmv2] [D] [thread 27629] Entry 0 added to table 'IngressImpl.int_ingress.tb_set_last_hop'
[03:43:15.356] [bmv2] [D] [thread 27629] Dumping entry 0
Match key:
* standard_metadata.egress_spec: EXACT     0001
Action entry: IngressImpl.int_ingress.int_set_last_hop - 

[03:43:15.356] [bmv2] [D] [thread 27627] Entry 0 added to table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop'
[03:43:15.356] [bmv2] [D] [thread 27627] Dumping entry 0
Match key:
Action entry: EgressImpl.int_egress.int_source_sink.int_first_hop - 32,2,a,0,0,

[03:43:15.357] [bmv2] [D] [thread 27629] Entry 0 added to table 'EgressImpl.int_egress.int_transit.tb_int_transit'
[03:43:15.357] [bmv2] [D] [thread 27629] Dumping entry 0
Match key:
Action entry: EgressImpl.int_egress.int_transit.int_transit_params - 2,5dc,

[03:43:15.358] [bmv2] [D] [thread 27627] Entry 0 added to table 'EgressImpl.int_egress.int_report.tb_generate_report'
[03:43:15.358] [bmv2] [D] [thread 27627] Dumping entry 0
Match key:
* standard_metadata.instance_type: EXACT     00000001
Action entry: EgressImpl.int_egress.int_report.create_int_report - 20000,2232,a0002fe,a00df02,3039,

[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Processing packet received on port 3
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Parser 'parser': start
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Bytes parsed: 14
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Parser 'parser': end
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Looking up key:

[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Action port_counters7
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Action entry is NoAction - 
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] Action NoAction
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.603] [bmv2] [T] [thread 27560] [16.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Egress port is 511
[03:43:17.603] [bmv2] [D] [thread 27560] [16.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.859] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Processing packet received on port 1
[03:43:17.859] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Parser 'parser': start
[03:43:17.859] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.859] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.859] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.859] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Bytes parsed: 14
[03:43:17.859] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.859] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Parser 'parser': end
[03:43:17.859] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.859] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Looking up key:

[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Action port_counters7
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Action entry is NoAction - 
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] Action NoAction
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.860] [bmv2] [T] [thread 27560] [17.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Egress port is 511
[03:43:17.860] [bmv2] [D] [thread 27560] [17.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Processing packet received on port 2
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Parser 'parser': start
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Bytes parsed: 14
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Parser 'parser': end
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Looking up key:

[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Action port_counters7
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Action entry is NoAction - 
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] Action NoAction
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.860] [bmv2] [T] [thread 27560] [18.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Egress port is 511
[03:43:17.860] [bmv2] [D] [thread 27560] [18.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Processing packet received on port 3
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Parser 'parser': start
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.860] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Bytes parsed: 14
[03:43:17.860] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Parser 'parser': end
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.860] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Looking up key:

[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.860] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.860] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Action port_counters7
[03:43:17.860] [bmv2] [T] [thread 27560] [19.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.860] [bmv2] [T] [thread 27560] [19.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.860] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Action entry is NoAction - 
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] Action NoAction
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.861] [bmv2] [T] [thread 27560] [19.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Egress port is 511
[03:43:17.861] [bmv2] [D] [thread 27560] [19.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Processing packet received on port 2
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Parser 'parser': start
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Bytes parsed: 14
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Parser 'parser': end
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Looking up key:

[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Action port_counters7
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Action entry is NoAction - 
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] Action NoAction
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.861] [bmv2] [T] [thread 27560] [20.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Egress port is 511
[03:43:17.861] [bmv2] [D] [thread 27560] [20.0] [cxt 0] Dropping packet at the end of ingress
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Processing packet received on port 2
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Parser 'parser': start
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Extracting header 'ethernet'
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Bytes parsed: 14
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Parser 'parser': end
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Pipeline 'ingress': start
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Looking up key:

[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Action entry is port_counters7 - 
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Action port_counters7
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Action entry is NoAction - 
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] Action NoAction
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:25.538] [bmv2] [T] [thread 27560] [21.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Pipeline 'ingress': end
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Egress port is 511
[03:43:25.538] [bmv2] [D] [thread 27560] [21.0] [cxt 0] Dropping packet at the end of ingress
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Processing packet received on port 3
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Parser 'parser': start
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Extracting header 'ethernet'
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Bytes parsed: 14
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Parser 'parser': end
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Pipeline 'ingress': start
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Looking up key:

[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:25.538] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Action entry is port_counters7 - 
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Action port_counters7
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:25.538] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:25.539] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:25.539] [bmv2] [T] [thread 27560] [22.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:25.539] [bmv2] [T] [thread 27560] [22.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:25.539] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Action entry is NoAction - 
[03:43:25.539] [bmv2] [T] [thread 27560] [22.0] [cxt 0] Action NoAction
[03:43:25.539] [bmv2] [T] [thread 27560] [22.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:25.539] [bmv2] [T] [thread 27560] [22.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Pipeline 'ingress': end
[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Egress port is 511
[03:43:25.539] [bmv2] [D] [thread 27560] [22.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.306] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Processing packet received on port 1
[03:43:26.306] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Parser 'parser': start
[03:43:26.306] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.306] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Bytes parsed: 14
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Parser 'parser': end
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Looking up key:

[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Action port_counters7
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Action entry is NoAction - 
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] Action NoAction
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.307] [bmv2] [T] [thread 27560] [23.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Egress port is 511
[03:43:26.307] [bmv2] [D] [thread 27560] [23.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Processing packet received on port 3
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Parser 'parser': start
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Bytes parsed: 14
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Parser 'parser': end
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Looking up key:

[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Action port_counters7
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Action entry is NoAction - 
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] Action NoAction
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.561] [bmv2] [T] [thread 27560] [24.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Egress port is 511
[03:43:26.561] [bmv2] [D] [thread 27560] [24.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Processing packet received on port 2
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Parser 'parser': start
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Bytes parsed: 14
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Parser 'parser': end
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Looking up key:

[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Action port_counters7
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Action entry is NoAction - 
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] Action NoAction
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.566] [bmv2] [T] [thread 27560] [25.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Egress port is 511
[03:43:26.566] [bmv2] [D] [thread 27560] [25.0] [cxt 0] Dropping packet at the end of ingress
[03:43:40.646] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Processing packet received on port 2
[03:43:40.646] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Parser 'parser': start
[03:43:40.646] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:40.646] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Extracting header 'ethernet'
[03:43:40.646] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:40.646] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Bytes parsed: 14
[03:43:40.646] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:40.646] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Parser 'parser': end
[03:43:40.646] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Pipeline 'ingress': start
[03:43:40.646] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Looking up key:

[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Action entry is port_counters7 - 
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Action port_counters7
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Action entry is NoAction - 
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] Action NoAction
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:40.647] [bmv2] [T] [thread 27560] [26.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Pipeline 'ingress': end
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Egress port is 511
[03:43:40.647] [bmv2] [D] [thread 27560] [26.0] [cxt 0] Dropping packet at the end of ingress
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Processing packet received on port 3
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Parser 'parser': start
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Extracting header 'ethernet'
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Bytes parsed: 14
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Parser 'parser': end
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Pipeline 'ingress': start
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Looking up key:

[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Action entry is port_counters7 - 
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Action port_counters7
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Action entry is NoAction - 
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] Action NoAction
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:40.902] [bmv2] [T] [thread 27560] [27.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Pipeline 'ingress': end
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Egress port is 511
[03:43:40.902] [bmv2] [D] [thread 27560] [27.0] [cxt 0] Dropping packet at the end of ingress
[03:43:43.459] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Processing packet received on port 1
[03:43:43.459] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Parser 'parser': start
[03:43:43.459] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:43.459] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Extracting header 'ethernet'
[03:43:43.459] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:43.459] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Bytes parsed: 14
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Parser 'parser': end
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Pipeline 'ingress': start
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Looking up key:

[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Action entry is port_counters7 - 
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Action port_counters7
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Action entry is NoAction - 
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] Action NoAction
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:43.460] [bmv2] [T] [thread 27560] [28.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:43.460] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Pipeline 'ingress': end
[03:43:43.461] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Egress port is 511
[03:43:43.461] [bmv2] [D] [thread 27560] [28.0] [cxt 0] Dropping packet at the end of ingress
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Processing packet received on port 3
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Parser 'parser': start
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Extracting header 'ethernet'
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Bytes parsed: 14
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Parser 'parser': end
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Pipeline 'ingress': start
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Looking up key:

[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:45.506] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Action entry is port_counters7 - 
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Action port_counters7
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:45.506] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:45.507] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:45.507] [bmv2] [T] [thread 27560] [29.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:45.507] [bmv2] [T] [thread 27560] [29.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:45.507] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Action entry is NoAction - 
[03:43:45.507] [bmv2] [T] [thread 27560] [29.0] [cxt 0] Action NoAction
[03:43:45.507] [bmv2] [T] [thread 27560] [29.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:45.507] [bmv2] [T] [thread 27560] [29.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Pipeline 'ingress': end
[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Egress port is 511
[03:43:45.507] [bmv2] [D] [thread 27560] [29.0] [cxt 0] Dropping packet at the end of ingress
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Processing packet received on port 2
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Parser 'parser': start
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Extracting header 'ethernet'
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Bytes parsed: 14
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Parser 'parser': end
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Pipeline 'ingress': start
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Looking up key:

[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Action entry is port_counters7 - 
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Action port_counters7
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Action entry is NoAction - 
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] Action NoAction
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:45.507] [bmv2] [T] [thread 27560] [30.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Pipeline 'ingress': end
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Egress port is 511
[03:43:45.507] [bmv2] [D] [thread 27560] [30.0] [cxt 0] Dropping packet at the end of ingress
[03:44:12.130] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Processing packet received on port 2
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Parser 'parser': start
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Extracting header 'ethernet'
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Bytes parsed: 14
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Parser 'parser': end
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Pipeline 'ingress': start
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Looking up key:

[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Action entry is port_counters7 - 
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Action port_counters7
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Action entry is NoAction - 
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] Action NoAction
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:12.131] [bmv2] [T] [thread 27560] [31.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Pipeline 'ingress': end
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Egress port is 511
[03:44:12.131] [bmv2] [D] [thread 27560] [31.0] [cxt 0] Dropping packet at the end of ingress
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Processing packet received on port 3
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Parser 'parser': start
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Extracting header 'ethernet'
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Bytes parsed: 14
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Parser 'parser': end
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Pipeline 'ingress': start
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Looking up key:

[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Action entry is port_counters7 - 
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Action port_counters7
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:12.131] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:12.131] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Action entry is NoAction - 
[03:44:12.132] [bmv2] [T] [thread 27560] [32.0] [cxt 0] Action NoAction
[03:44:12.132] [bmv2] [T] [thread 27560] [32.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:12.132] [bmv2] [T] [thread 27560] [32.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:12.132] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Pipeline 'ingress': end
[03:44:12.132] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Egress port is 511
[03:44:12.132] [bmv2] [D] [thread 27560] [32.0] [cxt 0] Dropping packet at the end of ingress
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Processing packet received on port 1
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Parser 'parser': start
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Extracting header 'ethernet'
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Bytes parsed: 14
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Parser 'parser': end
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Pipeline 'ingress': start
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Looking up key:

[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Action entry is port_counters7 - 
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Action port_counters7
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:18.274] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Action entry is NoAction - 
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] Action NoAction
[03:44:18.274] [bmv2] [T] [thread 27560] [33.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:18.275] [bmv2] [T] [thread 27560] [33.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:18.275] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Pipeline 'ingress': end
[03:44:18.275] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Egress port is 511
[03:44:18.275] [bmv2] [D] [thread 27560] [33.0] [cxt 0] Dropping packet at the end of ingress
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Processing packet received on port 2
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Parser 'parser': start
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Extracting header 'ethernet'
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Bytes parsed: 14
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Parser 'parser': end
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Pipeline 'ingress': start
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Looking up key:

[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Action entry is port_counters7 - 
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Action port_counters7
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Action entry is NoAction - 
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] Action NoAction
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:20.322] [bmv2] [T] [thread 27560] [34.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Pipeline 'ingress': end
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Egress port is 511
[03:44:20.322] [bmv2] [D] [thread 27560] [34.0] [cxt 0] Dropping packet at the end of ingress
[03:44:22.371] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Processing packet received on port 3
[03:44:22.371] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Parser 'parser': start
[03:44:22.371] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:22.371] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Extracting header 'ethernet'
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Bytes parsed: 14
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Parser 'parser': end
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Pipeline 'ingress': start
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Looking up key:

[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Action entry is port_counters7 - 
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Action port_counters7
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:22.372] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Action entry is NoAction - 
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] Action NoAction
[03:44:22.372] [bmv2] [T] [thread 27560] [35.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:22.373] [bmv2] [T] [thread 27560] [35.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:22.373] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Pipeline 'ingress': end
[03:44:22.373] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Egress port is 511
[03:44:22.373] [bmv2] [D] [thread 27560] [35.0] [cxt 0] Dropping packet at the end of ingress
[03:45:11.528] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Processing packet received on port 3
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Parser 'parser': start
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Extracting header 'ethernet'
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Bytes parsed: 14
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Parser 'parser': end
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Pipeline 'ingress': start
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Looking up key:

[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:11.530] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Action entry is port_counters7 - 
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Action port_counters7
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:11.530] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:11.531] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:11.531] [bmv2] [T] [thread 27560] [36.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:11.531] [bmv2] [T] [thread 27560] [36.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:11.531] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Action entry is NoAction - 
[03:45:11.531] [bmv2] [T] [thread 27560] [36.0] [cxt 0] Action NoAction
[03:45:11.531] [bmv2] [T] [thread 27560] [36.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:11.531] [bmv2] [T] [thread 27560] [36.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Pipeline 'ingress': end
[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Egress port is 511
[03:45:11.531] [bmv2] [D] [thread 27560] [36.0] [cxt 0] Dropping packet at the end of ingress
[03:45:13.574] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Processing packet received on port 2
[03:45:13.574] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Parser 'parser': start
[03:45:13.574] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Extracting header 'ethernet'
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Bytes parsed: 14
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Parser 'parser': end
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Pipeline 'ingress': start
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Looking up key:

[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Action entry is port_counters7 - 
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Action port_counters7
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Action entry is NoAction - 
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] Action NoAction
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:13.575] [bmv2] [T] [thread 27560] [37.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Pipeline 'ingress': end
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Egress port is 511
[03:45:13.575] [bmv2] [D] [thread 27560] [37.0] [cxt 0] Dropping packet at the end of ingress
[03:45:27.914] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Processing packet received on port 2
[03:45:27.915] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Parser 'parser': start
[03:45:27.915] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:27.915] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Extracting header 'ethernet'
[03:45:27.917] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:27.917] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Bytes parsed: 14
[03:45:27.917] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:27.917] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Parser 'parser': end
[03:45:27.917] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Pipeline 'ingress': start
[03:45:27.917] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Looking up key:

[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Action entry is port_counters7 - 
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Action port_counters7
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Action entry is NoAction - 
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] Action NoAction
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:27.918] [bmv2] [T] [thread 27560] [38.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Pipeline 'ingress': end
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Egress port is 511
[03:45:27.918] [bmv2] [D] [thread 27560] [38.0] [cxt 0] Dropping packet at the end of ingress
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Processing packet received on port 1
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Parser 'parser': start
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Extracting header 'ethernet'
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Bytes parsed: 14
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Parser 'parser': end
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Pipeline 'ingress': start
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Looking up key:

[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Action entry is port_counters7 - 
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Action port_counters7
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Action entry is NoAction - 
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] Action NoAction
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:27.918] [bmv2] [T] [thread 27560] [39.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Pipeline 'ingress': end
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Egress port is 511
[03:45:27.918] [bmv2] [D] [thread 27560] [39.0] [cxt 0] Dropping packet at the end of ingress
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Processing packet received on port 3
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Parser 'parser': start
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Extracting header 'ethernet'
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Bytes parsed: 14
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Parser 'parser': end
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Pipeline 'ingress': start
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Looking up key:

[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Action entry is port_counters7 - 
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Action port_counters7
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Action entry is NoAction - 
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] Action NoAction
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:32.009] [bmv2] [T] [thread 27560] [40.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Pipeline 'ingress': end
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Egress port is 511
[03:45:32.009] [bmv2] [D] [thread 27560] [40.0] [cxt 0] Dropping packet at the end of ingress
[03:47:10.334] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Processing packet received on port 3
[03:47:10.337] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Parser 'parser': start
[03:47:10.337] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:10.337] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Extracting header 'ethernet'
[03:47:10.340] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:10.340] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Bytes parsed: 14
[03:47:10.340] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:10.340] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Parser 'parser': end
[03:47:10.340] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Pipeline 'ingress': start
[03:47:10.340] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:10.341] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Looking up key:

[03:47:10.341] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:10.341] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Action entry is port_counters7 - 
[03:47:10.341] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Action port_counters7
[03:47:10.341] [bmv2] [T] [thread 27560] [41.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:10.341] [bmv2] [T] [thread 27560] [41.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:10.341] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:47:10.341] [bmv2] [T] [thread 27560] [41.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:10.341] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:10.342] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:10.342] [bmv2] [T] [thread 27560] [41.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:10.342] [bmv2] [T] [thread 27560] [41.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:10.342] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Action entry is NoAction - 
[03:47:10.342] [bmv2] [T] [thread 27560] [41.0] [cxt 0] Action NoAction
[03:47:10.342] [bmv2] [T] [thread 27560] [41.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:10.342] [bmv2] [T] [thread 27560] [41.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Pipeline 'ingress': end
[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Egress port is 511
[03:47:10.342] [bmv2] [D] [thread 27560] [41.0] [cxt 0] Dropping packet at the end of ingress
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Processing packet received on port 2
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Parser 'parser': start
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Extracting header 'ethernet'
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:12.354] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Bytes parsed: 14
[03:47:12.354] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Parser 'parser': end
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Pipeline 'ingress': start
[03:47:12.354] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Looking up key:

[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:12.354] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Action entry is port_counters7 - 
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Action port_counters7
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Action entry is NoAction - 
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] Action NoAction
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:12.355] [bmv2] [T] [thread 27560] [42.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Pipeline 'ingress': end
[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Egress port is 511
[03:47:12.355] [bmv2] [D] [thread 27560] [42.0] [cxt 0] Dropping packet at the end of ingress
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Processing packet received on port 1
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Parser 'parser': start
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Extracting header 'ethernet'
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Bytes parsed: 14
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Parser 'parser': end
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Pipeline 'ingress': start
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Looking up key:

[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Action entry is port_counters7 - 
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Action port_counters7
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Action entry is NoAction - 
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] Action NoAction
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:51.266] [bmv2] [T] [thread 27560] [43.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Pipeline 'ingress': end
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Egress port is 511
[03:47:51.266] [bmv2] [D] [thread 27560] [43.0] [cxt 0] Dropping packet at the end of ingress
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Processing packet received on port 2
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Parser 'parser': start
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Extracting header 'ethernet'
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Bytes parsed: 14
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Parser 'parser': end
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Pipeline 'ingress': start
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Looking up key:

[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Action entry is port_counters7 - 
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Action port_counters7
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:51.266] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:51.266] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:51.267] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Action entry is NoAction - 
[03:47:51.267] [bmv2] [T] [thread 27560] [44.0] [cxt 0] Action NoAction
[03:47:51.267] [bmv2] [T] [thread 27560] [44.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:51.267] [bmv2] [T] [thread 27560] [44.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:51.267] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Pipeline 'ingress': end
[03:47:51.267] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Egress port is 511
[03:47:51.267] [bmv2] [D] [thread 27560] [44.0] [cxt 0] Dropping packet at the end of ingress
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Processing packet received on port 3
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Parser 'parser': start
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Extracting header 'ethernet'
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Parser state 'start': key is 86dd
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Bytes parsed: 14
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Parser 'parser': end
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Pipeline 'ingress': start
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Looking up key:

[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:48:07.666] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Action entry is port_counters7 - 
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Action port_counters7
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:48:07.666] [bmv2] [T] [thread 27560] [45.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Action entry is NoAction - 
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] Action NoAction
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:48:07.667] [bmv2] [T] [thread 27560] [45.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Pipeline 'ingress': end
[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Egress port is 511
[03:48:07.667] [bmv2] [D] [thread 27560] [45.0] [cxt 0] Dropping packet at the end of ingress
[03:51:07.898] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Processing packet received on port 2
[03:51:07.900] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Parser 'parser': start
[03:51:07.900] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[03:51:07.900] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Extracting header 'ethernet'
[03:51:07.901] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Parser state 'start': key is 86dd
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Bytes parsed: 14
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:51:07.902] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Parser 'parser': end
[03:51:07.902] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Pipeline 'ingress': start
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:51:07.902] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Looking up key:

[03:51:07.902] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:51:07.902] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Action entry is port_counters7 - 
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Action port_counters7
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:51:07.902] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:51:07.903] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:51:07.903] [bmv2] [T] [thread 27560] [46.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:51:07.903] [bmv2] [T] [thread 27560] [46.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:51:07.903] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Action entry is NoAction - 
[03:51:07.903] [bmv2] [T] [thread 27560] [46.0] [cxt 0] Action NoAction
[03:51:07.903] [bmv2] [T] [thread 27560] [46.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:51:07.903] [bmv2] [T] [thread 27560] [46.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Pipeline 'ingress': end
[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Egress port is 511
[03:51:07.903] [bmv2] [D] [thread 27560] [46.0] [cxt 0] Dropping packet at the end of ingress
[03:51:07.903] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Processing packet received on port 3
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Parser 'parser': start
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Extracting header 'ethernet'
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Parser state 'start': key is 86dd
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Bytes parsed: 14
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Parser 'parser': end
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Pipeline 'ingress': start
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Looking up key:

[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Action entry is port_counters7 - 
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Action port_counters7
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Action entry is NoAction - 
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] Action NoAction
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:51:07.904] [bmv2] [T] [thread 27560] [47.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Pipeline 'ingress': end
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Egress port is 511
[03:51:07.904] [bmv2] [D] [thread 27560] [47.0] [cxt 0] Dropping packet at the end of ingress
[03:52:13.410] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Processing packet received on port 2
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Parser 'parser': start
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Extracting header 'ethernet'
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Parser state 'start': key is 86dd
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Bytes parsed: 14
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Parser 'parser': end
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Pipeline 'ingress': start
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Looking up key:

[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:52:13.411] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Action entry is port_counters7 - 
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Action port_counters7
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:52:13.411] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:52:13.412] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:52:13.412] [bmv2] [T] [thread 27560] [48.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:52:13.412] [bmv2] [T] [thread 27560] [48.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:52:13.412] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Action entry is NoAction - 
[03:52:13.412] [bmv2] [T] [thread 27560] [48.0] [cxt 0] Action NoAction
[03:52:13.412] [bmv2] [T] [thread 27560] [48.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:52:13.412] [bmv2] [T] [thread 27560] [48.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Pipeline 'ingress': end
[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Egress port is 511
[03:52:13.412] [bmv2] [D] [thread 27560] [48.0] [cxt 0] Dropping packet at the end of ingress
[03:52:46.194] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Processing packet received on port 1
[03:52:46.194] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Parser 'parser': start
[03:52:46.194] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[03:52:46.194] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Extracting header 'ethernet'
[03:52:46.194] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Parser state 'start': key is 86dd
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Bytes parsed: 14
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Parser 'parser': end
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Pipeline 'ingress': start
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Looking up key:

[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Action entry is port_counters7 - 
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Action port_counters7
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:52:46.195] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:52:46.195] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Action entry is NoAction - 
[03:52:46.196] [bmv2] [T] [thread 27560] [49.0] [cxt 0] Action NoAction
[03:52:46.196] [bmv2] [T] [thread 27560] [49.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:52:46.196] [bmv2] [T] [thread 27560] [49.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:52:46.196] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Pipeline 'ingress': end
[03:52:46.196] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Egress port is 511
[03:52:46.196] [bmv2] [D] [thread 27560] [49.0] [cxt 0] Dropping packet at the end of ingress
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Processing packet received on port 3
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Parser 'parser': start
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Extracting header 'ethernet'
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Parser state 'start': key is 86dd
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Bytes parsed: 14
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Parser 'parser': end
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Pipeline 'ingress': start
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Looking up key:

[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Action entry is port_counters7 - 
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Action port_counters7
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Action entry is NoAction - 
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] Action NoAction
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:53:02.562] [bmv2] [T] [thread 27560] [50.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Pipeline 'ingress': end
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Egress port is 511
[03:53:02.562] [bmv2] [D] [thread 27560] [50.0] [cxt 0] Dropping packet at the end of ingress
[03:58:46.640] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Processing packet received on port 3
[03:58:46.641] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Parser 'parser': start
[03:58:46.641] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[03:58:46.641] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Extracting header 'ethernet'
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Parser state 'start': key is 86dd
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Bytes parsed: 14
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Parser 'parser': end
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Pipeline 'ingress': start
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Looking up key:

[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Action entry is port_counters7 - 
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Action port_counters7
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Action entry is NoAction - 
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] Action NoAction
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:58:46.642] [bmv2] [T] [thread 27560] [51.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Pipeline 'ingress': end
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Egress port is 511
[03:58:46.642] [bmv2] [D] [thread 27560] [51.0] [cxt 0] Dropping packet at the end of ingress
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Processing packet received on port 2
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Parser 'parser': start
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Extracting header 'ethernet'
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Parser state 'start': key is 86dd
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Bytes parsed: 14
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Parser 'parser': end
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Pipeline 'ingress': start
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Looking up key:

[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Action entry is port_counters7 - 
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Action port_counters7
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:59:03.025] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:59:03.025] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:59:03.026] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:59:03.026] [bmv2] [T] [thread 27560] [52.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:59:03.026] [bmv2] [T] [thread 27560] [52.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:59:03.026] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Action entry is NoAction - 
[03:59:03.026] [bmv2] [T] [thread 27560] [52.0] [cxt 0] Action NoAction
[03:59:03.026] [bmv2] [T] [thread 27560] [52.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:59:03.026] [bmv2] [T] [thread 27560] [52.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Pipeline 'ingress': end
[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Egress port is 511
[03:59:03.026] [bmv2] [D] [thread 27560] [52.0] [cxt 0] Dropping packet at the end of ingress
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Processing packet received on port 2
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Parser 'parser': start
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Extracting header 'ethernet'
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Parser state 'start': key is 86dd
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Bytes parsed: 14
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Parser 'parser': end
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Pipeline 'ingress': start
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Looking up key:

[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:00:41.316] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Action entry is port_counters7 - 
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Action port_counters7
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:00:41.316] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:00:41.317] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:00:41.317] [bmv2] [T] [thread 27560] [53.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:00:41.317] [bmv2] [T] [thread 27560] [53.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:00:41.317] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Action entry is NoAction - 
[04:00:41.317] [bmv2] [T] [thread 27560] [53.0] [cxt 0] Action NoAction
[04:00:41.317] [bmv2] [T] [thread 27560] [53.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:00:41.317] [bmv2] [T] [thread 27560] [53.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Pipeline 'ingress': end
[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Egress port is 511
[04:00:41.317] [bmv2] [D] [thread 27560] [53.0] [cxt 0] Dropping packet at the end of ingress
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Processing packet received on port 1
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Parser 'parser': start
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Extracting header 'ethernet'
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Parser state 'start': key is 86dd
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Bytes parsed: 14
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Parser 'parser': end
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Pipeline 'ingress': start
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Looking up key:

[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Action entry is port_counters7 - 
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Action port_counters7
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Action entry is NoAction - 
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] Action NoAction
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:02:52.400] [bmv2] [T] [thread 27560] [54.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Pipeline 'ingress': end
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Egress port is 511
[04:02:52.400] [bmv2] [D] [thread 27560] [54.0] [cxt 0] Dropping packet at the end of ingress
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Processing packet received on port 3
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Parser 'parser': start
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Parser 'parser' entering state 'start'
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Extracting header 'ethernet'
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Parser state 'start': key is 86dd
[04:02:52.400] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Bytes parsed: 14
[04:02:52.400] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Parser 'parser': end
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Pipeline 'ingress': start
[04:02:52.400] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Looking up key:

[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:02:52.400] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Action entry is port_counters7 - 
[04:02:52.400] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Action port_counters7
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Action entry is NoAction - 
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] Action NoAction
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:02:52.401] [bmv2] [T] [thread 27560] [55.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Pipeline 'ingress': end
[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Egress port is 511
[04:02:52.401] [bmv2] [D] [thread 27560] [55.0] [cxt 0] Dropping packet at the end of ingress
[04:13:31.382] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Processing packet received on port 3
[04:13:31.383] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Parser 'parser': start
[04:13:31.383] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Parser 'parser' entering state 'start'
[04:13:31.383] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Extracting header 'ethernet'
[04:13:31.384] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Parser state 'start': key is 86dd
[04:13:31.384] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Bytes parsed: 14
[04:13:31.384] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:13:31.384] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Parser 'parser': end
[04:13:31.384] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Pipeline 'ingress': start
[04:13:31.384] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Looking up key:

[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Action entry is port_counters7 - 
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Action port_counters7
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Action entry is NoAction - 
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] Action NoAction
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:13:31.385] [bmv2] [T] [thread 27560] [56.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Pipeline 'ingress': end
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Egress port is 511
[04:13:31.385] [bmv2] [D] [thread 27560] [56.0] [cxt 0] Dropping packet at the end of ingress
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Processing packet received on port 2
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Parser 'parser': start
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Parser 'parser' entering state 'start'
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Extracting header 'ethernet'
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Parser state 'start': key is 86dd
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Bytes parsed: 14
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Parser 'parser': end
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Pipeline 'ingress': start
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Looking up key:

[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:14:36.904] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Action entry is port_counters7 - 
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Action port_counters7
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:14:36.904] [bmv2] [T] [thread 27560] [57.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:14:36.905] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:14:36.905] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:14:36.905] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:14:36.905] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:14:36.905] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:14:36.905] [bmv2] [T] [thread 27560] [57.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:14:36.905] [bmv2] [T] [thread 27560] [57.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:14:36.905] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:14:36.905] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:14:36.905] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:14:36.906] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Action entry is NoAction - 
[04:14:36.906] [bmv2] [T] [thread 27560] [57.0] [cxt 0] Action NoAction
[04:14:36.906] [bmv2] [T] [thread 27560] [57.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:14:36.906] [bmv2] [T] [thread 27560] [57.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:14:36.906] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Pipeline 'ingress': end
[04:14:36.906] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Egress port is 511
[04:14:36.906] [bmv2] [D] [thread 27560] [57.0] [cxt 0] Dropping packet at the end of ingress
[04:16:47.985] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Processing packet received on port 2
[04:16:47.988] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Parser 'parser': start
[04:16:47.988] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Parser 'parser' entering state 'start'
[04:16:47.988] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Extracting header 'ethernet'
[04:16:47.988] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Parser state 'start': key is 86dd
[04:16:47.988] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Bytes parsed: 14
[04:16:47.988] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:16:47.988] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Parser 'parser': end
[04:16:47.988] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Pipeline 'ingress': start
[04:16:47.988] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:16:47.989] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Looking up key:

[04:16:47.989] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:16:47.989] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Action entry is port_counters7 - 
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Action port_counters7
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:16:47.989] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:16:47.989] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:16:47.989] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:16:47.989] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:16:47.990] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:16:47.990] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:16:47.990] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Action entry is NoAction - 
[04:16:47.990] [bmv2] [T] [thread 27560] [58.0] [cxt 0] Action NoAction
[04:16:47.990] [bmv2] [T] [thread 27560] [58.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:16:47.990] [bmv2] [T] [thread 27560] [58.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:16:47.990] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Pipeline 'ingress': end
[04:16:47.990] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Egress port is 511
[04:16:47.990] [bmv2] [D] [thread 27560] [58.0] [cxt 0] Dropping packet at the end of ingress
[04:23:53.962] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Processing packet received on port 1
[04:23:53.963] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Parser 'parser': start
[04:23:53.963] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Parser 'parser' entering state 'start'
[04:23:53.963] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Extracting header 'ethernet'
[04:23:53.965] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Parser state 'start': key is 86dd
[04:23:53.965] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Bytes parsed: 14
[04:23:53.965] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:23:53.965] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Parser 'parser': end
[04:23:53.965] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Pipeline 'ingress': start
[04:23:53.965] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Looking up key:

[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Action entry is port_counters7 - 
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Action port_counters7
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Action entry is NoAction - 
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] Action NoAction
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:23:53.966] [bmv2] [T] [thread 27560] [59.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Pipeline 'ingress': end
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Egress port is 511
[04:23:53.966] [bmv2] [D] [thread 27560] [59.0] [cxt 0] Dropping packet at the end of ingress
[04:23:53.966] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Processing packet received on port 3
[04:23:53.966] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Parser 'parser': start
[04:23:53.966] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Parser 'parser' entering state 'start'
[04:23:53.966] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Extracting header 'ethernet'
[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Parser state 'start': key is 86dd
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Bytes parsed: 14
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Parser 'parser': end
[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Pipeline 'ingress': start
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Looking up key:

[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Action entry is port_counters7 - 
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Action port_counters7
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:23:53.967] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:23:53.967] [bmv2] [T] [thread 27560] [60.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:23:53.968] [bmv2] [T] [thread 27560] [60.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:23:53.968] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:23:53.968] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:23:53.968] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:23:53.968] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Action entry is NoAction - 
[04:23:53.968] [bmv2] [T] [thread 27560] [60.0] [cxt 0] Action NoAction
[04:23:53.968] [bmv2] [T] [thread 27560] [60.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:23:53.968] [bmv2] [T] [thread 27560] [60.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:23:53.968] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Pipeline 'ingress': end
[04:23:53.968] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Egress port is 511
[04:23:53.968] [bmv2] [D] [thread 27560] [60.0] [cxt 0] Dropping packet at the end of ingress
[04:43:33.635] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Processing packet received on port 3
[04:43:33.641] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Parser 'parser': start
[04:43:33.641] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Parser 'parser' entering state 'start'
[04:43:33.641] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Extracting header 'ethernet'
[04:43:33.645] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Parser state 'start': key is 86dd
[04:43:33.645] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Bytes parsed: 14
[04:43:33.646] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:43:33.646] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Parser 'parser': end
[04:43:33.646] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Pipeline 'ingress': start
[04:43:33.646] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:43:33.651] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Looking up key:

[04:43:33.654] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:43:33.654] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Action entry is port_counters7 - 
[04:43:33.654] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Action port_counters7
[04:43:33.654] [bmv2] [T] [thread 27560] [61.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:43:33.661] [bmv2] [T] [thread 27560] [61.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:43:33.661] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:43:33.663] [bmv2] [T] [thread 27560] [61.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:43:33.663] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:43:33.665] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:43:33.666] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:43:33.666] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:43:33.666] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:43:33.666] [bmv2] [T] [thread 27560] [61.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:43:33.667] [bmv2] [T] [thread 27560] [61.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:43:33.667] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:43:33.667] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:43:33.668] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:43:33.668] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Action entry is NoAction - 
[04:43:33.668] [bmv2] [T] [thread 27560] [61.0] [cxt 0] Action NoAction
[04:43:33.668] [bmv2] [T] [thread 27560] [61.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:43:33.668] [bmv2] [T] [thread 27560] [61.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:43:33.668] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Pipeline 'ingress': end
[04:43:33.668] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Egress port is 511
[04:43:33.668] [bmv2] [D] [thread 27560] [61.0] [cxt 0] Dropping packet at the end of ingress
[04:45:44.705] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Processing packet received on port 2
[04:45:44.707] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Parser 'parser': start
[04:45:44.708] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Parser 'parser' entering state 'start'
[04:45:44.708] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Extracting header 'ethernet'
[04:45:44.710] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Parser state 'start': key is 86dd
[04:45:44.710] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Bytes parsed: 14
[04:45:44.711] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:45:44.711] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Parser 'parser': end
[04:45:44.711] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Pipeline 'ingress': start
[04:45:44.711] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:45:44.711] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Looking up key:

[04:45:44.711] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:45:44.711] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Action entry is port_counters7 - 
[04:45:44.711] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Action port_counters7
[04:45:44.711] [bmv2] [T] [thread 27560] [62.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:45:44.711] [bmv2] [T] [thread 27560] [62.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:45:44.711] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:45:44.711] [bmv2] [T] [thread 27560] [62.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Action entry is NoAction - 
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] Action NoAction
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:45:44.712] [bmv2] [T] [thread 27560] [62.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Pipeline 'ingress': end
[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Egress port is 511
[04:45:44.712] [bmv2] [D] [thread 27560] [62.0] [cxt 0] Dropping packet at the end of ingress
[04:47:55.765] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Processing packet received on port 2
[04:47:55.766] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Parser 'parser': start
[04:47:55.766] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Parser 'parser' entering state 'start'
[04:47:55.766] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Extracting header 'ethernet'
[04:47:55.767] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Parser state 'start': key is 86dd
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Bytes parsed: 14
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:47:55.767] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Parser 'parser': end
[04:47:55.767] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Pipeline 'ingress': start
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:47:55.767] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Looking up key:

[04:47:55.767] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:47:55.767] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Action entry is port_counters7 - 
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Action port_counters7
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:47:55.767] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:47:55.768] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:47:55.768] [bmv2] [T] [thread 27560] [63.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:47:55.768] [bmv2] [T] [thread 27560] [63.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:47:55.768] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Action entry is NoAction - 
[04:47:55.768] [bmv2] [T] [thread 27560] [63.0] [cxt 0] Action NoAction
[04:47:55.768] [bmv2] [T] [thread 27560] [63.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:47:55.768] [bmv2] [T] [thread 27560] [63.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Pipeline 'ingress': end
[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Egress port is 511
[04:47:55.768] [bmv2] [D] [thread 27560] [63.0] [cxt 0] Dropping packet at the end of ingress
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Processing packet received on port 3
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Parser 'parser': start
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Parser 'parser' entering state 'start'
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Extracting header 'ethernet'
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Parser state 'start': key is 86dd
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Bytes parsed: 14
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Parser 'parser': end
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Pipeline 'ingress': start
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Looking up key:

[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Action entry is port_counters7 - 
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Action port_counters7
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Action entry is NoAction - 
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] Action NoAction
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:03:13.272] [bmv2] [T] [thread 27560] [64.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Pipeline 'ingress': end
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Egress port is 511
[05:03:13.272] [bmv2] [D] [thread 27560] [64.0] [cxt 0] Dropping packet at the end of ingress
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Processing packet received on port 1
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Parser 'parser': start
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Parser 'parser' entering state 'start'
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Extracting header 'ethernet'
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Parser state 'start': key is 86dd
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Bytes parsed: 14
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Parser 'parser': end
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Pipeline 'ingress': start
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Looking up key:

[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Action entry is port_counters7 - 
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Action port_counters7
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Action entry is NoAction - 
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] Action NoAction
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:05:24.325] [bmv2] [T] [thread 27560] [65.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Pipeline 'ingress': end
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Egress port is 511
[05:05:24.325] [bmv2] [D] [thread 27560] [65.0] [cxt 0] Dropping packet at the end of ingress
[05:44:43.666] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Processing packet received on port 3
[05:44:43.670] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Parser 'parser': start
[05:44:43.670] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Parser 'parser' entering state 'start'
[05:44:43.670] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Extracting header 'ethernet'
[05:44:43.675] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Parser state 'start': key is 86dd
[05:44:43.675] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Bytes parsed: 14
[05:44:43.675] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:44:43.675] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Parser 'parser': end
[05:44:43.675] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Pipeline 'ingress': start
[05:44:43.675] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:44:43.676] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Looking up key:

[05:44:43.676] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:44:43.676] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Action entry is port_counters7 - 
[05:44:43.676] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Action port_counters7
[05:44:43.676] [bmv2] [T] [thread 27560] [66.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:44:43.676] [bmv2] [T] [thread 27560] [66.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:44:43.676] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[05:44:43.676] [bmv2] [T] [thread 27560] [66.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:44:43.676] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:44:43.677] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:44:43.677] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:44:43.677] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:44:43.677] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:44:43.677] [bmv2] [T] [thread 27560] [66.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:44:43.677] [bmv2] [T] [thread 27560] [66.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:44:43.677] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:44:43.677] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:44:43.677] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:44:43.677] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Action entry is NoAction - 
[05:44:43.677] [bmv2] [T] [thread 27560] [66.0] [cxt 0] Action NoAction
[05:44:43.677] [bmv2] [T] [thread 27560] [66.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:44:43.677] [bmv2] [T] [thread 27560] [66.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:44:43.677] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Pipeline 'ingress': end
[05:44:43.678] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Egress port is 511
[05:44:43.678] [bmv2] [D] [thread 27560] [66.0] [cxt 0] Dropping packet at the end of ingress
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Processing packet received on port 2
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Parser 'parser': start
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Parser 'parser' entering state 'start'
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Extracting header 'ethernet'
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Parser state 'start': key is 86dd
[05:49:05.762] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Bytes parsed: 14
[05:49:05.762] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Parser 'parser': end
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Pipeline 'ingress': start
[05:49:05.762] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Looking up key:

[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:49:05.762] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Action entry is port_counters7 - 
[05:49:05.762] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Action port_counters7
[05:49:05.762] [bmv2] [T] [thread 27560] [67.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:49:05.762] [bmv2] [T] [thread 27560] [67.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Action entry is NoAction - 
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] Action NoAction
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:49:05.763] [bmv2] [T] [thread 27560] [67.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Pipeline 'ingress': end
[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Egress port is 511
[05:49:05.763] [bmv2] [D] [thread 27560] [67.0] [cxt 0] Dropping packet at the end of ingress
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Processing packet received on port 2
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Parser 'parser': start
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Parser 'parser' entering state 'start'
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Extracting header 'ethernet'
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Parser state 'start': key is 86dd
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Bytes parsed: 14
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Parser 'parser': end
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Pipeline 'ingress': start
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Looking up key:

[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Action entry is port_counters7 - 
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Action port_counters7
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Action entry is NoAction - 
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] Action NoAction
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:51:16.834] [bmv2] [T] [thread 27560] [68.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Pipeline 'ingress': end
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Egress port is 511
[05:51:16.834] [bmv2] [D] [thread 27560] [68.0] [cxt 0] Dropping packet at the end of ingress
[05:57:50.051] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Processing packet received on port 3
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Parser 'parser': start
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Parser 'parser' entering state 'start'
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Extracting header 'ethernet'
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Parser state 'start': key is 86dd
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Bytes parsed: 14
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Parser 'parser': end
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Pipeline 'ingress': start
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Looking up key:

[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Action entry is port_counters7 - 
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Action port_counters7
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Action entry is NoAction - 
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] Action NoAction
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:57:50.052] [bmv2] [T] [thread 27560] [69.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Pipeline 'ingress': end
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Egress port is 511
[05:57:50.052] [bmv2] [D] [thread 27560] [69.0] [cxt 0] Dropping packet at the end of ingress
[06:06:34.341] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Processing packet received on port 1
[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Parser 'parser': start
[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Parser 'parser' entering state 'start'
[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Extracting header 'ethernet'
[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Parser state 'start': key is 86dd
[06:06:34.342] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Bytes parsed: 14
[06:06:34.342] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Parser 'parser': end
[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Pipeline 'ingress': start
[06:06:34.342] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Looking up key:

[06:06:34.342] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Action entry is port_counters7 - 
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Action port_counters7
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Action entry is NoAction - 
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] Action NoAction
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:06:34.343] [bmv2] [T] [thread 27560] [70.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Pipeline 'ingress': end
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Egress port is 511
[06:06:34.343] [bmv2] [D] [thread 27560] [70.0] [cxt 0] Dropping packet at the end of ingress
[06:45:53.643] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Processing packet received on port 2
[06:45:53.644] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Parser 'parser': start
[06:45:53.644] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Parser 'parser' entering state 'start'
[06:45:53.644] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Extracting header 'ethernet'
[06:45:53.645] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Parser state 'start': key is 86dd
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Bytes parsed: 14
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:45:53.645] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Parser 'parser': end
[06:45:53.645] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Pipeline 'ingress': start
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:45:53.645] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Looking up key:

[06:45:53.645] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:45:53.645] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Action entry is port_counters7 - 
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Action port_counters7
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:45:53.645] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:45:53.648] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:45:53.648] [bmv2] [T] [thread 27560] [71.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:45:53.648] [bmv2] [T] [thread 27560] [71.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:45:53.648] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Action entry is NoAction - 
[06:45:53.648] [bmv2] [T] [thread 27560] [71.0] [cxt 0] Action NoAction
[06:45:53.648] [bmv2] [T] [thread 27560] [71.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:45:53.648] [bmv2] [T] [thread 27560] [71.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Pipeline 'ingress': end
[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Egress port is 511
[06:45:53.648] [bmv2] [D] [thread 27560] [71.0] [cxt 0] Dropping packet at the end of ingress
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Processing packet received on port 3
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Parser 'parser': start
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Parser 'parser' entering state 'start'
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Extracting header 'ethernet'
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Parser state 'start': key is 86dd
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Bytes parsed: 14
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Parser 'parser': end
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Pipeline 'ingress': start
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Looking up key:

[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Action entry is port_counters7 - 
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Action port_counters7
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 9eab0b04885d
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Action entry is NoAction - 
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] Action NoAction
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:50:15.780] [bmv2] [T] [thread 27560] [72.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Pipeline 'ingress': end
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Egress port is 511
[06:50:15.780] [bmv2] [D] [thread 27560] [72.0] [cxt 0] Dropping packet at the end of ingress
[06:54:37.921] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Processing packet received on port 3
[06:54:37.921] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Parser 'parser': start
[06:54:37.921] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Parser 'parser' entering state 'start'
[06:54:37.921] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Extracting header 'ethernet'
[06:54:37.921] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Parser state 'start': key is 86dd
[06:54:37.921] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Bytes parsed: 14
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Parser 'parser': end
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Pipeline 'ingress': start
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Looking up key:

[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Action entry is port_counters7 - 
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Action port_counters7
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : f2526961754e
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Action entry is NoAction - 
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] Action NoAction
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:54:37.922] [bmv2] [T] [thread 27560] [73.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Pipeline 'ingress': end
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Egress port is 511
[06:54:37.922] [bmv2] [D] [thread 27560] [73.0] [cxt 0] Dropping packet at the end of ingress
[06:56:48.994] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Processing packet received on port 2
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Parser 'parser': start
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Parser 'parser' entering state 'start'
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Extracting header 'ethernet'
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Parser state 'start': key is 86dd
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Bytes parsed: 14
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Parser 'parser': end
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Pipeline 'ingress': start
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Looking up key:

[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Action entry is port_counters7 - 
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Action port_counters7
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Action entry is NoAction - 
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] Action NoAction
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:56:48.995] [bmv2] [T] [thread 27560] [74.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Pipeline 'ingress': end
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Egress port is 511
[06:56:48.995] [bmv2] [D] [thread 27560] [74.0] [cxt 0] Dropping packet at the end of ingress
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Processing packet received on port 1
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Parser 'parser': start
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Parser 'parser' entering state 'start'
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Extracting header 'ethernet'
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Parser state 'start': key is 86dd
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Bytes parsed: 14
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Parser 'parser': end
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Pipeline 'ingress': start
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Applying table 'tbl_port_counters7'
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Looking up key:

[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Table 'tbl_port_counters7': miss
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Action entry is port_counters7 - 
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Action port_counters7
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : d610f437eff9
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Action IngressImpl.table0_control._drop
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Action entry is NoAction - 
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] Action NoAction
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[07:05:33.282] [bmv2] [T] [thread 27560] [75.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Pipeline 'ingress': end
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Egress port is 511
[07:05:33.282] [bmv2] [D] [thread 27560] [75.0] [cxt 0] Dropping packet at the end of ingress
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
open: No such file or directory
