

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_last_axi_write_yy'
================================================================
* Date:           Mon Jun 26 15:21:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_axi_write_yy  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1801|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     168|   1855|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |NZeros_1_fu_281_p2         |         +|   0|  0|   39|          32|          32|
    |add_ln1105_fu_409_p2       |         +|   0|  0|   39|          32|           7|
    |add_ln1122_fu_507_p2       |         +|   0|  0|   11|          11|          11|
    |add_ln254_fu_176_p2        |         +|   0|  0|   39|          32|           1|
    |lsb_index_fu_301_p2        |         +|   0|  0|   39|          32|           7|
    |m_1_fu_461_p2              |         +|   0|  0|   71|          64|          64|
    |sub_ln1095_fu_295_p2       |         -|   0|  0|   39|           7|          32|
    |sub_ln1098_fu_327_p2       |         -|   0|  0|   14|           4|           7|
    |sub_ln1106_fu_425_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln1116_fu_501_p2       |         -|   0|  0|   11|           5|          11|
    |tmp_V_fu_215_p2            |         -|   0|  0|   92|           1|          85|
    |a_fu_355_p2                |       and|   0|  0|    2|           1|           1|
    |and_ln1100_fu_383_p2       |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_343_p2       |       and|   0|  0|   85|          85|          85|
    |hitNonZero_fu_251_p2       |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln1086_fu_201_p2      |      icmp|   0|  0|   35|          85|           1|
    |icmp_ln1097_fu_317_p2      |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1098_fu_349_p2      |      icmp|   0|  0|   35|          85|           1|
    |icmp_ln1105_fu_403_p2      |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln254_fu_170_p2       |      icmp|   0|  0|   18|          32|          32|
    |lshr_ln1098_fu_337_p2      |      lshr|   0|  0|  266|           2|          85|
    |lshr_ln1105_fu_419_p2      |      lshr|   0|  0|  266|          85|          85|
    |or_ln1100_fu_389_p2        |        or|   0|  0|    2|           1|           1|
    |NZeros_3_fu_287_p3         |    select|   0|  0|   32|           1|          32|
    |m_fu_449_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1086_fu_533_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln1094_fu_489_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln254_fu_552_p3     |    select|   0|  0|   64|           1|           1|
    |tmp_V_2_fu_221_p3          |    select|   0|  0|   85|           1|          85|
    |shl_ln1106_fu_435_p2       |       shl|   0|  0|  266|          85|          85|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1100_fu_369_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1801|         825|         868|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |X_BUS_blk_n_W            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   32|         64|
    |i_2_fu_116               |   9|          2|   32|         64|
    |phi_ln255_fu_112         |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  131|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_591                     |   1|   0|    1|          0|
    |empty_reg_591_pp0_iter1_reg       |   1|   0|    1|          0|
    |i_2_fu_116                        |  32|   0|   32|          0|
    |icmp_ln254_reg_582                |   1|   0|    1|          0|
    |phi_ln255_fu_112                  |  64|   0|   64|          0|
    |select_ln1086_reg_601             |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 168|   0|  168|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_yy|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_yy|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_yy|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_yy|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_yy|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_last_axi_write_yy|  return value|
|m_axi_X_BUS_AWVALID   |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWREADY   |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWADDR    |  out|   64|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWID      |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWLEN     |  out|   32|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWSIZE    |  out|    3|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWBURST   |  out|    2|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWLOCK    |  out|    2|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWCACHE   |  out|    4|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWPROT    |  out|    3|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWQOS     |  out|    4|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWREGION  |  out|    4|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_AWUSER    |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_WVALID    |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_WREADY    |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_WDATA     |  out|  128|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_WSTRB     |  out|   16|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_WLAST     |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_WID       |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_WUSER     |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARVALID   |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARREADY   |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARADDR    |  out|   64|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARID      |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARLEN     |  out|   32|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARSIZE    |  out|    3|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARBURST   |  out|    2|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARLOCK    |  out|    2|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARCACHE   |  out|    4|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARPROT    |  out|    3|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARQOS     |  out|    4|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARREGION  |  out|    4|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_ARUSER    |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RVALID    |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RREADY    |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RDATA     |   in|  128|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RLAST     |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RID       |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RFIFONUM  |   in|    5|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RUSER     |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_RRESP     |   in|    2|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_BVALID    |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_BREADY    |  out|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_BRESP     |   in|    2|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_BID       |   in|    1|       m_axi|                                      X_BUS|       pointer|
|m_axi_X_BUS_BUSER     |   in|    1|       m_axi|                                      X_BUS|       pointer|
|sext_ln254            |   in|   60|     ap_none|                                 sext_ln254|        scalar|
|mul389                |   in|   32|     ap_none|                                     mul389|        scalar|
|yy_loc_V_address0     |  out|   15|   ap_memory|                                   yy_loc_V|         array|
|yy_loc_V_ce0          |  out|    1|   ap_memory|                                   yy_loc_V|         array|
|yy_loc_V_q0           |   in|   85|   ap_memory|                                   yy_loc_V|         array|
+----------------------+-----+-----+------------+-------------------------------------------+--------------+

