$comment
	File created using the following command:
		vcd file mips.msim.vcd -direction
$end
$date
	Tue Oct 30 00:42:43 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mips_vhd_vec_tst $end
$var wire 1 ! BEQDebug $end
$var wire 1 " clk $end
$var wire 1 # HabEscMEMDebug $end
$var wire 1 $ HabEscritaRegDebug $end
$var wire 1 % HabLeMEMDebug $end
$var wire 1 & Mux1Debug $end
$var wire 1 ' Mux2Debug $end
$var wire 1 ( Mux3Debug $end
$var wire 1 ) Mux4Debug $end
$var wire 1 * mux_beq $end
$var wire 1 + opcodeDebug [5] $end
$var wire 1 , opcodeDebug [4] $end
$var wire 1 - opcodeDebug [3] $end
$var wire 1 . opcodeDebug [2] $end
$var wire 1 / opcodeDebug [1] $end
$var wire 1 0 opcodeDebug [0] $end
$var wire 1 1 otR0 [31] $end
$var wire 1 2 otR0 [30] $end
$var wire 1 3 otR0 [29] $end
$var wire 1 4 otR0 [28] $end
$var wire 1 5 otR0 [27] $end
$var wire 1 6 otR0 [26] $end
$var wire 1 7 otR0 [25] $end
$var wire 1 8 otR0 [24] $end
$var wire 1 9 otR0 [23] $end
$var wire 1 : otR0 [22] $end
$var wire 1 ; otR0 [21] $end
$var wire 1 < otR0 [20] $end
$var wire 1 = otR0 [19] $end
$var wire 1 > otR0 [18] $end
$var wire 1 ? otR0 [17] $end
$var wire 1 @ otR0 [16] $end
$var wire 1 A otR0 [15] $end
$var wire 1 B otR0 [14] $end
$var wire 1 C otR0 [13] $end
$var wire 1 D otR0 [12] $end
$var wire 1 E otR0 [11] $end
$var wire 1 F otR0 [10] $end
$var wire 1 G otR0 [9] $end
$var wire 1 H otR0 [8] $end
$var wire 1 I otR0 [7] $end
$var wire 1 J otR0 [6] $end
$var wire 1 K otR0 [5] $end
$var wire 1 L otR0 [4] $end
$var wire 1 M otR0 [3] $end
$var wire 1 N otR0 [2] $end
$var wire 1 O otR0 [1] $end
$var wire 1 P otR0 [0] $end
$var wire 1 Q otR1 [31] $end
$var wire 1 R otR1 [30] $end
$var wire 1 S otR1 [29] $end
$var wire 1 T otR1 [28] $end
$var wire 1 U otR1 [27] $end
$var wire 1 V otR1 [26] $end
$var wire 1 W otR1 [25] $end
$var wire 1 X otR1 [24] $end
$var wire 1 Y otR1 [23] $end
$var wire 1 Z otR1 [22] $end
$var wire 1 [ otR1 [21] $end
$var wire 1 \ otR1 [20] $end
$var wire 1 ] otR1 [19] $end
$var wire 1 ^ otR1 [18] $end
$var wire 1 _ otR1 [17] $end
$var wire 1 ` otR1 [16] $end
$var wire 1 a otR1 [15] $end
$var wire 1 b otR1 [14] $end
$var wire 1 c otR1 [13] $end
$var wire 1 d otR1 [12] $end
$var wire 1 e otR1 [11] $end
$var wire 1 f otR1 [10] $end
$var wire 1 g otR1 [9] $end
$var wire 1 h otR1 [8] $end
$var wire 1 i otR1 [7] $end
$var wire 1 j otR1 [6] $end
$var wire 1 k otR1 [5] $end
$var wire 1 l otR1 [4] $end
$var wire 1 m otR1 [3] $end
$var wire 1 n otR1 [2] $end
$var wire 1 o otR1 [1] $end
$var wire 1 p otR1 [0] $end
$var wire 1 q otR2 [31] $end
$var wire 1 r otR2 [30] $end
$var wire 1 s otR2 [29] $end
$var wire 1 t otR2 [28] $end
$var wire 1 u otR2 [27] $end
$var wire 1 v otR2 [26] $end
$var wire 1 w otR2 [25] $end
$var wire 1 x otR2 [24] $end
$var wire 1 y otR2 [23] $end
$var wire 1 z otR2 [22] $end
$var wire 1 { otR2 [21] $end
$var wire 1 | otR2 [20] $end
$var wire 1 } otR2 [19] $end
$var wire 1 ~ otR2 [18] $end
$var wire 1 !! otR2 [17] $end
$var wire 1 "! otR2 [16] $end
$var wire 1 #! otR2 [15] $end
$var wire 1 $! otR2 [14] $end
$var wire 1 %! otR2 [13] $end
$var wire 1 &! otR2 [12] $end
$var wire 1 '! otR2 [11] $end
$var wire 1 (! otR2 [10] $end
$var wire 1 )! otR2 [9] $end
$var wire 1 *! otR2 [8] $end
$var wire 1 +! otR2 [7] $end
$var wire 1 ,! otR2 [6] $end
$var wire 1 -! otR2 [5] $end
$var wire 1 .! otR2 [4] $end
$var wire 1 /! otR2 [3] $end
$var wire 1 0! otR2 [2] $end
$var wire 1 1! otR2 [1] $end
$var wire 1 2! otR2 [0] $end
$var wire 1 3! otR3 [31] $end
$var wire 1 4! otR3 [30] $end
$var wire 1 5! otR3 [29] $end
$var wire 1 6! otR3 [28] $end
$var wire 1 7! otR3 [27] $end
$var wire 1 8! otR3 [26] $end
$var wire 1 9! otR3 [25] $end
$var wire 1 :! otR3 [24] $end
$var wire 1 ;! otR3 [23] $end
$var wire 1 <! otR3 [22] $end
$var wire 1 =! otR3 [21] $end
$var wire 1 >! otR3 [20] $end
$var wire 1 ?! otR3 [19] $end
$var wire 1 @! otR3 [18] $end
$var wire 1 A! otR3 [17] $end
$var wire 1 B! otR3 [16] $end
$var wire 1 C! otR3 [15] $end
$var wire 1 D! otR3 [14] $end
$var wire 1 E! otR3 [13] $end
$var wire 1 F! otR3 [12] $end
$var wire 1 G! otR3 [11] $end
$var wire 1 H! otR3 [10] $end
$var wire 1 I! otR3 [9] $end
$var wire 1 J! otR3 [8] $end
$var wire 1 K! otR3 [7] $end
$var wire 1 L! otR3 [6] $end
$var wire 1 M! otR3 [5] $end
$var wire 1 N! otR3 [4] $end
$var wire 1 O! otR3 [3] $end
$var wire 1 P! otR3 [2] $end
$var wire 1 Q! otR3 [1] $end
$var wire 1 R! otR3 [0] $end
$var wire 1 S! otR4 [31] $end
$var wire 1 T! otR4 [30] $end
$var wire 1 U! otR4 [29] $end
$var wire 1 V! otR4 [28] $end
$var wire 1 W! otR4 [27] $end
$var wire 1 X! otR4 [26] $end
$var wire 1 Y! otR4 [25] $end
$var wire 1 Z! otR4 [24] $end
$var wire 1 [! otR4 [23] $end
$var wire 1 \! otR4 [22] $end
$var wire 1 ]! otR4 [21] $end
$var wire 1 ^! otR4 [20] $end
$var wire 1 _! otR4 [19] $end
$var wire 1 `! otR4 [18] $end
$var wire 1 a! otR4 [17] $end
$var wire 1 b! otR4 [16] $end
$var wire 1 c! otR4 [15] $end
$var wire 1 d! otR4 [14] $end
$var wire 1 e! otR4 [13] $end
$var wire 1 f! otR4 [12] $end
$var wire 1 g! otR4 [11] $end
$var wire 1 h! otR4 [10] $end
$var wire 1 i! otR4 [9] $end
$var wire 1 j! otR4 [8] $end
$var wire 1 k! otR4 [7] $end
$var wire 1 l! otR4 [6] $end
$var wire 1 m! otR4 [5] $end
$var wire 1 n! otR4 [4] $end
$var wire 1 o! otR4 [3] $end
$var wire 1 p! otR4 [2] $end
$var wire 1 q! otR4 [1] $end
$var wire 1 r! otR4 [0] $end
$var wire 1 s! otR5 [31] $end
$var wire 1 t! otR5 [30] $end
$var wire 1 u! otR5 [29] $end
$var wire 1 v! otR5 [28] $end
$var wire 1 w! otR5 [27] $end
$var wire 1 x! otR5 [26] $end
$var wire 1 y! otR5 [25] $end
$var wire 1 z! otR5 [24] $end
$var wire 1 {! otR5 [23] $end
$var wire 1 |! otR5 [22] $end
$var wire 1 }! otR5 [21] $end
$var wire 1 ~! otR5 [20] $end
$var wire 1 !" otR5 [19] $end
$var wire 1 "" otR5 [18] $end
$var wire 1 #" otR5 [17] $end
$var wire 1 $" otR5 [16] $end
$var wire 1 %" otR5 [15] $end
$var wire 1 &" otR5 [14] $end
$var wire 1 '" otR5 [13] $end
$var wire 1 (" otR5 [12] $end
$var wire 1 )" otR5 [11] $end
$var wire 1 *" otR5 [10] $end
$var wire 1 +" otR5 [9] $end
$var wire 1 ," otR5 [8] $end
$var wire 1 -" otR5 [7] $end
$var wire 1 ." otR5 [6] $end
$var wire 1 /" otR5 [5] $end
$var wire 1 0" otR5 [4] $end
$var wire 1 1" otR5 [3] $end
$var wire 1 2" otR5 [2] $end
$var wire 1 3" otR5 [1] $end
$var wire 1 4" otR5 [0] $end
$var wire 1 5" otR6 [31] $end
$var wire 1 6" otR6 [30] $end
$var wire 1 7" otR6 [29] $end
$var wire 1 8" otR6 [28] $end
$var wire 1 9" otR6 [27] $end
$var wire 1 :" otR6 [26] $end
$var wire 1 ;" otR6 [25] $end
$var wire 1 <" otR6 [24] $end
$var wire 1 =" otR6 [23] $end
$var wire 1 >" otR6 [22] $end
$var wire 1 ?" otR6 [21] $end
$var wire 1 @" otR6 [20] $end
$var wire 1 A" otR6 [19] $end
$var wire 1 B" otR6 [18] $end
$var wire 1 C" otR6 [17] $end
$var wire 1 D" otR6 [16] $end
$var wire 1 E" otR6 [15] $end
$var wire 1 F" otR6 [14] $end
$var wire 1 G" otR6 [13] $end
$var wire 1 H" otR6 [12] $end
$var wire 1 I" otR6 [11] $end
$var wire 1 J" otR6 [10] $end
$var wire 1 K" otR6 [9] $end
$var wire 1 L" otR6 [8] $end
$var wire 1 M" otR6 [7] $end
$var wire 1 N" otR6 [6] $end
$var wire 1 O" otR6 [5] $end
$var wire 1 P" otR6 [4] $end
$var wire 1 Q" otR6 [3] $end
$var wire 1 R" otR6 [2] $end
$var wire 1 S" otR6 [1] $end
$var wire 1 T" otR6 [0] $end
$var wire 1 U" otR7 [31] $end
$var wire 1 V" otR7 [30] $end
$var wire 1 W" otR7 [29] $end
$var wire 1 X" otR7 [28] $end
$var wire 1 Y" otR7 [27] $end
$var wire 1 Z" otR7 [26] $end
$var wire 1 [" otR7 [25] $end
$var wire 1 \" otR7 [24] $end
$var wire 1 ]" otR7 [23] $end
$var wire 1 ^" otR7 [22] $end
$var wire 1 _" otR7 [21] $end
$var wire 1 `" otR7 [20] $end
$var wire 1 a" otR7 [19] $end
$var wire 1 b" otR7 [18] $end
$var wire 1 c" otR7 [17] $end
$var wire 1 d" otR7 [16] $end
$var wire 1 e" otR7 [15] $end
$var wire 1 f" otR7 [14] $end
$var wire 1 g" otR7 [13] $end
$var wire 1 h" otR7 [12] $end
$var wire 1 i" otR7 [11] $end
$var wire 1 j" otR7 [10] $end
$var wire 1 k" otR7 [9] $end
$var wire 1 l" otR7 [8] $end
$var wire 1 m" otR7 [7] $end
$var wire 1 n" otR7 [6] $end
$var wire 1 o" otR7 [5] $end
$var wire 1 p" otR7 [4] $end
$var wire 1 q" otR7 [3] $end
$var wire 1 r" otR7 [2] $end
$var wire 1 s" otR7 [1] $end
$var wire 1 t" otR7 [0] $end
$var wire 1 u" out_PCTeste [31] $end
$var wire 1 v" out_PCTeste [30] $end
$var wire 1 w" out_PCTeste [29] $end
$var wire 1 x" out_PCTeste [28] $end
$var wire 1 y" out_PCTeste [27] $end
$var wire 1 z" out_PCTeste [26] $end
$var wire 1 {" out_PCTeste [25] $end
$var wire 1 |" out_PCTeste [24] $end
$var wire 1 }" out_PCTeste [23] $end
$var wire 1 ~" out_PCTeste [22] $end
$var wire 1 !# out_PCTeste [21] $end
$var wire 1 "# out_PCTeste [20] $end
$var wire 1 ## out_PCTeste [19] $end
$var wire 1 $# out_PCTeste [18] $end
$var wire 1 %# out_PCTeste [17] $end
$var wire 1 &# out_PCTeste [16] $end
$var wire 1 '# out_PCTeste [15] $end
$var wire 1 (# out_PCTeste [14] $end
$var wire 1 )# out_PCTeste [13] $end
$var wire 1 *# out_PCTeste [12] $end
$var wire 1 +# out_PCTeste [11] $end
$var wire 1 ,# out_PCTeste [10] $end
$var wire 1 -# out_PCTeste [9] $end
$var wire 1 .# out_PCTeste [8] $end
$var wire 1 /# out_PCTeste [7] $end
$var wire 1 0# out_PCTeste [6] $end
$var wire 1 1# out_PCTeste [5] $end
$var wire 1 2# out_PCTeste [4] $end
$var wire 1 3# out_PCTeste [3] $end
$var wire 1 4# out_PCTeste [2] $end
$var wire 1 5# out_PCTeste [1] $end
$var wire 1 6# out_PCTeste [0] $end
$var wire 1 7# overflow $end
$var wire 1 8# resultadoSoma [31] $end
$var wire 1 9# resultadoSoma [30] $end
$var wire 1 :# resultadoSoma [29] $end
$var wire 1 ;# resultadoSoma [28] $end
$var wire 1 <# resultadoSoma [27] $end
$var wire 1 =# resultadoSoma [26] $end
$var wire 1 ># resultadoSoma [25] $end
$var wire 1 ?# resultadoSoma [24] $end
$var wire 1 @# resultadoSoma [23] $end
$var wire 1 A# resultadoSoma [22] $end
$var wire 1 B# resultadoSoma [21] $end
$var wire 1 C# resultadoSoma [20] $end
$var wire 1 D# resultadoSoma [19] $end
$var wire 1 E# resultadoSoma [18] $end
$var wire 1 F# resultadoSoma [17] $end
$var wire 1 G# resultadoSoma [16] $end
$var wire 1 H# resultadoSoma [15] $end
$var wire 1 I# resultadoSoma [14] $end
$var wire 1 J# resultadoSoma [13] $end
$var wire 1 K# resultadoSoma [12] $end
$var wire 1 L# resultadoSoma [11] $end
$var wire 1 M# resultadoSoma [10] $end
$var wire 1 N# resultadoSoma [9] $end
$var wire 1 O# resultadoSoma [8] $end
$var wire 1 P# resultadoSoma [7] $end
$var wire 1 Q# resultadoSoma [6] $end
$var wire 1 R# resultadoSoma [5] $end
$var wire 1 S# resultadoSoma [4] $end
$var wire 1 T# resultadoSoma [3] $end
$var wire 1 U# resultadoSoma [2] $end
$var wire 1 V# resultadoSoma [1] $end
$var wire 1 W# resultadoSoma [0] $end
$var wire 1 X# testAluA [31] $end
$var wire 1 Y# testAluA [30] $end
$var wire 1 Z# testAluA [29] $end
$var wire 1 [# testAluA [28] $end
$var wire 1 \# testAluA [27] $end
$var wire 1 ]# testAluA [26] $end
$var wire 1 ^# testAluA [25] $end
$var wire 1 _# testAluA [24] $end
$var wire 1 `# testAluA [23] $end
$var wire 1 a# testAluA [22] $end
$var wire 1 b# testAluA [21] $end
$var wire 1 c# testAluA [20] $end
$var wire 1 d# testAluA [19] $end
$var wire 1 e# testAluA [18] $end
$var wire 1 f# testAluA [17] $end
$var wire 1 g# testAluA [16] $end
$var wire 1 h# testAluA [15] $end
$var wire 1 i# testAluA [14] $end
$var wire 1 j# testAluA [13] $end
$var wire 1 k# testAluA [12] $end
$var wire 1 l# testAluA [11] $end
$var wire 1 m# testAluA [10] $end
$var wire 1 n# testAluA [9] $end
$var wire 1 o# testAluA [8] $end
$var wire 1 p# testAluA [7] $end
$var wire 1 q# testAluA [6] $end
$var wire 1 r# testAluA [5] $end
$var wire 1 s# testAluA [4] $end
$var wire 1 t# testAluA [3] $end
$var wire 1 u# testAluA [2] $end
$var wire 1 v# testAluA [1] $end
$var wire 1 w# testAluA [0] $end
$var wire 1 x# testAluB [31] $end
$var wire 1 y# testAluB [30] $end
$var wire 1 z# testAluB [29] $end
$var wire 1 {# testAluB [28] $end
$var wire 1 |# testAluB [27] $end
$var wire 1 }# testAluB [26] $end
$var wire 1 ~# testAluB [25] $end
$var wire 1 !$ testAluB [24] $end
$var wire 1 "$ testAluB [23] $end
$var wire 1 #$ testAluB [22] $end
$var wire 1 $$ testAluB [21] $end
$var wire 1 %$ testAluB [20] $end
$var wire 1 &$ testAluB [19] $end
$var wire 1 '$ testAluB [18] $end
$var wire 1 ($ testAluB [17] $end
$var wire 1 )$ testAluB [16] $end
$var wire 1 *$ testAluB [15] $end
$var wire 1 +$ testAluB [14] $end
$var wire 1 ,$ testAluB [13] $end
$var wire 1 -$ testAluB [12] $end
$var wire 1 .$ testAluB [11] $end
$var wire 1 /$ testAluB [10] $end
$var wire 1 0$ testAluB [9] $end
$var wire 1 1$ testAluB [8] $end
$var wire 1 2$ testAluB [7] $end
$var wire 1 3$ testAluB [6] $end
$var wire 1 4$ testAluB [5] $end
$var wire 1 5$ testAluB [4] $end
$var wire 1 6$ testAluB [3] $end
$var wire 1 7$ testAluB [2] $end
$var wire 1 8$ testAluB [1] $end
$var wire 1 9$ testAluB [0] $end
$var wire 1 :$ testeAluRes [31] $end
$var wire 1 ;$ testeAluRes [30] $end
$var wire 1 <$ testeAluRes [29] $end
$var wire 1 =$ testeAluRes [28] $end
$var wire 1 >$ testeAluRes [27] $end
$var wire 1 ?$ testeAluRes [26] $end
$var wire 1 @$ testeAluRes [25] $end
$var wire 1 A$ testeAluRes [24] $end
$var wire 1 B$ testeAluRes [23] $end
$var wire 1 C$ testeAluRes [22] $end
$var wire 1 D$ testeAluRes [21] $end
$var wire 1 E$ testeAluRes [20] $end
$var wire 1 F$ testeAluRes [19] $end
$var wire 1 G$ testeAluRes [18] $end
$var wire 1 H$ testeAluRes [17] $end
$var wire 1 I$ testeAluRes [16] $end
$var wire 1 J$ testeAluRes [15] $end
$var wire 1 K$ testeAluRes [14] $end
$var wire 1 L$ testeAluRes [13] $end
$var wire 1 M$ testeAluRes [12] $end
$var wire 1 N$ testeAluRes [11] $end
$var wire 1 O$ testeAluRes [10] $end
$var wire 1 P$ testeAluRes [9] $end
$var wire 1 Q$ testeAluRes [8] $end
$var wire 1 R$ testeAluRes [7] $end
$var wire 1 S$ testeAluRes [6] $end
$var wire 1 T$ testeAluRes [5] $end
$var wire 1 U$ testeAluRes [4] $end
$var wire 1 V$ testeAluRes [3] $end
$var wire 1 W$ testeAluRes [2] $end
$var wire 1 X$ testeAluRes [1] $end
$var wire 1 Y$ testeAluRes [0] $end
$var wire 1 Z$ testeOutRam [31] $end
$var wire 1 [$ testeOutRam [30] $end
$var wire 1 \$ testeOutRam [29] $end
$var wire 1 ]$ testeOutRam [28] $end
$var wire 1 ^$ testeOutRam [27] $end
$var wire 1 _$ testeOutRam [26] $end
$var wire 1 `$ testeOutRam [25] $end
$var wire 1 a$ testeOutRam [24] $end
$var wire 1 b$ testeOutRam [23] $end
$var wire 1 c$ testeOutRam [22] $end
$var wire 1 d$ testeOutRam [21] $end
$var wire 1 e$ testeOutRam [20] $end
$var wire 1 f$ testeOutRam [19] $end
$var wire 1 g$ testeOutRam [18] $end
$var wire 1 h$ testeOutRam [17] $end
$var wire 1 i$ testeOutRam [16] $end
$var wire 1 j$ testeOutRam [15] $end
$var wire 1 k$ testeOutRam [14] $end
$var wire 1 l$ testeOutRam [13] $end
$var wire 1 m$ testeOutRam [12] $end
$var wire 1 n$ testeOutRam [11] $end
$var wire 1 o$ testeOutRam [10] $end
$var wire 1 p$ testeOutRam [9] $end
$var wire 1 q$ testeOutRam [8] $end
$var wire 1 r$ testeOutRam [7] $end
$var wire 1 s$ testeOutRam [6] $end
$var wire 1 t$ testeOutRam [5] $end
$var wire 1 u$ testeOutRam [4] $end
$var wire 1 v$ testeOutRam [3] $end
$var wire 1 w$ testeOutRam [2] $end
$var wire 1 x$ testeOutRam [1] $end
$var wire 1 y$ testeOutRam [0] $end
$var wire 1 z$ ULAopDebug [1] $end
$var wire 1 {$ ULAopDebug [0] $end

$scope module i1 $end
$var wire 1 |$ gnd $end
$var wire 1 }$ vcc $end
$var wire 1 ~$ unknown $end
$var wire 1 !% devoe $end
$var wire 1 "% devclrn $end
$var wire 1 #% devpor $end
$var wire 1 $% ww_devoe $end
$var wire 1 %% ww_devclrn $end
$var wire 1 &% ww_devpor $end
$var wire 1 '% ww_clk $end
$var wire 1 (% ww_otR0 [31] $end
$var wire 1 )% ww_otR0 [30] $end
$var wire 1 *% ww_otR0 [29] $end
$var wire 1 +% ww_otR0 [28] $end
$var wire 1 ,% ww_otR0 [27] $end
$var wire 1 -% ww_otR0 [26] $end
$var wire 1 .% ww_otR0 [25] $end
$var wire 1 /% ww_otR0 [24] $end
$var wire 1 0% ww_otR0 [23] $end
$var wire 1 1% ww_otR0 [22] $end
$var wire 1 2% ww_otR0 [21] $end
$var wire 1 3% ww_otR0 [20] $end
$var wire 1 4% ww_otR0 [19] $end
$var wire 1 5% ww_otR0 [18] $end
$var wire 1 6% ww_otR0 [17] $end
$var wire 1 7% ww_otR0 [16] $end
$var wire 1 8% ww_otR0 [15] $end
$var wire 1 9% ww_otR0 [14] $end
$var wire 1 :% ww_otR0 [13] $end
$var wire 1 ;% ww_otR0 [12] $end
$var wire 1 <% ww_otR0 [11] $end
$var wire 1 =% ww_otR0 [10] $end
$var wire 1 >% ww_otR0 [9] $end
$var wire 1 ?% ww_otR0 [8] $end
$var wire 1 @% ww_otR0 [7] $end
$var wire 1 A% ww_otR0 [6] $end
$var wire 1 B% ww_otR0 [5] $end
$var wire 1 C% ww_otR0 [4] $end
$var wire 1 D% ww_otR0 [3] $end
$var wire 1 E% ww_otR0 [2] $end
$var wire 1 F% ww_otR0 [1] $end
$var wire 1 G% ww_otR0 [0] $end
$var wire 1 H% ww_otR1 [31] $end
$var wire 1 I% ww_otR1 [30] $end
$var wire 1 J% ww_otR1 [29] $end
$var wire 1 K% ww_otR1 [28] $end
$var wire 1 L% ww_otR1 [27] $end
$var wire 1 M% ww_otR1 [26] $end
$var wire 1 N% ww_otR1 [25] $end
$var wire 1 O% ww_otR1 [24] $end
$var wire 1 P% ww_otR1 [23] $end
$var wire 1 Q% ww_otR1 [22] $end
$var wire 1 R% ww_otR1 [21] $end
$var wire 1 S% ww_otR1 [20] $end
$var wire 1 T% ww_otR1 [19] $end
$var wire 1 U% ww_otR1 [18] $end
$var wire 1 V% ww_otR1 [17] $end
$var wire 1 W% ww_otR1 [16] $end
$var wire 1 X% ww_otR1 [15] $end
$var wire 1 Y% ww_otR1 [14] $end
$var wire 1 Z% ww_otR1 [13] $end
$var wire 1 [% ww_otR1 [12] $end
$var wire 1 \% ww_otR1 [11] $end
$var wire 1 ]% ww_otR1 [10] $end
$var wire 1 ^% ww_otR1 [9] $end
$var wire 1 _% ww_otR1 [8] $end
$var wire 1 `% ww_otR1 [7] $end
$var wire 1 a% ww_otR1 [6] $end
$var wire 1 b% ww_otR1 [5] $end
$var wire 1 c% ww_otR1 [4] $end
$var wire 1 d% ww_otR1 [3] $end
$var wire 1 e% ww_otR1 [2] $end
$var wire 1 f% ww_otR1 [1] $end
$var wire 1 g% ww_otR1 [0] $end
$var wire 1 h% ww_otR2 [31] $end
$var wire 1 i% ww_otR2 [30] $end
$var wire 1 j% ww_otR2 [29] $end
$var wire 1 k% ww_otR2 [28] $end
$var wire 1 l% ww_otR2 [27] $end
$var wire 1 m% ww_otR2 [26] $end
$var wire 1 n% ww_otR2 [25] $end
$var wire 1 o% ww_otR2 [24] $end
$var wire 1 p% ww_otR2 [23] $end
$var wire 1 q% ww_otR2 [22] $end
$var wire 1 r% ww_otR2 [21] $end
$var wire 1 s% ww_otR2 [20] $end
$var wire 1 t% ww_otR2 [19] $end
$var wire 1 u% ww_otR2 [18] $end
$var wire 1 v% ww_otR2 [17] $end
$var wire 1 w% ww_otR2 [16] $end
$var wire 1 x% ww_otR2 [15] $end
$var wire 1 y% ww_otR2 [14] $end
$var wire 1 z% ww_otR2 [13] $end
$var wire 1 {% ww_otR2 [12] $end
$var wire 1 |% ww_otR2 [11] $end
$var wire 1 }% ww_otR2 [10] $end
$var wire 1 ~% ww_otR2 [9] $end
$var wire 1 !& ww_otR2 [8] $end
$var wire 1 "& ww_otR2 [7] $end
$var wire 1 #& ww_otR2 [6] $end
$var wire 1 $& ww_otR2 [5] $end
$var wire 1 %& ww_otR2 [4] $end
$var wire 1 && ww_otR2 [3] $end
$var wire 1 '& ww_otR2 [2] $end
$var wire 1 (& ww_otR2 [1] $end
$var wire 1 )& ww_otR2 [0] $end
$var wire 1 *& ww_otR3 [31] $end
$var wire 1 +& ww_otR3 [30] $end
$var wire 1 ,& ww_otR3 [29] $end
$var wire 1 -& ww_otR3 [28] $end
$var wire 1 .& ww_otR3 [27] $end
$var wire 1 /& ww_otR3 [26] $end
$var wire 1 0& ww_otR3 [25] $end
$var wire 1 1& ww_otR3 [24] $end
$var wire 1 2& ww_otR3 [23] $end
$var wire 1 3& ww_otR3 [22] $end
$var wire 1 4& ww_otR3 [21] $end
$var wire 1 5& ww_otR3 [20] $end
$var wire 1 6& ww_otR3 [19] $end
$var wire 1 7& ww_otR3 [18] $end
$var wire 1 8& ww_otR3 [17] $end
$var wire 1 9& ww_otR3 [16] $end
$var wire 1 :& ww_otR3 [15] $end
$var wire 1 ;& ww_otR3 [14] $end
$var wire 1 <& ww_otR3 [13] $end
$var wire 1 =& ww_otR3 [12] $end
$var wire 1 >& ww_otR3 [11] $end
$var wire 1 ?& ww_otR3 [10] $end
$var wire 1 @& ww_otR3 [9] $end
$var wire 1 A& ww_otR3 [8] $end
$var wire 1 B& ww_otR3 [7] $end
$var wire 1 C& ww_otR3 [6] $end
$var wire 1 D& ww_otR3 [5] $end
$var wire 1 E& ww_otR3 [4] $end
$var wire 1 F& ww_otR3 [3] $end
$var wire 1 G& ww_otR3 [2] $end
$var wire 1 H& ww_otR3 [1] $end
$var wire 1 I& ww_otR3 [0] $end
$var wire 1 J& ww_otR4 [31] $end
$var wire 1 K& ww_otR4 [30] $end
$var wire 1 L& ww_otR4 [29] $end
$var wire 1 M& ww_otR4 [28] $end
$var wire 1 N& ww_otR4 [27] $end
$var wire 1 O& ww_otR4 [26] $end
$var wire 1 P& ww_otR4 [25] $end
$var wire 1 Q& ww_otR4 [24] $end
$var wire 1 R& ww_otR4 [23] $end
$var wire 1 S& ww_otR4 [22] $end
$var wire 1 T& ww_otR4 [21] $end
$var wire 1 U& ww_otR4 [20] $end
$var wire 1 V& ww_otR4 [19] $end
$var wire 1 W& ww_otR4 [18] $end
$var wire 1 X& ww_otR4 [17] $end
$var wire 1 Y& ww_otR4 [16] $end
$var wire 1 Z& ww_otR4 [15] $end
$var wire 1 [& ww_otR4 [14] $end
$var wire 1 \& ww_otR4 [13] $end
$var wire 1 ]& ww_otR4 [12] $end
$var wire 1 ^& ww_otR4 [11] $end
$var wire 1 _& ww_otR4 [10] $end
$var wire 1 `& ww_otR4 [9] $end
$var wire 1 a& ww_otR4 [8] $end
$var wire 1 b& ww_otR4 [7] $end
$var wire 1 c& ww_otR4 [6] $end
$var wire 1 d& ww_otR4 [5] $end
$var wire 1 e& ww_otR4 [4] $end
$var wire 1 f& ww_otR4 [3] $end
$var wire 1 g& ww_otR4 [2] $end
$var wire 1 h& ww_otR4 [1] $end
$var wire 1 i& ww_otR4 [0] $end
$var wire 1 j& ww_otR5 [31] $end
$var wire 1 k& ww_otR5 [30] $end
$var wire 1 l& ww_otR5 [29] $end
$var wire 1 m& ww_otR5 [28] $end
$var wire 1 n& ww_otR5 [27] $end
$var wire 1 o& ww_otR5 [26] $end
$var wire 1 p& ww_otR5 [25] $end
$var wire 1 q& ww_otR5 [24] $end
$var wire 1 r& ww_otR5 [23] $end
$var wire 1 s& ww_otR5 [22] $end
$var wire 1 t& ww_otR5 [21] $end
$var wire 1 u& ww_otR5 [20] $end
$var wire 1 v& ww_otR5 [19] $end
$var wire 1 w& ww_otR5 [18] $end
$var wire 1 x& ww_otR5 [17] $end
$var wire 1 y& ww_otR5 [16] $end
$var wire 1 z& ww_otR5 [15] $end
$var wire 1 {& ww_otR5 [14] $end
$var wire 1 |& ww_otR5 [13] $end
$var wire 1 }& ww_otR5 [12] $end
$var wire 1 ~& ww_otR5 [11] $end
$var wire 1 !' ww_otR5 [10] $end
$var wire 1 "' ww_otR5 [9] $end
$var wire 1 #' ww_otR5 [8] $end
$var wire 1 $' ww_otR5 [7] $end
$var wire 1 %' ww_otR5 [6] $end
$var wire 1 &' ww_otR5 [5] $end
$var wire 1 '' ww_otR5 [4] $end
$var wire 1 (' ww_otR5 [3] $end
$var wire 1 )' ww_otR5 [2] $end
$var wire 1 *' ww_otR5 [1] $end
$var wire 1 +' ww_otR5 [0] $end
$var wire 1 ,' ww_otR6 [31] $end
$var wire 1 -' ww_otR6 [30] $end
$var wire 1 .' ww_otR6 [29] $end
$var wire 1 /' ww_otR6 [28] $end
$var wire 1 0' ww_otR6 [27] $end
$var wire 1 1' ww_otR6 [26] $end
$var wire 1 2' ww_otR6 [25] $end
$var wire 1 3' ww_otR6 [24] $end
$var wire 1 4' ww_otR6 [23] $end
$var wire 1 5' ww_otR6 [22] $end
$var wire 1 6' ww_otR6 [21] $end
$var wire 1 7' ww_otR6 [20] $end
$var wire 1 8' ww_otR6 [19] $end
$var wire 1 9' ww_otR6 [18] $end
$var wire 1 :' ww_otR6 [17] $end
$var wire 1 ;' ww_otR6 [16] $end
$var wire 1 <' ww_otR6 [15] $end
$var wire 1 =' ww_otR6 [14] $end
$var wire 1 >' ww_otR6 [13] $end
$var wire 1 ?' ww_otR6 [12] $end
$var wire 1 @' ww_otR6 [11] $end
$var wire 1 A' ww_otR6 [10] $end
$var wire 1 B' ww_otR6 [9] $end
$var wire 1 C' ww_otR6 [8] $end
$var wire 1 D' ww_otR6 [7] $end
$var wire 1 E' ww_otR6 [6] $end
$var wire 1 F' ww_otR6 [5] $end
$var wire 1 G' ww_otR6 [4] $end
$var wire 1 H' ww_otR6 [3] $end
$var wire 1 I' ww_otR6 [2] $end
$var wire 1 J' ww_otR6 [1] $end
$var wire 1 K' ww_otR6 [0] $end
$var wire 1 L' ww_otR7 [31] $end
$var wire 1 M' ww_otR7 [30] $end
$var wire 1 N' ww_otR7 [29] $end
$var wire 1 O' ww_otR7 [28] $end
$var wire 1 P' ww_otR7 [27] $end
$var wire 1 Q' ww_otR7 [26] $end
$var wire 1 R' ww_otR7 [25] $end
$var wire 1 S' ww_otR7 [24] $end
$var wire 1 T' ww_otR7 [23] $end
$var wire 1 U' ww_otR7 [22] $end
$var wire 1 V' ww_otR7 [21] $end
$var wire 1 W' ww_otR7 [20] $end
$var wire 1 X' ww_otR7 [19] $end
$var wire 1 Y' ww_otR7 [18] $end
$var wire 1 Z' ww_otR7 [17] $end
$var wire 1 [' ww_otR7 [16] $end
$var wire 1 \' ww_otR7 [15] $end
$var wire 1 ]' ww_otR7 [14] $end
$var wire 1 ^' ww_otR7 [13] $end
$var wire 1 _' ww_otR7 [12] $end
$var wire 1 `' ww_otR7 [11] $end
$var wire 1 a' ww_otR7 [10] $end
$var wire 1 b' ww_otR7 [9] $end
$var wire 1 c' ww_otR7 [8] $end
$var wire 1 d' ww_otR7 [7] $end
$var wire 1 e' ww_otR7 [6] $end
$var wire 1 f' ww_otR7 [5] $end
$var wire 1 g' ww_otR7 [4] $end
$var wire 1 h' ww_otR7 [3] $end
$var wire 1 i' ww_otR7 [2] $end
$var wire 1 j' ww_otR7 [1] $end
$var wire 1 k' ww_otR7 [0] $end
$var wire 1 l' ww_overflow $end
$var wire 1 m' ww_resultadoSoma [31] $end
$var wire 1 n' ww_resultadoSoma [30] $end
$var wire 1 o' ww_resultadoSoma [29] $end
$var wire 1 p' ww_resultadoSoma [28] $end
$var wire 1 q' ww_resultadoSoma [27] $end
$var wire 1 r' ww_resultadoSoma [26] $end
$var wire 1 s' ww_resultadoSoma [25] $end
$var wire 1 t' ww_resultadoSoma [24] $end
$var wire 1 u' ww_resultadoSoma [23] $end
$var wire 1 v' ww_resultadoSoma [22] $end
$var wire 1 w' ww_resultadoSoma [21] $end
$var wire 1 x' ww_resultadoSoma [20] $end
$var wire 1 y' ww_resultadoSoma [19] $end
$var wire 1 z' ww_resultadoSoma [18] $end
$var wire 1 {' ww_resultadoSoma [17] $end
$var wire 1 |' ww_resultadoSoma [16] $end
$var wire 1 }' ww_resultadoSoma [15] $end
$var wire 1 ~' ww_resultadoSoma [14] $end
$var wire 1 !( ww_resultadoSoma [13] $end
$var wire 1 "( ww_resultadoSoma [12] $end
$var wire 1 #( ww_resultadoSoma [11] $end
$var wire 1 $( ww_resultadoSoma [10] $end
$var wire 1 %( ww_resultadoSoma [9] $end
$var wire 1 &( ww_resultadoSoma [8] $end
$var wire 1 '( ww_resultadoSoma [7] $end
$var wire 1 (( ww_resultadoSoma [6] $end
$var wire 1 )( ww_resultadoSoma [5] $end
$var wire 1 *( ww_resultadoSoma [4] $end
$var wire 1 +( ww_resultadoSoma [3] $end
$var wire 1 ,( ww_resultadoSoma [2] $end
$var wire 1 -( ww_resultadoSoma [1] $end
$var wire 1 .( ww_resultadoSoma [0] $end
$var wire 1 /( ww_opcodeDebug [5] $end
$var wire 1 0( ww_opcodeDebug [4] $end
$var wire 1 1( ww_opcodeDebug [3] $end
$var wire 1 2( ww_opcodeDebug [2] $end
$var wire 1 3( ww_opcodeDebug [1] $end
$var wire 1 4( ww_opcodeDebug [0] $end
$var wire 1 5( ww_Mux1Debug $end
$var wire 1 6( ww_Mux2Debug $end
$var wire 1 7( ww_HabEscritaRegDebug $end
$var wire 1 8( ww_Mux3Debug $end
$var wire 1 9( ww_Mux4Debug $end
$var wire 1 :( ww_mux_beq $end
$var wire 1 ;( ww_BEQDebug $end
$var wire 1 <( ww_HabLeMEMDebug $end
$var wire 1 =( ww_HabEscMEMDebug $end
$var wire 1 >( ww_ULAopDebug [1] $end
$var wire 1 ?( ww_ULAopDebug [0] $end
$var wire 1 @( ww_out_PCTeste [31] $end
$var wire 1 A( ww_out_PCTeste [30] $end
$var wire 1 B( ww_out_PCTeste [29] $end
$var wire 1 C( ww_out_PCTeste [28] $end
$var wire 1 D( ww_out_PCTeste [27] $end
$var wire 1 E( ww_out_PCTeste [26] $end
$var wire 1 F( ww_out_PCTeste [25] $end
$var wire 1 G( ww_out_PCTeste [24] $end
$var wire 1 H( ww_out_PCTeste [23] $end
$var wire 1 I( ww_out_PCTeste [22] $end
$var wire 1 J( ww_out_PCTeste [21] $end
$var wire 1 K( ww_out_PCTeste [20] $end
$var wire 1 L( ww_out_PCTeste [19] $end
$var wire 1 M( ww_out_PCTeste [18] $end
$var wire 1 N( ww_out_PCTeste [17] $end
$var wire 1 O( ww_out_PCTeste [16] $end
$var wire 1 P( ww_out_PCTeste [15] $end
$var wire 1 Q( ww_out_PCTeste [14] $end
$var wire 1 R( ww_out_PCTeste [13] $end
$var wire 1 S( ww_out_PCTeste [12] $end
$var wire 1 T( ww_out_PCTeste [11] $end
$var wire 1 U( ww_out_PCTeste [10] $end
$var wire 1 V( ww_out_PCTeste [9] $end
$var wire 1 W( ww_out_PCTeste [8] $end
$var wire 1 X( ww_out_PCTeste [7] $end
$var wire 1 Y( ww_out_PCTeste [6] $end
$var wire 1 Z( ww_out_PCTeste [5] $end
$var wire 1 [( ww_out_PCTeste [4] $end
$var wire 1 \( ww_out_PCTeste [3] $end
$var wire 1 ]( ww_out_PCTeste [2] $end
$var wire 1 ^( ww_out_PCTeste [1] $end
$var wire 1 _( ww_out_PCTeste [0] $end
$var wire 1 `( ww_testAluA [31] $end
$var wire 1 a( ww_testAluA [30] $end
$var wire 1 b( ww_testAluA [29] $end
$var wire 1 c( ww_testAluA [28] $end
$var wire 1 d( ww_testAluA [27] $end
$var wire 1 e( ww_testAluA [26] $end
$var wire 1 f( ww_testAluA [25] $end
$var wire 1 g( ww_testAluA [24] $end
$var wire 1 h( ww_testAluA [23] $end
$var wire 1 i( ww_testAluA [22] $end
$var wire 1 j( ww_testAluA [21] $end
$var wire 1 k( ww_testAluA [20] $end
$var wire 1 l( ww_testAluA [19] $end
$var wire 1 m( ww_testAluA [18] $end
$var wire 1 n( ww_testAluA [17] $end
$var wire 1 o( ww_testAluA [16] $end
$var wire 1 p( ww_testAluA [15] $end
$var wire 1 q( ww_testAluA [14] $end
$var wire 1 r( ww_testAluA [13] $end
$var wire 1 s( ww_testAluA [12] $end
$var wire 1 t( ww_testAluA [11] $end
$var wire 1 u( ww_testAluA [10] $end
$var wire 1 v( ww_testAluA [9] $end
$var wire 1 w( ww_testAluA [8] $end
$var wire 1 x( ww_testAluA [7] $end
$var wire 1 y( ww_testAluA [6] $end
$var wire 1 z( ww_testAluA [5] $end
$var wire 1 {( ww_testAluA [4] $end
$var wire 1 |( ww_testAluA [3] $end
$var wire 1 }( ww_testAluA [2] $end
$var wire 1 ~( ww_testAluA [1] $end
$var wire 1 !) ww_testAluA [0] $end
$var wire 1 ") ww_testAluB [31] $end
$var wire 1 #) ww_testAluB [30] $end
$var wire 1 $) ww_testAluB [29] $end
$var wire 1 %) ww_testAluB [28] $end
$var wire 1 &) ww_testAluB [27] $end
$var wire 1 ') ww_testAluB [26] $end
$var wire 1 () ww_testAluB [25] $end
$var wire 1 )) ww_testAluB [24] $end
$var wire 1 *) ww_testAluB [23] $end
$var wire 1 +) ww_testAluB [22] $end
$var wire 1 ,) ww_testAluB [21] $end
$var wire 1 -) ww_testAluB [20] $end
$var wire 1 .) ww_testAluB [19] $end
$var wire 1 /) ww_testAluB [18] $end
$var wire 1 0) ww_testAluB [17] $end
$var wire 1 1) ww_testAluB [16] $end
$var wire 1 2) ww_testAluB [15] $end
$var wire 1 3) ww_testAluB [14] $end
$var wire 1 4) ww_testAluB [13] $end
$var wire 1 5) ww_testAluB [12] $end
$var wire 1 6) ww_testAluB [11] $end
$var wire 1 7) ww_testAluB [10] $end
$var wire 1 8) ww_testAluB [9] $end
$var wire 1 9) ww_testAluB [8] $end
$var wire 1 :) ww_testAluB [7] $end
$var wire 1 ;) ww_testAluB [6] $end
$var wire 1 <) ww_testAluB [5] $end
$var wire 1 =) ww_testAluB [4] $end
$var wire 1 >) ww_testAluB [3] $end
$var wire 1 ?) ww_testAluB [2] $end
$var wire 1 @) ww_testAluB [1] $end
$var wire 1 A) ww_testAluB [0] $end
$var wire 1 B) ww_testeAluRes [31] $end
$var wire 1 C) ww_testeAluRes [30] $end
$var wire 1 D) ww_testeAluRes [29] $end
$var wire 1 E) ww_testeAluRes [28] $end
$var wire 1 F) ww_testeAluRes [27] $end
$var wire 1 G) ww_testeAluRes [26] $end
$var wire 1 H) ww_testeAluRes [25] $end
$var wire 1 I) ww_testeAluRes [24] $end
$var wire 1 J) ww_testeAluRes [23] $end
$var wire 1 K) ww_testeAluRes [22] $end
$var wire 1 L) ww_testeAluRes [21] $end
$var wire 1 M) ww_testeAluRes [20] $end
$var wire 1 N) ww_testeAluRes [19] $end
$var wire 1 O) ww_testeAluRes [18] $end
$var wire 1 P) ww_testeAluRes [17] $end
$var wire 1 Q) ww_testeAluRes [16] $end
$var wire 1 R) ww_testeAluRes [15] $end
$var wire 1 S) ww_testeAluRes [14] $end
$var wire 1 T) ww_testeAluRes [13] $end
$var wire 1 U) ww_testeAluRes [12] $end
$var wire 1 V) ww_testeAluRes [11] $end
$var wire 1 W) ww_testeAluRes [10] $end
$var wire 1 X) ww_testeAluRes [9] $end
$var wire 1 Y) ww_testeAluRes [8] $end
$var wire 1 Z) ww_testeAluRes [7] $end
$var wire 1 [) ww_testeAluRes [6] $end
$var wire 1 \) ww_testeAluRes [5] $end
$var wire 1 ]) ww_testeAluRes [4] $end
$var wire 1 ^) ww_testeAluRes [3] $end
$var wire 1 _) ww_testeAluRes [2] $end
$var wire 1 `) ww_testeAluRes [1] $end
$var wire 1 a) ww_testeAluRes [0] $end
$var wire 1 b) ww_testeOutRam [31] $end
$var wire 1 c) ww_testeOutRam [30] $end
$var wire 1 d) ww_testeOutRam [29] $end
$var wire 1 e) ww_testeOutRam [28] $end
$var wire 1 f) ww_testeOutRam [27] $end
$var wire 1 g) ww_testeOutRam [26] $end
$var wire 1 h) ww_testeOutRam [25] $end
$var wire 1 i) ww_testeOutRam [24] $end
$var wire 1 j) ww_testeOutRam [23] $end
$var wire 1 k) ww_testeOutRam [22] $end
$var wire 1 l) ww_testeOutRam [21] $end
$var wire 1 m) ww_testeOutRam [20] $end
$var wire 1 n) ww_testeOutRam [19] $end
$var wire 1 o) ww_testeOutRam [18] $end
$var wire 1 p) ww_testeOutRam [17] $end
$var wire 1 q) ww_testeOutRam [16] $end
$var wire 1 r) ww_testeOutRam [15] $end
$var wire 1 s) ww_testeOutRam [14] $end
$var wire 1 t) ww_testeOutRam [13] $end
$var wire 1 u) ww_testeOutRam [12] $end
$var wire 1 v) ww_testeOutRam [11] $end
$var wire 1 w) ww_testeOutRam [10] $end
$var wire 1 x) ww_testeOutRam [9] $end
$var wire 1 y) ww_testeOutRam [8] $end
$var wire 1 z) ww_testeOutRam [7] $end
$var wire 1 {) ww_testeOutRam [6] $end
$var wire 1 |) ww_testeOutRam [5] $end
$var wire 1 }) ww_testeOutRam [4] $end
$var wire 1 ~) ww_testeOutRam [3] $end
$var wire 1 !* ww_testeOutRam [2] $end
$var wire 1 "* ww_testeOutRam [1] $end
$var wire 1 #* ww_testeOutRam [0] $end
$var wire 1 $* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 %* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 &* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 '* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 (* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 )* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 ** \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 +* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 ,* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 -* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 .* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 /* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 0* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 1* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 2* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 3* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 4* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 5* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 6* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 7* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 8* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 9* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 :* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 ;* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 <* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 =* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 >* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 ?* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 @* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 A* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 B* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 C* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 D* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 E* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 F* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 G* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 H* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 I* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 J* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 K* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 L* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 M* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 N* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 O* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 P* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 Q* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 R* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 S* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 T* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 U* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 V* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 W* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 X* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 Y* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 Z* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 [* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 \* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 ]* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 ^* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 _* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 `* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 a* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 b* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 c* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 d* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 e* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 f* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 g* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 h* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 i* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 j* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 k* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 l* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 m* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 n* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 o* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 p* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 q* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 r* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 s* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 t* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 u* \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 v* \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 w* \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 x* \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 y* \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 z* \otR0[0]~output_o\ $end
$var wire 1 {* \otR0[1]~output_o\ $end
$var wire 1 |* \otR0[2]~output_o\ $end
$var wire 1 }* \otR0[3]~output_o\ $end
$var wire 1 ~* \otR0[4]~output_o\ $end
$var wire 1 !+ \otR0[5]~output_o\ $end
$var wire 1 "+ \otR0[6]~output_o\ $end
$var wire 1 #+ \otR0[7]~output_o\ $end
$var wire 1 $+ \otR0[8]~output_o\ $end
$var wire 1 %+ \otR0[9]~output_o\ $end
$var wire 1 &+ \otR0[10]~output_o\ $end
$var wire 1 '+ \otR0[11]~output_o\ $end
$var wire 1 (+ \otR0[12]~output_o\ $end
$var wire 1 )+ \otR0[13]~output_o\ $end
$var wire 1 *+ \otR0[14]~output_o\ $end
$var wire 1 ++ \otR0[15]~output_o\ $end
$var wire 1 ,+ \otR0[16]~output_o\ $end
$var wire 1 -+ \otR0[17]~output_o\ $end
$var wire 1 .+ \otR0[18]~output_o\ $end
$var wire 1 /+ \otR0[19]~output_o\ $end
$var wire 1 0+ \otR0[20]~output_o\ $end
$var wire 1 1+ \otR0[21]~output_o\ $end
$var wire 1 2+ \otR0[22]~output_o\ $end
$var wire 1 3+ \otR0[23]~output_o\ $end
$var wire 1 4+ \otR0[24]~output_o\ $end
$var wire 1 5+ \otR0[25]~output_o\ $end
$var wire 1 6+ \otR0[26]~output_o\ $end
$var wire 1 7+ \otR0[27]~output_o\ $end
$var wire 1 8+ \otR0[28]~output_o\ $end
$var wire 1 9+ \otR0[29]~output_o\ $end
$var wire 1 :+ \otR0[30]~output_o\ $end
$var wire 1 ;+ \otR0[31]~output_o\ $end
$var wire 1 <+ \otR1[0]~output_o\ $end
$var wire 1 =+ \otR1[1]~output_o\ $end
$var wire 1 >+ \otR1[2]~output_o\ $end
$var wire 1 ?+ \otR1[3]~output_o\ $end
$var wire 1 @+ \otR1[4]~output_o\ $end
$var wire 1 A+ \otR1[5]~output_o\ $end
$var wire 1 B+ \otR1[6]~output_o\ $end
$var wire 1 C+ \otR1[7]~output_o\ $end
$var wire 1 D+ \otR1[8]~output_o\ $end
$var wire 1 E+ \otR1[9]~output_o\ $end
$var wire 1 F+ \otR1[10]~output_o\ $end
$var wire 1 G+ \otR1[11]~output_o\ $end
$var wire 1 H+ \otR1[12]~output_o\ $end
$var wire 1 I+ \otR1[13]~output_o\ $end
$var wire 1 J+ \otR1[14]~output_o\ $end
$var wire 1 K+ \otR1[15]~output_o\ $end
$var wire 1 L+ \otR1[16]~output_o\ $end
$var wire 1 M+ \otR1[17]~output_o\ $end
$var wire 1 N+ \otR1[18]~output_o\ $end
$var wire 1 O+ \otR1[19]~output_o\ $end
$var wire 1 P+ \otR1[20]~output_o\ $end
$var wire 1 Q+ \otR1[21]~output_o\ $end
$var wire 1 R+ \otR1[22]~output_o\ $end
$var wire 1 S+ \otR1[23]~output_o\ $end
$var wire 1 T+ \otR1[24]~output_o\ $end
$var wire 1 U+ \otR1[25]~output_o\ $end
$var wire 1 V+ \otR1[26]~output_o\ $end
$var wire 1 W+ \otR1[27]~output_o\ $end
$var wire 1 X+ \otR1[28]~output_o\ $end
$var wire 1 Y+ \otR1[29]~output_o\ $end
$var wire 1 Z+ \otR1[30]~output_o\ $end
$var wire 1 [+ \otR1[31]~output_o\ $end
$var wire 1 \+ \otR2[0]~output_o\ $end
$var wire 1 ]+ \otR2[1]~output_o\ $end
$var wire 1 ^+ \otR2[2]~output_o\ $end
$var wire 1 _+ \otR2[3]~output_o\ $end
$var wire 1 `+ \otR2[4]~output_o\ $end
$var wire 1 a+ \otR2[5]~output_o\ $end
$var wire 1 b+ \otR2[6]~output_o\ $end
$var wire 1 c+ \otR2[7]~output_o\ $end
$var wire 1 d+ \otR2[8]~output_o\ $end
$var wire 1 e+ \otR2[9]~output_o\ $end
$var wire 1 f+ \otR2[10]~output_o\ $end
$var wire 1 g+ \otR2[11]~output_o\ $end
$var wire 1 h+ \otR2[12]~output_o\ $end
$var wire 1 i+ \otR2[13]~output_o\ $end
$var wire 1 j+ \otR2[14]~output_o\ $end
$var wire 1 k+ \otR2[15]~output_o\ $end
$var wire 1 l+ \otR2[16]~output_o\ $end
$var wire 1 m+ \otR2[17]~output_o\ $end
$var wire 1 n+ \otR2[18]~output_o\ $end
$var wire 1 o+ \otR2[19]~output_o\ $end
$var wire 1 p+ \otR2[20]~output_o\ $end
$var wire 1 q+ \otR2[21]~output_o\ $end
$var wire 1 r+ \otR2[22]~output_o\ $end
$var wire 1 s+ \otR2[23]~output_o\ $end
$var wire 1 t+ \otR2[24]~output_o\ $end
$var wire 1 u+ \otR2[25]~output_o\ $end
$var wire 1 v+ \otR2[26]~output_o\ $end
$var wire 1 w+ \otR2[27]~output_o\ $end
$var wire 1 x+ \otR2[28]~output_o\ $end
$var wire 1 y+ \otR2[29]~output_o\ $end
$var wire 1 z+ \otR2[30]~output_o\ $end
$var wire 1 {+ \otR2[31]~output_o\ $end
$var wire 1 |+ \otR3[0]~output_o\ $end
$var wire 1 }+ \otR3[1]~output_o\ $end
$var wire 1 ~+ \otR3[2]~output_o\ $end
$var wire 1 !, \otR3[3]~output_o\ $end
$var wire 1 ", \otR3[4]~output_o\ $end
$var wire 1 #, \otR3[5]~output_o\ $end
$var wire 1 $, \otR3[6]~output_o\ $end
$var wire 1 %, \otR3[7]~output_o\ $end
$var wire 1 &, \otR3[8]~output_o\ $end
$var wire 1 ', \otR3[9]~output_o\ $end
$var wire 1 (, \otR3[10]~output_o\ $end
$var wire 1 ), \otR3[11]~output_o\ $end
$var wire 1 *, \otR3[12]~output_o\ $end
$var wire 1 +, \otR3[13]~output_o\ $end
$var wire 1 ,, \otR3[14]~output_o\ $end
$var wire 1 -, \otR3[15]~output_o\ $end
$var wire 1 ., \otR3[16]~output_o\ $end
$var wire 1 /, \otR3[17]~output_o\ $end
$var wire 1 0, \otR3[18]~output_o\ $end
$var wire 1 1, \otR3[19]~output_o\ $end
$var wire 1 2, \otR3[20]~output_o\ $end
$var wire 1 3, \otR3[21]~output_o\ $end
$var wire 1 4, \otR3[22]~output_o\ $end
$var wire 1 5, \otR3[23]~output_o\ $end
$var wire 1 6, \otR3[24]~output_o\ $end
$var wire 1 7, \otR3[25]~output_o\ $end
$var wire 1 8, \otR3[26]~output_o\ $end
$var wire 1 9, \otR3[27]~output_o\ $end
$var wire 1 :, \otR3[28]~output_o\ $end
$var wire 1 ;, \otR3[29]~output_o\ $end
$var wire 1 <, \otR3[30]~output_o\ $end
$var wire 1 =, \otR3[31]~output_o\ $end
$var wire 1 >, \otR4[0]~output_o\ $end
$var wire 1 ?, \otR4[1]~output_o\ $end
$var wire 1 @, \otR4[2]~output_o\ $end
$var wire 1 A, \otR4[3]~output_o\ $end
$var wire 1 B, \otR4[4]~output_o\ $end
$var wire 1 C, \otR4[5]~output_o\ $end
$var wire 1 D, \otR4[6]~output_o\ $end
$var wire 1 E, \otR4[7]~output_o\ $end
$var wire 1 F, \otR4[8]~output_o\ $end
$var wire 1 G, \otR4[9]~output_o\ $end
$var wire 1 H, \otR4[10]~output_o\ $end
$var wire 1 I, \otR4[11]~output_o\ $end
$var wire 1 J, \otR4[12]~output_o\ $end
$var wire 1 K, \otR4[13]~output_o\ $end
$var wire 1 L, \otR4[14]~output_o\ $end
$var wire 1 M, \otR4[15]~output_o\ $end
$var wire 1 N, \otR4[16]~output_o\ $end
$var wire 1 O, \otR4[17]~output_o\ $end
$var wire 1 P, \otR4[18]~output_o\ $end
$var wire 1 Q, \otR4[19]~output_o\ $end
$var wire 1 R, \otR4[20]~output_o\ $end
$var wire 1 S, \otR4[21]~output_o\ $end
$var wire 1 T, \otR4[22]~output_o\ $end
$var wire 1 U, \otR4[23]~output_o\ $end
$var wire 1 V, \otR4[24]~output_o\ $end
$var wire 1 W, \otR4[25]~output_o\ $end
$var wire 1 X, \otR4[26]~output_o\ $end
$var wire 1 Y, \otR4[27]~output_o\ $end
$var wire 1 Z, \otR4[28]~output_o\ $end
$var wire 1 [, \otR4[29]~output_o\ $end
$var wire 1 \, \otR4[30]~output_o\ $end
$var wire 1 ], \otR4[31]~output_o\ $end
$var wire 1 ^, \otR5[0]~output_o\ $end
$var wire 1 _, \otR5[1]~output_o\ $end
$var wire 1 `, \otR5[2]~output_o\ $end
$var wire 1 a, \otR5[3]~output_o\ $end
$var wire 1 b, \otR5[4]~output_o\ $end
$var wire 1 c, \otR5[5]~output_o\ $end
$var wire 1 d, \otR5[6]~output_o\ $end
$var wire 1 e, \otR5[7]~output_o\ $end
$var wire 1 f, \otR5[8]~output_o\ $end
$var wire 1 g, \otR5[9]~output_o\ $end
$var wire 1 h, \otR5[10]~output_o\ $end
$var wire 1 i, \otR5[11]~output_o\ $end
$var wire 1 j, \otR5[12]~output_o\ $end
$var wire 1 k, \otR5[13]~output_o\ $end
$var wire 1 l, \otR5[14]~output_o\ $end
$var wire 1 m, \otR5[15]~output_o\ $end
$var wire 1 n, \otR5[16]~output_o\ $end
$var wire 1 o, \otR5[17]~output_o\ $end
$var wire 1 p, \otR5[18]~output_o\ $end
$var wire 1 q, \otR5[19]~output_o\ $end
$var wire 1 r, \otR5[20]~output_o\ $end
$var wire 1 s, \otR5[21]~output_o\ $end
$var wire 1 t, \otR5[22]~output_o\ $end
$var wire 1 u, \otR5[23]~output_o\ $end
$var wire 1 v, \otR5[24]~output_o\ $end
$var wire 1 w, \otR5[25]~output_o\ $end
$var wire 1 x, \otR5[26]~output_o\ $end
$var wire 1 y, \otR5[27]~output_o\ $end
$var wire 1 z, \otR5[28]~output_o\ $end
$var wire 1 {, \otR5[29]~output_o\ $end
$var wire 1 |, \otR5[30]~output_o\ $end
$var wire 1 }, \otR5[31]~output_o\ $end
$var wire 1 ~, \otR6[0]~output_o\ $end
$var wire 1 !- \otR6[1]~output_o\ $end
$var wire 1 "- \otR6[2]~output_o\ $end
$var wire 1 #- \otR6[3]~output_o\ $end
$var wire 1 $- \otR6[4]~output_o\ $end
$var wire 1 %- \otR6[5]~output_o\ $end
$var wire 1 &- \otR6[6]~output_o\ $end
$var wire 1 '- \otR6[7]~output_o\ $end
$var wire 1 (- \otR6[8]~output_o\ $end
$var wire 1 )- \otR6[9]~output_o\ $end
$var wire 1 *- \otR6[10]~output_o\ $end
$var wire 1 +- \otR6[11]~output_o\ $end
$var wire 1 ,- \otR6[12]~output_o\ $end
$var wire 1 -- \otR6[13]~output_o\ $end
$var wire 1 .- \otR6[14]~output_o\ $end
$var wire 1 /- \otR6[15]~output_o\ $end
$var wire 1 0- \otR6[16]~output_o\ $end
$var wire 1 1- \otR6[17]~output_o\ $end
$var wire 1 2- \otR6[18]~output_o\ $end
$var wire 1 3- \otR6[19]~output_o\ $end
$var wire 1 4- \otR6[20]~output_o\ $end
$var wire 1 5- \otR6[21]~output_o\ $end
$var wire 1 6- \otR6[22]~output_o\ $end
$var wire 1 7- \otR6[23]~output_o\ $end
$var wire 1 8- \otR6[24]~output_o\ $end
$var wire 1 9- \otR6[25]~output_o\ $end
$var wire 1 :- \otR6[26]~output_o\ $end
$var wire 1 ;- \otR6[27]~output_o\ $end
$var wire 1 <- \otR6[28]~output_o\ $end
$var wire 1 =- \otR6[29]~output_o\ $end
$var wire 1 >- \otR6[30]~output_o\ $end
$var wire 1 ?- \otR6[31]~output_o\ $end
$var wire 1 @- \otR7[0]~output_o\ $end
$var wire 1 A- \otR7[1]~output_o\ $end
$var wire 1 B- \otR7[2]~output_o\ $end
$var wire 1 C- \otR7[3]~output_o\ $end
$var wire 1 D- \otR7[4]~output_o\ $end
$var wire 1 E- \otR7[5]~output_o\ $end
$var wire 1 F- \otR7[6]~output_o\ $end
$var wire 1 G- \otR7[7]~output_o\ $end
$var wire 1 H- \otR7[8]~output_o\ $end
$var wire 1 I- \otR7[9]~output_o\ $end
$var wire 1 J- \otR7[10]~output_o\ $end
$var wire 1 K- \otR7[11]~output_o\ $end
$var wire 1 L- \otR7[12]~output_o\ $end
$var wire 1 M- \otR7[13]~output_o\ $end
$var wire 1 N- \otR7[14]~output_o\ $end
$var wire 1 O- \otR7[15]~output_o\ $end
$var wire 1 P- \otR7[16]~output_o\ $end
$var wire 1 Q- \otR7[17]~output_o\ $end
$var wire 1 R- \otR7[18]~output_o\ $end
$var wire 1 S- \otR7[19]~output_o\ $end
$var wire 1 T- \otR7[20]~output_o\ $end
$var wire 1 U- \otR7[21]~output_o\ $end
$var wire 1 V- \otR7[22]~output_o\ $end
$var wire 1 W- \otR7[23]~output_o\ $end
$var wire 1 X- \otR7[24]~output_o\ $end
$var wire 1 Y- \otR7[25]~output_o\ $end
$var wire 1 Z- \otR7[26]~output_o\ $end
$var wire 1 [- \otR7[27]~output_o\ $end
$var wire 1 \- \otR7[28]~output_o\ $end
$var wire 1 ]- \otR7[29]~output_o\ $end
$var wire 1 ^- \otR7[30]~output_o\ $end
$var wire 1 _- \otR7[31]~output_o\ $end
$var wire 1 `- \overflow~output_o\ $end
$var wire 1 a- \resultadoSoma[0]~output_o\ $end
$var wire 1 b- \resultadoSoma[1]~output_o\ $end
$var wire 1 c- \resultadoSoma[2]~output_o\ $end
$var wire 1 d- \resultadoSoma[3]~output_o\ $end
$var wire 1 e- \resultadoSoma[4]~output_o\ $end
$var wire 1 f- \resultadoSoma[5]~output_o\ $end
$var wire 1 g- \resultadoSoma[6]~output_o\ $end
$var wire 1 h- \resultadoSoma[7]~output_o\ $end
$var wire 1 i- \resultadoSoma[8]~output_o\ $end
$var wire 1 j- \resultadoSoma[9]~output_o\ $end
$var wire 1 k- \resultadoSoma[10]~output_o\ $end
$var wire 1 l- \resultadoSoma[11]~output_o\ $end
$var wire 1 m- \resultadoSoma[12]~output_o\ $end
$var wire 1 n- \resultadoSoma[13]~output_o\ $end
$var wire 1 o- \resultadoSoma[14]~output_o\ $end
$var wire 1 p- \resultadoSoma[15]~output_o\ $end
$var wire 1 q- \resultadoSoma[16]~output_o\ $end
$var wire 1 r- \resultadoSoma[17]~output_o\ $end
$var wire 1 s- \resultadoSoma[18]~output_o\ $end
$var wire 1 t- \resultadoSoma[19]~output_o\ $end
$var wire 1 u- \resultadoSoma[20]~output_o\ $end
$var wire 1 v- \resultadoSoma[21]~output_o\ $end
$var wire 1 w- \resultadoSoma[22]~output_o\ $end
$var wire 1 x- \resultadoSoma[23]~output_o\ $end
$var wire 1 y- \resultadoSoma[24]~output_o\ $end
$var wire 1 z- \resultadoSoma[25]~output_o\ $end
$var wire 1 {- \resultadoSoma[26]~output_o\ $end
$var wire 1 |- \resultadoSoma[27]~output_o\ $end
$var wire 1 }- \resultadoSoma[28]~output_o\ $end
$var wire 1 ~- \resultadoSoma[29]~output_o\ $end
$var wire 1 !. \resultadoSoma[30]~output_o\ $end
$var wire 1 ". \resultadoSoma[31]~output_o\ $end
$var wire 1 #. \opcodeDebug[0]~output_o\ $end
$var wire 1 $. \opcodeDebug[1]~output_o\ $end
$var wire 1 %. \opcodeDebug[2]~output_o\ $end
$var wire 1 &. \opcodeDebug[3]~output_o\ $end
$var wire 1 '. \opcodeDebug[4]~output_o\ $end
$var wire 1 (. \opcodeDebug[5]~output_o\ $end
$var wire 1 ). \Mux1Debug~output_o\ $end
$var wire 1 *. \Mux2Debug~output_o\ $end
$var wire 1 +. \HabEscritaRegDebug~output_o\ $end
$var wire 1 ,. \Mux3Debug~output_o\ $end
$var wire 1 -. \Mux4Debug~output_o\ $end
$var wire 1 .. \mux_beq~output_o\ $end
$var wire 1 /. \BEQDebug~output_o\ $end
$var wire 1 0. \HabLeMEMDebug~output_o\ $end
$var wire 1 1. \HabEscMEMDebug~output_o\ $end
$var wire 1 2. \ULAopDebug[0]~output_o\ $end
$var wire 1 3. \ULAopDebug[1]~output_o\ $end
$var wire 1 4. \out_PCTeste[0]~output_o\ $end
$var wire 1 5. \out_PCTeste[1]~output_o\ $end
$var wire 1 6. \out_PCTeste[2]~output_o\ $end
$var wire 1 7. \out_PCTeste[3]~output_o\ $end
$var wire 1 8. \out_PCTeste[4]~output_o\ $end
$var wire 1 9. \out_PCTeste[5]~output_o\ $end
$var wire 1 :. \out_PCTeste[6]~output_o\ $end
$var wire 1 ;. \out_PCTeste[7]~output_o\ $end
$var wire 1 <. \out_PCTeste[8]~output_o\ $end
$var wire 1 =. \out_PCTeste[9]~output_o\ $end
$var wire 1 >. \out_PCTeste[10]~output_o\ $end
$var wire 1 ?. \out_PCTeste[11]~output_o\ $end
$var wire 1 @. \out_PCTeste[12]~output_o\ $end
$var wire 1 A. \out_PCTeste[13]~output_o\ $end
$var wire 1 B. \out_PCTeste[14]~output_o\ $end
$var wire 1 C. \out_PCTeste[15]~output_o\ $end
$var wire 1 D. \out_PCTeste[16]~output_o\ $end
$var wire 1 E. \out_PCTeste[17]~output_o\ $end
$var wire 1 F. \out_PCTeste[18]~output_o\ $end
$var wire 1 G. \out_PCTeste[19]~output_o\ $end
$var wire 1 H. \out_PCTeste[20]~output_o\ $end
$var wire 1 I. \out_PCTeste[21]~output_o\ $end
$var wire 1 J. \out_PCTeste[22]~output_o\ $end
$var wire 1 K. \out_PCTeste[23]~output_o\ $end
$var wire 1 L. \out_PCTeste[24]~output_o\ $end
$var wire 1 M. \out_PCTeste[25]~output_o\ $end
$var wire 1 N. \out_PCTeste[26]~output_o\ $end
$var wire 1 O. \out_PCTeste[27]~output_o\ $end
$var wire 1 P. \out_PCTeste[28]~output_o\ $end
$var wire 1 Q. \out_PCTeste[29]~output_o\ $end
$var wire 1 R. \out_PCTeste[30]~output_o\ $end
$var wire 1 S. \out_PCTeste[31]~output_o\ $end
$var wire 1 T. \testAluA[0]~output_o\ $end
$var wire 1 U. \testAluA[1]~output_o\ $end
$var wire 1 V. \testAluA[2]~output_o\ $end
$var wire 1 W. \testAluA[3]~output_o\ $end
$var wire 1 X. \testAluA[4]~output_o\ $end
$var wire 1 Y. \testAluA[5]~output_o\ $end
$var wire 1 Z. \testAluA[6]~output_o\ $end
$var wire 1 [. \testAluA[7]~output_o\ $end
$var wire 1 \. \testAluA[8]~output_o\ $end
$var wire 1 ]. \testAluA[9]~output_o\ $end
$var wire 1 ^. \testAluA[10]~output_o\ $end
$var wire 1 _. \testAluA[11]~output_o\ $end
$var wire 1 `. \testAluA[12]~output_o\ $end
$var wire 1 a. \testAluA[13]~output_o\ $end
$var wire 1 b. \testAluA[14]~output_o\ $end
$var wire 1 c. \testAluA[15]~output_o\ $end
$var wire 1 d. \testAluA[16]~output_o\ $end
$var wire 1 e. \testAluA[17]~output_o\ $end
$var wire 1 f. \testAluA[18]~output_o\ $end
$var wire 1 g. \testAluA[19]~output_o\ $end
$var wire 1 h. \testAluA[20]~output_o\ $end
$var wire 1 i. \testAluA[21]~output_o\ $end
$var wire 1 j. \testAluA[22]~output_o\ $end
$var wire 1 k. \testAluA[23]~output_o\ $end
$var wire 1 l. \testAluA[24]~output_o\ $end
$var wire 1 m. \testAluA[25]~output_o\ $end
$var wire 1 n. \testAluA[26]~output_o\ $end
$var wire 1 o. \testAluA[27]~output_o\ $end
$var wire 1 p. \testAluA[28]~output_o\ $end
$var wire 1 q. \testAluA[29]~output_o\ $end
$var wire 1 r. \testAluA[30]~output_o\ $end
$var wire 1 s. \testAluA[31]~output_o\ $end
$var wire 1 t. \testAluB[0]~output_o\ $end
$var wire 1 u. \testAluB[1]~output_o\ $end
$var wire 1 v. \testAluB[2]~output_o\ $end
$var wire 1 w. \testAluB[3]~output_o\ $end
$var wire 1 x. \testAluB[4]~output_o\ $end
$var wire 1 y. \testAluB[5]~output_o\ $end
$var wire 1 z. \testAluB[6]~output_o\ $end
$var wire 1 {. \testAluB[7]~output_o\ $end
$var wire 1 |. \testAluB[8]~output_o\ $end
$var wire 1 }. \testAluB[9]~output_o\ $end
$var wire 1 ~. \testAluB[10]~output_o\ $end
$var wire 1 !/ \testAluB[11]~output_o\ $end
$var wire 1 "/ \testAluB[12]~output_o\ $end
$var wire 1 #/ \testAluB[13]~output_o\ $end
$var wire 1 $/ \testAluB[14]~output_o\ $end
$var wire 1 %/ \testAluB[15]~output_o\ $end
$var wire 1 &/ \testAluB[16]~output_o\ $end
$var wire 1 '/ \testAluB[17]~output_o\ $end
$var wire 1 (/ \testAluB[18]~output_o\ $end
$var wire 1 )/ \testAluB[19]~output_o\ $end
$var wire 1 */ \testAluB[20]~output_o\ $end
$var wire 1 +/ \testAluB[21]~output_o\ $end
$var wire 1 ,/ \testAluB[22]~output_o\ $end
$var wire 1 -/ \testAluB[23]~output_o\ $end
$var wire 1 ./ \testAluB[24]~output_o\ $end
$var wire 1 // \testAluB[25]~output_o\ $end
$var wire 1 0/ \testAluB[26]~output_o\ $end
$var wire 1 1/ \testAluB[27]~output_o\ $end
$var wire 1 2/ \testAluB[28]~output_o\ $end
$var wire 1 3/ \testAluB[29]~output_o\ $end
$var wire 1 4/ \testAluB[30]~output_o\ $end
$var wire 1 5/ \testAluB[31]~output_o\ $end
$var wire 1 6/ \testeAluRes[0]~output_o\ $end
$var wire 1 7/ \testeAluRes[1]~output_o\ $end
$var wire 1 8/ \testeAluRes[2]~output_o\ $end
$var wire 1 9/ \testeAluRes[3]~output_o\ $end
$var wire 1 :/ \testeAluRes[4]~output_o\ $end
$var wire 1 ;/ \testeAluRes[5]~output_o\ $end
$var wire 1 </ \testeAluRes[6]~output_o\ $end
$var wire 1 =/ \testeAluRes[7]~output_o\ $end
$var wire 1 >/ \testeAluRes[8]~output_o\ $end
$var wire 1 ?/ \testeAluRes[9]~output_o\ $end
$var wire 1 @/ \testeAluRes[10]~output_o\ $end
$var wire 1 A/ \testeAluRes[11]~output_o\ $end
$var wire 1 B/ \testeAluRes[12]~output_o\ $end
$var wire 1 C/ \testeAluRes[13]~output_o\ $end
$var wire 1 D/ \testeAluRes[14]~output_o\ $end
$var wire 1 E/ \testeAluRes[15]~output_o\ $end
$var wire 1 F/ \testeAluRes[16]~output_o\ $end
$var wire 1 G/ \testeAluRes[17]~output_o\ $end
$var wire 1 H/ \testeAluRes[18]~output_o\ $end
$var wire 1 I/ \testeAluRes[19]~output_o\ $end
$var wire 1 J/ \testeAluRes[20]~output_o\ $end
$var wire 1 K/ \testeAluRes[21]~output_o\ $end
$var wire 1 L/ \testeAluRes[22]~output_o\ $end
$var wire 1 M/ \testeAluRes[23]~output_o\ $end
$var wire 1 N/ \testeAluRes[24]~output_o\ $end
$var wire 1 O/ \testeAluRes[25]~output_o\ $end
$var wire 1 P/ \testeAluRes[26]~output_o\ $end
$var wire 1 Q/ \testeAluRes[27]~output_o\ $end
$var wire 1 R/ \testeAluRes[28]~output_o\ $end
$var wire 1 S/ \testeAluRes[29]~output_o\ $end
$var wire 1 T/ \testeAluRes[30]~output_o\ $end
$var wire 1 U/ \testeAluRes[31]~output_o\ $end
$var wire 1 V/ \testeOutRam[0]~output_o\ $end
$var wire 1 W/ \testeOutRam[1]~output_o\ $end
$var wire 1 X/ \testeOutRam[2]~output_o\ $end
$var wire 1 Y/ \testeOutRam[3]~output_o\ $end
$var wire 1 Z/ \testeOutRam[4]~output_o\ $end
$var wire 1 [/ \testeOutRam[5]~output_o\ $end
$var wire 1 \/ \testeOutRam[6]~output_o\ $end
$var wire 1 ]/ \testeOutRam[7]~output_o\ $end
$var wire 1 ^/ \testeOutRam[8]~output_o\ $end
$var wire 1 _/ \testeOutRam[9]~output_o\ $end
$var wire 1 `/ \testeOutRam[10]~output_o\ $end
$var wire 1 a/ \testeOutRam[11]~output_o\ $end
$var wire 1 b/ \testeOutRam[12]~output_o\ $end
$var wire 1 c/ \testeOutRam[13]~output_o\ $end
$var wire 1 d/ \testeOutRam[14]~output_o\ $end
$var wire 1 e/ \testeOutRam[15]~output_o\ $end
$var wire 1 f/ \testeOutRam[16]~output_o\ $end
$var wire 1 g/ \testeOutRam[17]~output_o\ $end
$var wire 1 h/ \testeOutRam[18]~output_o\ $end
$var wire 1 i/ \testeOutRam[19]~output_o\ $end
$var wire 1 j/ \testeOutRam[20]~output_o\ $end
$var wire 1 k/ \testeOutRam[21]~output_o\ $end
$var wire 1 l/ \testeOutRam[22]~output_o\ $end
$var wire 1 m/ \testeOutRam[23]~output_o\ $end
$var wire 1 n/ \testeOutRam[24]~output_o\ $end
$var wire 1 o/ \testeOutRam[25]~output_o\ $end
$var wire 1 p/ \testeOutRam[26]~output_o\ $end
$var wire 1 q/ \testeOutRam[27]~output_o\ $end
$var wire 1 r/ \testeOutRam[28]~output_o\ $end
$var wire 1 s/ \testeOutRam[29]~output_o\ $end
$var wire 1 t/ \testeOutRam[30]~output_o\ $end
$var wire 1 u/ \testeOutRam[31]~output_o\ $end
$var wire 1 v/ \clk~input_o\ $end
$var wire 1 w/ \clk~inputclkctrl_outclk\ $end
$var wire 1 x/ \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\ $end
$var wire 1 y/ \fd|adder|addsloop:1:add1to31|soma~combout\ $end
$var wire 1 z/ \fd|adder|addsloop:1:add1to31|w3~combout\ $end
$var wire 1 {/ \fd|Rom|content~23_combout\ $end
$var wire 1 |/ \fd|Rom|content~24_combout\ $end
$var wire 1 }/ \fd|adder|addsloop:5:add1to31|soma~combout\ $end
$var wire 1 ~/ \fd|Rom|content~17_combout\ $end
$var wire 1 !0 \fd|Rom|content~18_combout\ $end
$var wire 1 "0 \ucfd|Equal0~0_combout\ $end
$var wire 1 #0 \fd|Rom|content~25_combout\ $end
$var wire 1 $0 \fd|Rom|content~26_combout\ $end
$var wire 1 %0 \fd|Rom|content~27_combout\ $end
$var wire 1 &0 \fd|Rom|content~28_combout\ $end
$var wire 1 '0 \fd|Rom|content~33_combout\ $end
$var wire 1 (0 \fd|Rom|content~34_combout\ $end
$var wire 1 )0 \fd|UCalu|Equal2~2_combout\ $end
$var wire 1 *0 \fd|UCalu|output[0]~5_combout\ $end
$var wire 1 +0 \fd|UCalu|output[3]~0_combout\ $end
$var wire 1 ,0 \fd|UCalu|Equal2~0_combout\ $end
$var wire 1 -0 \fd|UCalu|output[3]~1_combout\ $end
$var wire 1 .0 \ucfd|BEQ~0_combout\ $end
$var wire 1 /0 \fd|Rom|content~35_combout\ $end
$var wire 1 00 \fd|UCalu|output[3]~2_combout\ $end
$var wire 1 10 \fd|UCalu|comb~3_combout\ $end
$var wire 1 20 \fd|UCalu|comb~2_combout\ $end
$var wire 1 30 \fd|UCalu|output[2]~3_combout\ $end
$var wire 1 40 \fd|UCalu|comb~5_combout\ $end
$var wire 1 50 \fd|UCalu|comb~4_combout\ $end
$var wire 1 60 \fd|Rom|content~13_combout\ $end
$var wire 1 70 \fd|Rom|content~14_combout\ $end
$var wire 1 80 \fd|Rom|content~11_combout\ $end
$var wire 1 90 \fd|Rom|content~12_combout\ $end
$var wire 1 :0 \ucfd|Equal1~0_combout\ $end
$var wire 1 ;0 \fd|MuxSaidaBankRegister|selected[31]~34_combout\ $end
$var wire 1 <0 \fd|BankRegister|Equal1~0_combout\ $end
$var wire 1 =0 \fd|Rom|content~21_combout\ $end
$var wire 1 >0 \fd|Rom|content~36_combout\ $end
$var wire 1 ?0 \fd|MuxRtRd|selected[1]~0_combout\ $end
$var wire 1 @0 \fd|MuxRtRd|selected[0]~1_combout\ $end
$var wire 1 A0 \fd|BankRegister|registrador[0][0]~1_combout\ $end
$var wire 1 B0 \ucfd|HabEscritaReg~0_combout\ $end
$var wire 1 C0 \fd|Rom|content~19_combout\ $end
$var wire 1 D0 \fd|Rom|content~20_combout\ $end
$var wire 1 E0 \fd|BankRegister|registrador[0][0]~0_combout\ $end
$var wire 1 F0 \fd|BankRegister|registrador[0][0]~2_combout\ $end
$var wire 1 G0 \fd|BankRegister|registrador[0][29]~q\ $end
$var wire 1 H0 \fd|BankRegister|registrador[1][0]~3_combout\ $end
$var wire 1 I0 \fd|BankRegister|registrador[1][0]~4_combout\ $end
$var wire 1 J0 \fd|BankRegister|registrador[1][0]~5_combout\ $end
$var wire 1 K0 \fd|BankRegister|registrador[1][29]~q\ $end
$var wire 1 L0 \fd|BankRegister|saidaB[29]~6_combout\ $end
$var wire 1 M0 \fd|BankRegister|registrador[3][0]~9_combout\ $end
$var wire 1 N0 \fd|BankRegister|registrador[3][0]~10_combout\ $end
$var wire 1 O0 \fd|BankRegister|registrador[3][0]~11_combout\ $end
$var wire 1 P0 \fd|BankRegister|registrador[3][29]~q\ $end
$var wire 1 Q0 \fd|BankRegister|registrador[2][29]~feeder_combout\ $end
$var wire 1 R0 \fd|BankRegister|registrador[2][0]~7_combout\ $end
$var wire 1 S0 \fd|BankRegister|registrador[2][0]~6_combout\ $end
$var wire 1 T0 \fd|BankRegister|registrador[2][0]~8_combout\ $end
$var wire 1 U0 \fd|BankRegister|registrador[2][29]~q\ $end
$var wire 1 V0 \fd|BankRegister|saidaB[29]~7_combout\ $end
$var wire 1 W0 \fd|BankRegister|saidaB[29]~157_combout\ $end
$var wire 1 X0 \fd|BankRegister|registrador[2][0]~q\ $end
$var wire 1 Y0 \fd|BankRegister|registrador[1][0]~q\ $end
$var wire 1 Z0 \fd|Rom|content~5_combout\ $end
$var wire 1 [0 \fd|Rom|content~6_combout\ $end
$var wire 1 \0 \fd|Rom|content~3_combout\ $end
$var wire 1 ]0 \fd|Rom|content~4_combout\ $end
$var wire 1 ^0 \fd|BankRegister|saidaA[0]~125_combout\ $end
$var wire 1 _0 \fd|BankRegister|registrador[3][0]~q\ $end
$var wire 1 `0 \fd|BankRegister|saidaA[0]~126_combout\ $end
$var wire 1 a0 \fd|Rom|content~10_combout\ $end
$var wire 1 b0 \fd|BankRegister|Equal0~0_combout\ $end
$var wire 1 c0 \fd|Rom|content~9_combout\ $end
$var wire 1 d0 \fd|BankRegister|registrador[4][0]~feeder_combout\ $end
$var wire 1 e0 \fd|BankRegister|registrador[4][0]~12_combout\ $end
$var wire 1 f0 \fd|BankRegister|registrador[4][0]~13_combout\ $end
$var wire 1 g0 \fd|BankRegister|registrador[4][0]~q\ $end
$var wire 1 h0 \fd|BankRegister|registrador[5][0]~14_combout\ $end
$var wire 1 i0 \fd|BankRegister|registrador[5][0]~15_combout\ $end
$var wire 1 j0 \fd|BankRegister|registrador[5][0]~q\ $end
$var wire 1 k0 \fd|BankRegister|saidaA[0]~124_combout\ $end
$var wire 1 l0 \fd|BankRegister|saidaA[0]~127_combout\ $end
$var wire 1 m0 \fd|ALU|adder|a0|soma~0_combout\ $end
$var wire 1 n0 \fd|UCalu|Equal2~1_combout\ $end
$var wire 1 o0 \fd|UCalu|output[2]~4_combout\ $end
$var wire 1 p0 \fd|UCalu|comb~1_combout\ $end
$var wire 1 q0 \fd|UCalu|comb~0_combout\ $end
$var wire 1 r0 \fd|ALU|choiceB|selected[0]~0_combout\ $end
$var wire 1 s0 \fd|ALU|final|selected[0]~4_combout\ $end
$var wire 1 t0 \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\ $end
$var wire 1 u0 \fd|Ram|ram_rtl_0_bypass[14]~feeder_combout\ $end
$var wire 1 v0 \fd|Ram|ram_rtl_0_bypass[16]~feeder_combout\ $end
$var wire 1 w0 \fd|Ram|ram_rtl_0_bypass[18]~feeder_combout\ $end
$var wire 1 x0 \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\ $end
$var wire 1 y0 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 z0 \fd|BankRegister|registrador[7][4]~feeder_combout\ $end
$var wire 1 {0 \fd|BankRegister|registrador[7][0]~18_combout\ $end
$var wire 1 |0 \fd|BankRegister|registrador[7][0]~19_combout\ $end
$var wire 1 }0 \fd|BankRegister|registrador[7][4]~q\ $end
$var wire 1 ~0 \fd|BankRegister|registrador[5][4]~q\ $end
$var wire 1 !1 \fd|BankRegister|registrador[4][4]~feeder_combout\ $end
$var wire 1 "1 \fd|BankRegister|registrador[4][4]~q\ $end
$var wire 1 #1 \fd|BankRegister|registrador[6][0]~16_combout\ $end
$var wire 1 $1 \fd|BankRegister|registrador[6][0]~17_combout\ $end
$var wire 1 %1 \fd|BankRegister|registrador[6][4]~q\ $end
$var wire 1 &1 \fd|BankRegister|saidaB[4]~108_combout\ $end
$var wire 1 '1 \fd|BankRegister|saidaB[4]~109_combout\ $end
$var wire 1 (1 \fd|BankRegister|saidaB[4]~136_combout\ $end
$var wire 1 )1 \fd|MuxSaidaBankRegister|selected[5]~27_combout\ $end
$var wire 1 *1 \fd|BankRegister|registrador[4][5]~feeder_combout\ $end
$var wire 1 +1 \fd|BankRegister|registrador[4][5]~q\ $end
$var wire 1 ,1 \fd|BankRegister|saidaA[5]~104_combout\ $end
$var wire 1 -1 \fd|BankRegister|registrador[0][5]~q\ $end
$var wire 1 .1 \fd|BankRegister|registrador[1][5]~q\ $end
$var wire 1 /1 \fd|BankRegister|saidaA[5]~105_combout\ $end
$var wire 1 01 \fd|BankRegister|registrador[2][5]~q\ $end
$var wire 1 11 \fd|BankRegister|registrador[3][5]~q\ $end
$var wire 1 21 \fd|BankRegister|saidaA[5]~106_combout\ $end
$var wire 1 31 \fd|BankRegister|saidaA[5]~107_combout\ $end
$var wire 1 41 \fd|ALU|final|selected[5]~44_combout\ $end
$var wire 1 51 \fd|BankRegister|saidaA[4]~108_combout\ $end
$var wire 1 61 \fd|BankRegister|registrador[2][4]~q\ $end
$var wire 1 71 \fd|BankRegister|registrador[1][4]~q\ $end
$var wire 1 81 \fd|BankRegister|registrador[0][4]~q\ $end
$var wire 1 91 \fd|BankRegister|saidaA[4]~109_combout\ $end
$var wire 1 :1 \fd|BankRegister|saidaA[4]~110_combout\ $end
$var wire 1 ;1 \fd|BankRegister|saidaA[4]~111_combout\ $end
$var wire 1 <1 \fd|BankRegister|registrador[2][3]~q\ $end
$var wire 1 =1 \fd|BankRegister|registrador[3][3]~q\ $end
$var wire 1 >1 \fd|BankRegister|registrador[0][3]~q\ $end
$var wire 1 ?1 \fd|BankRegister|registrador[1][3]~q\ $end
$var wire 1 @1 \fd|BankRegister|saidaA[3]~113_combout\ $end
$var wire 1 A1 \fd|BankRegister|saidaA[3]~114_combout\ $end
$var wire 1 B1 \fd|BankRegister|registrador[4][3]~q\ $end
$var wire 1 C1 \fd|BankRegister|saidaA[3]~112_combout\ $end
$var wire 1 D1 \fd|BankRegister|saidaA[3]~115_combout\ $end
$var wire 1 E1 \fd|BankRegister|registrador[4][2]~feeder_combout\ $end
$var wire 1 F1 \fd|BankRegister|registrador[4][2]~q\ $end
$var wire 1 G1 \fd|BankRegister|registrador[5][2]~q\ $end
$var wire 1 H1 \fd|BankRegister|saidaA[2]~116_combout\ $end
$var wire 1 I1 \fd|BankRegister|registrador[2][2]~q\ $end
$var wire 1 J1 \fd|BankRegister|registrador[1][2]~feeder_combout\ $end
$var wire 1 K1 \fd|BankRegister|registrador[1][2]~q\ $end
$var wire 1 L1 \fd|BankRegister|registrador[0][2]~q\ $end
$var wire 1 M1 \fd|BankRegister|saidaA[2]~117_combout\ $end
$var wire 1 N1 \fd|BankRegister|saidaA[2]~118_combout\ $end
$var wire 1 O1 \fd|BankRegister|saidaA[2]~119_combout\ $end
$var wire 1 P1 \fd|ALU|adder|a0|vaium~0_combout\ $end
$var wire 1 Q1 \fd|ALU|adder|a0|vaium~1_combout\ $end
$var wire 1 R1 \fd|BankRegister|registrador[5][1]~q\ $end
$var wire 1 S1 \fd|BankRegister|registrador[4][1]~feeder_combout\ $end
$var wire 1 T1 \fd|BankRegister|registrador[4][1]~q\ $end
$var wire 1 U1 \fd|BankRegister|saidaA[1]~120_combout\ $end
$var wire 1 V1 \fd|BankRegister|registrador[2][1]~q\ $end
$var wire 1 W1 \fd|BankRegister|registrador[0][1]~q\ $end
$var wire 1 X1 \fd|BankRegister|registrador[1][1]~q\ $end
$var wire 1 Y1 \fd|BankRegister|saidaA[1]~121_combout\ $end
$var wire 1 Z1 \fd|BankRegister|saidaA[1]~122_combout\ $end
$var wire 1 [1 \fd|BankRegister|saidaA[1]~123_combout\ $end
$var wire 1 \1 \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ $end
$var wire 1 ]1 \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\ $end
$var wire 1 ^1 \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ $end
$var wire 1 _1 \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ $end
$var wire 1 `1 \fd|ALU|adder|addsloop:5:add1to31|soma~0_combout\ $end
$var wire 1 a1 \fd|ALU|final|selected[5]~45_combout\ $end
$var wire 1 b1 \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\ $end
$var wire 1 c1 \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\ $end
$var wire 1 d1 \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\ $end
$var wire 1 e1 \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\ $end
$var wire 1 f1 \fd|Ram|ram_rtl_0_bypass[33]~feeder_combout\ $end
$var wire 1 g1 \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\ $end
$var wire 1 h1 \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\ $end
$var wire 1 i1 \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\ $end
$var wire 1 j1 \fd|BankRegister|registrador[1][18]~q\ $end
$var wire 1 k1 \fd|BankRegister|registrador[0][18]~q\ $end
$var wire 1 l1 \fd|BankRegister|saidaA[18]~53_combout\ $end
$var wire 1 m1 \fd|BankRegister|registrador[2][18]~q\ $end
$var wire 1 n1 \fd|BankRegister|saidaA[18]~54_combout\ $end
$var wire 1 o1 \fd|BankRegister|registrador[4][18]~q\ $end
$var wire 1 p1 \fd|BankRegister|registrador[5][18]~q\ $end
$var wire 1 q1 \fd|BankRegister|saidaA[18]~52_combout\ $end
$var wire 1 r1 \fd|BankRegister|saidaA[18]~55_combout\ $end
$var wire 1 s1 \fd|BankRegister|registrador[7][18]~q\ $end
$var wire 1 t1 \fd|BankRegister|registrador[6][18]~q\ $end
$var wire 1 u1 \fd|BankRegister|saidaB[18]~48_combout\ $end
$var wire 1 v1 \fd|BankRegister|saidaB[18]~49_combout\ $end
$var wire 1 w1 \fd|MuxSaidaBankRegister|selected[18]~14_combout\ $end
$var wire 1 x1 \fd|ALU|final|selected[18]~10_combout\ $end
$var wire 1 y1 \fd|BankRegister|registrador[5][17]~feeder_combout\ $end
$var wire 1 z1 \fd|BankRegister|registrador[5][17]~q\ $end
$var wire 1 {1 \fd|BankRegister|registrador[6][17]~feeder_combout\ $end
$var wire 1 |1 \fd|BankRegister|registrador[6][17]~q\ $end
$var wire 1 }1 \fd|BankRegister|registrador[4][17]~q\ $end
$var wire 1 ~1 \fd|BankRegister|saidaB[17]~52_combout\ $end
$var wire 1 !2 \fd|BankRegister|registrador[7][17]~q\ $end
$var wire 1 "2 \fd|BankRegister|saidaB[17]~53_combout\ $end
$var wire 1 #2 \fd|MuxSaidaBankRegister|selected[17]~15_combout\ $end
$var wire 1 $2 \fd|BankRegister|saidaA[17]~56_combout\ $end
$var wire 1 %2 \fd|BankRegister|registrador[2][17]~q\ $end
$var wire 1 &2 \fd|BankRegister|registrador[1][17]~q\ $end
$var wire 1 '2 \fd|BankRegister|registrador[0][17]~q\ $end
$var wire 1 (2 \fd|BankRegister|saidaA[17]~57_combout\ $end
$var wire 1 )2 \fd|BankRegister|saidaA[17]~58_combout\ $end
$var wire 1 *2 \fd|BankRegister|saidaA[17]~59_combout\ $end
$var wire 1 +2 \fd|BankRegister|registrador[3][16]~q\ $end
$var wire 1 ,2 \fd|BankRegister|registrador[2][16]~q\ $end
$var wire 1 -2 \fd|BankRegister|registrador[1][16]~q\ $end
$var wire 1 .2 \fd|BankRegister|registrador[0][16]~feeder_combout\ $end
$var wire 1 /2 \fd|BankRegister|registrador[0][16]~q\ $end
$var wire 1 02 \fd|BankRegister|saidaA[16]~61_combout\ $end
$var wire 1 12 \fd|BankRegister|saidaA[16]~62_combout\ $end
$var wire 1 22 \fd|BankRegister|registrador[5][16]~q\ $end
$var wire 1 32 \fd|BankRegister|registrador[4][16]~feeder_combout\ $end
$var wire 1 42 \fd|BankRegister|registrador[4][16]~q\ $end
$var wire 1 52 \fd|BankRegister|saidaA[16]~60_combout\ $end
$var wire 1 62 \fd|BankRegister|saidaA[16]~63_combout\ $end
$var wire 1 72 \fd|BankRegister|saidaB[16]~58_combout\ $end
$var wire 1 82 \fd|BankRegister|saidaB[16]~59_combout\ $end
$var wire 1 92 \fd|MuxSaidaBankRegister|selected[16]~16_combout\ $end
$var wire 1 :2 \fd|BankRegister|registrador[4][15]~q\ $end
$var wire 1 ;2 \fd|BankRegister|registrador[5][15]~q\ $end
$var wire 1 <2 \fd|BankRegister|saidaA[15]~64_combout\ $end
$var wire 1 =2 \fd|BankRegister|registrador[0][15]~q\ $end
$var wire 1 >2 \fd|BankRegister|registrador[1][15]~q\ $end
$var wire 1 ?2 \fd|BankRegister|saidaA[15]~65_combout\ $end
$var wire 1 @2 \fd|BankRegister|registrador[2][15]~q\ $end
$var wire 1 A2 \fd|BankRegister|saidaA[15]~66_combout\ $end
$var wire 1 B2 \fd|BankRegister|saidaA[15]~67_combout\ $end
$var wire 1 C2 \fd|BankRegister|registrador[7][15]~q\ $end
$var wire 1 D2 \fd|BankRegister|registrador[6][15]~feeder_combout\ $end
$var wire 1 E2 \fd|BankRegister|registrador[6][15]~q\ $end
$var wire 1 F2 \fd|BankRegister|saidaB[15]~60_combout\ $end
$var wire 1 G2 \fd|BankRegister|saidaB[15]~61_combout\ $end
$var wire 1 H2 \fd|MuxSaidaBankRegister|selected[15]~17_combout\ $end
$var wire 1 I2 \fd|BankRegister|registrador[5][14]~q\ $end
$var wire 1 J2 \fd|BankRegister|registrador[4][14]~feeder_combout\ $end
$var wire 1 K2 \fd|BankRegister|registrador[4][14]~q\ $end
$var wire 1 L2 \fd|BankRegister|saidaA[14]~68_combout\ $end
$var wire 1 M2 \fd|BankRegister|registrador[1][14]~q\ $end
$var wire 1 N2 \fd|BankRegister|registrador[0][14]~q\ $end
$var wire 1 O2 \fd|BankRegister|saidaA[14]~69_combout\ $end
$var wire 1 P2 \fd|BankRegister|registrador[3][14]~q\ $end
$var wire 1 Q2 \fd|BankRegister|saidaA[14]~70_combout\ $end
$var wire 1 R2 \fd|BankRegister|saidaA[14]~71_combout\ $end
$var wire 1 S2 \fd|BankRegister|registrador[7][14]~q\ $end
$var wire 1 T2 \fd|BankRegister|registrador[6][14]~feeder_combout\ $end
$var wire 1 U2 \fd|BankRegister|registrador[6][14]~q\ $end
$var wire 1 V2 \fd|BankRegister|saidaB[14]~64_combout\ $end
$var wire 1 W2 \fd|BankRegister|saidaB[14]~65_combout\ $end
$var wire 1 X2 \fd|MuxSaidaBankRegister|selected[14]~18_combout\ $end
$var wire 1 Y2 \fd|MuxSaidaBankRegister|selected[13]~19_combout\ $end
$var wire 1 Z2 \fd|BankRegister|registrador[4][13]~q\ $end
$var wire 1 [2 \fd|BankRegister|registrador[5][13]~q\ $end
$var wire 1 \2 \fd|BankRegister|saidaA[13]~72_combout\ $end
$var wire 1 ]2 \fd|BankRegister|registrador[0][13]~feeder_combout\ $end
$var wire 1 ^2 \fd|BankRegister|registrador[0][13]~q\ $end
$var wire 1 _2 \fd|BankRegister|registrador[1][13]~q\ $end
$var wire 1 `2 \fd|BankRegister|saidaA[13]~73_combout\ $end
$var wire 1 a2 \fd|BankRegister|registrador[2][13]~q\ $end
$var wire 1 b2 \fd|BankRegister|registrador[3][13]~q\ $end
$var wire 1 c2 \fd|BankRegister|saidaA[13]~74_combout\ $end
$var wire 1 d2 \fd|BankRegister|saidaA[13]~75_combout\ $end
$var wire 1 e2 \fd|BankRegister|registrador[3][12]~q\ $end
$var wire 1 f2 \fd|BankRegister|registrador[0][12]~feeder_combout\ $end
$var wire 1 g2 \fd|BankRegister|registrador[0][12]~q\ $end
$var wire 1 h2 \fd|BankRegister|registrador[1][12]~q\ $end
$var wire 1 i2 \fd|BankRegister|saidaA[12]~77_combout\ $end
$var wire 1 j2 \fd|BankRegister|saidaA[12]~78_combout\ $end
$var wire 1 k2 \fd|BankRegister|registrador[5][12]~feeder_combout\ $end
$var wire 1 l2 \fd|BankRegister|registrador[5][12]~q\ $end
$var wire 1 m2 \fd|BankRegister|registrador[4][12]~q\ $end
$var wire 1 n2 \fd|BankRegister|saidaA[12]~76_combout\ $end
$var wire 1 o2 \fd|BankRegister|saidaA[12]~79_combout\ $end
$var wire 1 p2 \fd|MuxSaidaBankRegister|selected[12]~20_combout\ $end
$var wire 1 q2 \fd|BankRegister|registrador[5][11]~q\ $end
$var wire 1 r2 \fd|BankRegister|registrador[4][11]~q\ $end
$var wire 1 s2 \fd|BankRegister|saidaA[11]~80_combout\ $end
$var wire 1 t2 \fd|BankRegister|registrador[2][11]~q\ $end
$var wire 1 u2 \fd|BankRegister|registrador[0][11]~q\ $end
$var wire 1 v2 \fd|BankRegister|registrador[1][11]~q\ $end
$var wire 1 w2 \fd|BankRegister|saidaA[11]~81_combout\ $end
$var wire 1 x2 \fd|BankRegister|saidaA[11]~82_combout\ $end
$var wire 1 y2 \fd|BankRegister|saidaA[11]~83_combout\ $end
$var wire 1 z2 \fd|BankRegister|registrador[3][10]~q\ $end
$var wire 1 {2 \fd|BankRegister|registrador[2][10]~q\ $end
$var wire 1 |2 \fd|BankRegister|registrador[0][10]~q\ $end
$var wire 1 }2 \fd|BankRegister|registrador[1][10]~q\ $end
$var wire 1 ~2 \fd|BankRegister|saidaB[10]~85_combout\ $end
$var wire 1 !3 \fd|BankRegister|saidaB[10]~86_combout\ $end
$var wire 1 "3 \fd|MuxSaidaBankRegister|selected[10]~22_combout\ $end
$var wire 1 #3 \fd|BankRegister|saidaA[10]~85_combout\ $end
$var wire 1 $3 \fd|BankRegister|saidaA[10]~86_combout\ $end
$var wire 1 %3 \fd|BankRegister|registrador[4][10]~feeder_combout\ $end
$var wire 1 &3 \fd|BankRegister|registrador[4][10]~q\ $end
$var wire 1 '3 \fd|BankRegister|registrador[5][10]~feeder_combout\ $end
$var wire 1 (3 \fd|BankRegister|registrador[5][10]~q\ $end
$var wire 1 )3 \fd|BankRegister|saidaA[10]~84_combout\ $end
$var wire 1 *3 \fd|BankRegister|saidaA[10]~87_combout\ $end
$var wire 1 +3 \fd|BankRegister|registrador[4][9]~feeder_combout\ $end
$var wire 1 ,3 \fd|BankRegister|registrador[4][9]~q\ $end
$var wire 1 -3 \fd|BankRegister|registrador[5][9]~q\ $end
$var wire 1 .3 \fd|BankRegister|saidaA[9]~88_combout\ $end
$var wire 1 /3 \fd|BankRegister|registrador[1][9]~q\ $end
$var wire 1 03 \fd|BankRegister|registrador[0][9]~q\ $end
$var wire 1 13 \fd|BankRegister|saidaA[9]~89_combout\ $end
$var wire 1 23 \fd|BankRegister|registrador[2][9]~q\ $end
$var wire 1 33 \fd|BankRegister|registrador[3][9]~q\ $end
$var wire 1 43 \fd|BankRegister|saidaA[9]~90_combout\ $end
$var wire 1 53 \fd|BankRegister|saidaA[9]~91_combout\ $end
$var wire 1 63 \fd|BankRegister|saidaB[9]~89_combout\ $end
$var wire 1 73 \fd|BankRegister|saidaB[9]~90_combout\ $end
$var wire 1 83 \fd|MuxSaidaBankRegister|selected[9]~23_combout\ $end
$var wire 1 93 \fd|BankRegister|registrador[5][8]~q\ $end
$var wire 1 :3 \fd|BankRegister|registrador[7][8]~q\ $end
$var wire 1 ;3 \fd|BankRegister|registrador[4][8]~feeder_combout\ $end
$var wire 1 <3 \fd|BankRegister|registrador[4][8]~q\ $end
$var wire 1 =3 \fd|BankRegister|registrador[6][8]~q\ $end
$var wire 1 >3 \fd|BankRegister|saidaB[8]~91_combout\ $end
$var wire 1 ?3 \fd|BankRegister|saidaB[8]~92_combout\ $end
$var wire 1 @3 \fd|MuxSaidaBankRegister|selected[8]~24_combout\ $end
$var wire 1 A3 \fd|BankRegister|saidaA[8]~92_combout\ $end
$var wire 1 B3 \fd|BankRegister|registrador[2][8]~feeder_combout\ $end
$var wire 1 C3 \fd|BankRegister|registrador[2][8]~q\ $end
$var wire 1 D3 \fd|BankRegister|registrador[0][8]~q\ $end
$var wire 1 E3 \fd|BankRegister|registrador[1][8]~q\ $end
$var wire 1 F3 \fd|BankRegister|saidaA[8]~93_combout\ $end
$var wire 1 G3 \fd|BankRegister|saidaA[8]~94_combout\ $end
$var wire 1 H3 \fd|BankRegister|saidaA[8]~95_combout\ $end
$var wire 1 I3 \fd|BankRegister|registrador[5][7]~q\ $end
$var wire 1 J3 \fd|BankRegister|registrador[4][7]~feeder_combout\ $end
$var wire 1 K3 \fd|BankRegister|registrador[4][7]~q\ $end
$var wire 1 L3 \fd|BankRegister|saidaA[7]~96_combout\ $end
$var wire 1 M3 \fd|BankRegister|registrador[1][7]~feeder_combout\ $end
$var wire 1 N3 \fd|BankRegister|registrador[1][7]~q\ $end
$var wire 1 O3 \fd|BankRegister|registrador[0][7]~feeder_combout\ $end
$var wire 1 P3 \fd|BankRegister|registrador[0][7]~q\ $end
$var wire 1 Q3 \fd|BankRegister|saidaA[7]~97_combout\ $end
$var wire 1 R3 \fd|BankRegister|registrador[3][7]~feeder_combout\ $end
$var wire 1 S3 \fd|BankRegister|registrador[3][7]~q\ $end
$var wire 1 T3 \fd|BankRegister|saidaA[7]~98_combout\ $end
$var wire 1 U3 \fd|BankRegister|saidaA[7]~99_combout\ $end
$var wire 1 V3 \fd|BankRegister|registrador[6][7]~q\ $end
$var wire 1 W3 \fd|BankRegister|saidaB[7]~95_combout\ $end
$var wire 1 X3 \fd|BankRegister|registrador[7][7]~q\ $end
$var wire 1 Y3 \fd|BankRegister|saidaB[7]~96_combout\ $end
$var wire 1 Z3 \fd|MuxSaidaBankRegister|selected[7]~25_combout\ $end
$var wire 1 [3 \fd|BankRegister|registrador[4][6]~feeder_combout\ $end
$var wire 1 \3 \fd|BankRegister|registrador[4][6]~q\ $end
$var wire 1 ]3 \fd|BankRegister|saidaA[6]~100_combout\ $end
$var wire 1 ^3 \fd|BankRegister|registrador[2][6]~q\ $end
$var wire 1 _3 \fd|BankRegister|registrador[3][6]~q\ $end
$var wire 1 `3 \fd|BankRegister|registrador[1][6]~q\ $end
$var wire 1 a3 \fd|BankRegister|registrador[0][6]~q\ $end
$var wire 1 b3 \fd|BankRegister|saidaA[6]~101_combout\ $end
$var wire 1 c3 \fd|BankRegister|saidaA[6]~102_combout\ $end
$var wire 1 d3 \fd|BankRegister|saidaA[6]~103_combout\ $end
$var wire 1 e3 \fd|BankRegister|saidaB[6]~101_combout\ $end
$var wire 1 f3 \fd|BankRegister|saidaB[6]~102_combout\ $end
$var wire 1 g3 \fd|MuxSaidaBankRegister|selected[6]~26_combout\ $end
$var wire 1 h3 \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ $end
$var wire 1 i3 \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\ $end
$var wire 1 j3 \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ $end
$var wire 1 k3 \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ $end
$var wire 1 l3 \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ $end
$var wire 1 m3 \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ $end
$var wire 1 n3 \fd|MuxSaidaBankRegister|selected[11]~21_combout\ $end
$var wire 1 o3 \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ $end
$var wire 1 p3 \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ $end
$var wire 1 q3 \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ $end
$var wire 1 r3 \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\ $end
$var wire 1 s3 \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\ $end
$var wire 1 t3 \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ $end
$var wire 1 u3 \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\ $end
$var wire 1 v3 \fd|ALU|adder|addsloop:18:add1to31|soma~0_combout\ $end
$var wire 1 w3 \fd|ALU|final|selected[18]~11_combout\ $end
$var wire 1 x3 \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\ $end
$var wire 1 y3 \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\ $end
$var wire 1 z3 \fd|BankRegister|registrador[3][20]~q\ $end
$var wire 1 {3 \fd|BankRegister|registrador[2][20]~q\ $end
$var wire 1 |3 \fd|BankRegister|registrador[1][20]~feeder_combout\ $end
$var wire 1 }3 \fd|BankRegister|registrador[1][20]~q\ $end
$var wire 1 ~3 \fd|BankRegister|registrador[0][20]~feeder_combout\ $end
$var wire 1 !4 \fd|BankRegister|registrador[0][20]~q\ $end
$var wire 1 "4 \fd|BankRegister|saidaB[20]~42_combout\ $end
$var wire 1 #4 \fd|BankRegister|saidaB[20]~43_combout\ $end
$var wire 1 $4 \fd|MuxSaidaBankRegister|selected[20]~12_combout\ $end
$var wire 1 %4 \fd|BankRegister|registrador[4][20]~q\ $end
$var wire 1 &4 \fd|BankRegister|saidaA[20]~44_combout\ $end
$var wire 1 '4 \fd|BankRegister|saidaA[20]~45_combout\ $end
$var wire 1 (4 \fd|BankRegister|saidaA[20]~46_combout\ $end
$var wire 1 )4 \fd|BankRegister|saidaA[20]~47_combout\ $end
$var wire 1 *4 \fd|ALU|final|selected[20]~60_combout\ $end
$var wire 1 +4 \fd|BankRegister|registrador[1][19]~q\ $end
$var wire 1 ,4 \fd|BankRegister|registrador[0][19]~feeder_combout\ $end
$var wire 1 -4 \fd|BankRegister|registrador[0][19]~q\ $end
$var wire 1 .4 \fd|BankRegister|saidaA[19]~49_combout\ $end
$var wire 1 /4 \fd|BankRegister|registrador[2][19]~q\ $end
$var wire 1 04 \fd|BankRegister|saidaA[19]~50_combout\ $end
$var wire 1 14 \fd|BankRegister|registrador[5][19]~q\ $end
$var wire 1 24 \fd|BankRegister|registrador[4][19]~q\ $end
$var wire 1 34 \fd|BankRegister|saidaA[19]~48_combout\ $end
$var wire 1 44 \fd|BankRegister|saidaA[19]~51_combout\ $end
$var wire 1 54 \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ $end
$var wire 1 64 \fd|BankRegister|registrador[7][19]~q\ $end
$var wire 1 74 \fd|BankRegister|registrador[6][19]~feeder_combout\ $end
$var wire 1 84 \fd|BankRegister|registrador[6][19]~q\ $end
$var wire 1 94 \fd|BankRegister|saidaB[19]~44_combout\ $end
$var wire 1 :4 \fd|BankRegister|saidaB[19]~45_combout\ $end
$var wire 1 ;4 \fd|MuxSaidaBankRegister|selected[19]~13_combout\ $end
$var wire 1 <4 \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\ $end
$var wire 1 =4 \fd|ALU|adder|addsloop:20:add1to31|soma~0_combout\ $end
$var wire 1 >4 \fd|ALU|final|selected[20]~61_combout\ $end
$var wire 1 ?4 \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\ $end
$var wire 1 @4 \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\ $end
$var wire 1 A4 \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\ $end
$var wire 1 B4 \fd|BankRegister|registrador[1][25]~q\ $end
$var wire 1 C4 \fd|BankRegister|registrador[0][25]~q\ $end
$var wire 1 D4 \fd|BankRegister|saidaA[25]~25_combout\ $end
$var wire 1 E4 \fd|BankRegister|registrador[2][25]~feeder_combout\ $end
$var wire 1 F4 \fd|BankRegister|registrador[2][25]~q\ $end
$var wire 1 G4 \fd|BankRegister|saidaA[25]~26_combout\ $end
$var wire 1 H4 \fd|BankRegister|registrador[4][25]~feeder_combout\ $end
$var wire 1 I4 \fd|BankRegister|registrador[4][25]~q\ $end
$var wire 1 J4 \fd|BankRegister|registrador[5][25]~q\ $end
$var wire 1 K4 \fd|BankRegister|saidaA[25]~24_combout\ $end
$var wire 1 L4 \fd|BankRegister|saidaA[25]~27_combout\ $end
$var wire 1 M4 \fd|BankRegister|registrador[6][25]~feeder_combout\ $end
$var wire 1 N4 \fd|BankRegister|registrador[6][25]~q\ $end
$var wire 1 O4 \fd|BankRegister|saidaB[25]~20_combout\ $end
$var wire 1 P4 \fd|BankRegister|registrador[7][25]~q\ $end
$var wire 1 Q4 \fd|BankRegister|saidaB[25]~21_combout\ $end
$var wire 1 R4 \fd|MuxSaidaBankRegister|selected[25]~7_combout\ $end
$var wire 1 S4 \fd|ALU|final|selected[25]~18_combout\ $end
$var wire 1 T4 \fd|BankRegister|registrador[3][24]~q\ $end
$var wire 1 U4 \fd|BankRegister|registrador[2][24]~feeder_combout\ $end
$var wire 1 V4 \fd|BankRegister|registrador[2][24]~q\ $end
$var wire 1 W4 \fd|BankRegister|registrador[0][24]~q\ $end
$var wire 1 X4 \fd|BankRegister|registrador[1][24]~q\ $end
$var wire 1 Y4 \fd|BankRegister|saidaB[24]~26_combout\ $end
$var wire 1 Z4 \fd|BankRegister|saidaB[24]~27_combout\ $end
$var wire 1 [4 \fd|MuxSaidaBankRegister|selected[24]~8_combout\ $end
$var wire 1 \4 \fd|BankRegister|registrador[7][23]~q\ $end
$var wire 1 ]4 \fd|BankRegister|registrador[5][23]~q\ $end
$var wire 1 ^4 \fd|BankRegister|registrador[4][23]~feeder_combout\ $end
$var wire 1 _4 \fd|BankRegister|registrador[4][23]~q\ $end
$var wire 1 `4 \fd|BankRegister|registrador[6][23]~q\ $end
$var wire 1 a4 \fd|BankRegister|saidaB[23]~28_combout\ $end
$var wire 1 b4 \fd|BankRegister|saidaB[23]~29_combout\ $end
$var wire 1 c4 \fd|MuxSaidaBankRegister|selected[23]~9_combout\ $end
$var wire 1 d4 \fd|BankRegister|registrador[2][23]~q\ $end
$var wire 1 e4 \fd|BankRegister|registrador[3][23]~q\ $end
$var wire 1 f4 \fd|BankRegister|registrador[1][23]~feeder_combout\ $end
$var wire 1 g4 \fd|BankRegister|registrador[1][23]~q\ $end
$var wire 1 h4 \fd|BankRegister|saidaA[23]~33_combout\ $end
$var wire 1 i4 \fd|BankRegister|saidaA[23]~34_combout\ $end
$var wire 1 j4 \fd|BankRegister|saidaA[23]~32_combout\ $end
$var wire 1 k4 \fd|BankRegister|saidaA[23]~35_combout\ $end
$var wire 1 l4 \fd|BankRegister|registrador[5][22]~feeder_combout\ $end
$var wire 1 m4 \fd|BankRegister|registrador[5][22]~q\ $end
$var wire 1 n4 \fd|BankRegister|registrador[4][22]~feeder_combout\ $end
$var wire 1 o4 \fd|BankRegister|registrador[4][22]~q\ $end
$var wire 1 p4 \fd|BankRegister|saidaA[22]~36_combout\ $end
$var wire 1 q4 \fd|BankRegister|registrador[2][22]~q\ $end
$var wire 1 r4 \fd|BankRegister|registrador[1][22]~feeder_combout\ $end
$var wire 1 s4 \fd|BankRegister|registrador[1][22]~q\ $end
$var wire 1 t4 \fd|BankRegister|registrador[0][22]~q\ $end
$var wire 1 u4 \fd|BankRegister|saidaA[22]~37_combout\ $end
$var wire 1 v4 \fd|BankRegister|saidaA[22]~38_combout\ $end
$var wire 1 w4 \fd|BankRegister|saidaA[22]~39_combout\ $end
$var wire 1 x4 \fd|BankRegister|registrador[7][22]~q\ $end
$var wire 1 y4 \fd|BankRegister|registrador[6][22]~q\ $end
$var wire 1 z4 \fd|BankRegister|saidaB[22]~32_combout\ $end
$var wire 1 {4 \fd|BankRegister|saidaB[22]~33_combout\ $end
$var wire 1 |4 \fd|MuxSaidaBankRegister|selected[22]~10_combout\ $end
$var wire 1 }4 \fd|BankRegister|registrador[5][21]~q\ $end
$var wire 1 ~4 \fd|BankRegister|registrador[4][21]~q\ $end
$var wire 1 !5 \fd|BankRegister|saidaA[21]~40_combout\ $end
$var wire 1 "5 \fd|BankRegister|registrador[2][21]~q\ $end
$var wire 1 #5 \fd|BankRegister|registrador[1][21]~q\ $end
$var wire 1 $5 \fd|BankRegister|registrador[0][21]~feeder_combout\ $end
$var wire 1 %5 \fd|BankRegister|registrador[0][21]~q\ $end
$var wire 1 &5 \fd|BankRegister|saidaA[21]~41_combout\ $end
$var wire 1 '5 \fd|BankRegister|registrador[3][21]~q\ $end
$var wire 1 (5 \fd|BankRegister|saidaA[21]~42_combout\ $end
$var wire 1 )5 \fd|BankRegister|saidaA[21]~43_combout\ $end
$var wire 1 *5 \fd|BankRegister|saidaB[21]~38_combout\ $end
$var wire 1 +5 \fd|BankRegister|saidaB[21]~39_combout\ $end
$var wire 1 ,5 \fd|MuxSaidaBankRegister|selected[21]~11_combout\ $end
$var wire 1 -5 \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ $end
$var wire 1 .5 \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ $end
$var wire 1 /5 \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ $end
$var wire 1 05 \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ $end
$var wire 1 15 \fd|BankRegister|registrador[5][24]~q\ $end
$var wire 1 25 \fd|BankRegister|saidaA[24]~28_combout\ $end
$var wire 1 35 \fd|BankRegister|saidaA[24]~29_combout\ $end
$var wire 1 45 \fd|BankRegister|saidaA[24]~30_combout\ $end
$var wire 1 55 \fd|BankRegister|saidaA[24]~31_combout\ $end
$var wire 1 65 \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\ $end
$var wire 1 75 \fd|ALU|adder|addsloop:25:add1to31|soma~0_combout\ $end
$var wire 1 85 \fd|ALU|final|selected[25]~19_combout\ $end
$var wire 1 95 \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\ $end
$var wire 1 :5 \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\ $end
$var wire 1 ;5 \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\ $end
$var wire 1 <5 \fd|BankRegister|registrador[7][31]~q\ $end
$var wire 1 =5 \fd|BankRegister|registrador[5][31]~q\ $end
$var wire 1 >5 \fd|BankRegister|registrador[6][31]~feeder_combout\ $end
$var wire 1 ?5 \fd|BankRegister|registrador[6][31]~q\ $end
$var wire 1 @5 \fd|BankRegister|registrador[4][31]~feeder_combout\ $end
$var wire 1 A5 \fd|BankRegister|registrador[4][31]~q\ $end
$var wire 1 B5 \fd|BankRegister|saidaB[31]~132_combout\ $end
$var wire 1 C5 \fd|BankRegister|saidaB[31]~133_combout\ $end
$var wire 1 D5 \fd|BankRegister|saidaB[31]~159_combout\ $end
$var wire 1 E5 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\ $end
$var wire 1 F5 \fd|Ram|ram~68_combout\ $end
$var wire 1 G5 \fd|BankRegister|registrador[3][30]~q\ $end
$var wire 1 H5 \fd|BankRegister|registrador[0][30]~q\ $end
$var wire 1 I5 \fd|BankRegister|registrador[1][30]~q\ $end
$var wire 1 J5 \fd|BankRegister|saidaA[30]~5_combout\ $end
$var wire 1 K5 \fd|BankRegister|registrador[2][30]~q\ $end
$var wire 1 L5 \fd|BankRegister|saidaA[30]~6_combout\ $end
$var wire 1 M5 \fd|BankRegister|registrador[4][30]~q\ $end
$var wire 1 N5 \fd|BankRegister|saidaA[30]~4_combout\ $end
$var wire 1 O5 \fd|BankRegister|saidaA[30]~7_combout\ $end
$var wire 1 P5 \fd|BankRegister|saidaB[30]~2_combout\ $end
$var wire 1 Q5 \fd|BankRegister|saidaB[30]~3_combout\ $end
$var wire 1 R5 \fd|MuxSaidaBankRegister|selected[30]~2_combout\ $end
$var wire 1 S5 \fd|BankRegister|saidaA[29]~9_combout\ $end
$var wire 1 T5 \fd|BankRegister|saidaA[29]~10_combout\ $end
$var wire 1 U5 \fd|BankRegister|registrador[5][29]~q\ $end
$var wire 1 V5 \fd|BankRegister|saidaA[29]~8_combout\ $end
$var wire 1 W5 \fd|BankRegister|saidaA[29]~11_combout\ $end
$var wire 1 X5 \fd|BankRegister|registrador[4][28]~q\ $end
$var wire 1 Y5 \fd|BankRegister|registrador[5][28]~q\ $end
$var wire 1 Z5 \fd|BankRegister|saidaA[28]~12_combout\ $end
$var wire 1 [5 \fd|BankRegister|registrador[1][28]~q\ $end
$var wire 1 \5 \fd|BankRegister|registrador[0][28]~q\ $end
$var wire 1 ]5 \fd|BankRegister|saidaA[28]~13_combout\ $end
$var wire 1 ^5 \fd|BankRegister|registrador[2][28]~q\ $end
$var wire 1 _5 \fd|BankRegister|saidaA[28]~14_combout\ $end
$var wire 1 `5 \fd|BankRegister|saidaA[28]~15_combout\ $end
$var wire 1 a5 \fd|BankRegister|registrador[6][28]~feeder_combout\ $end
$var wire 1 b5 \fd|BankRegister|registrador[6][28]~q\ $end
$var wire 1 c5 \fd|BankRegister|saidaB[28]~8_combout\ $end
$var wire 1 d5 \fd|BankRegister|registrador[7][28]~q\ $end
$var wire 1 e5 \fd|BankRegister|saidaB[28]~9_combout\ $end
$var wire 1 f5 \fd|MuxSaidaBankRegister|selected[28]~4_combout\ $end
$var wire 1 g5 \fd|BankRegister|registrador[2][27]~feeder_combout\ $end
$var wire 1 h5 \fd|BankRegister|registrador[2][27]~q\ $end
$var wire 1 i5 \fd|BankRegister|registrador[3][27]~q\ $end
$var wire 1 j5 \fd|BankRegister|registrador[1][27]~q\ $end
$var wire 1 k5 \fd|BankRegister|registrador[0][27]~q\ $end
$var wire 1 l5 \fd|BankRegister|saidaA[27]~17_combout\ $end
$var wire 1 m5 \fd|BankRegister|saidaA[27]~18_combout\ $end
$var wire 1 n5 \fd|BankRegister|registrador[4][27]~feeder_combout\ $end
$var wire 1 o5 \fd|BankRegister|registrador[4][27]~q\ $end
$var wire 1 p5 \fd|BankRegister|registrador[5][27]~q\ $end
$var wire 1 q5 \fd|BankRegister|saidaA[27]~16_combout\ $end
$var wire 1 r5 \fd|BankRegister|saidaA[27]~19_combout\ $end
$var wire 1 s5 \fd|BankRegister|saidaB[27]~14_combout\ $end
$var wire 1 t5 \fd|BankRegister|saidaB[27]~15_combout\ $end
$var wire 1 u5 \fd|MuxSaidaBankRegister|selected[27]~5_combout\ $end
$var wire 1 v5 \fd|BankRegister|registrador[4][26]~feeder_combout\ $end
$var wire 1 w5 \fd|BankRegister|registrador[4][26]~q\ $end
$var wire 1 x5 \fd|BankRegister|registrador[5][26]~q\ $end
$var wire 1 y5 \fd|BankRegister|saidaA[26]~20_combout\ $end
$var wire 1 z5 \fd|BankRegister|registrador[2][26]~q\ $end
$var wire 1 {5 \fd|BankRegister|registrador[3][26]~q\ $end
$var wire 1 |5 \fd|BankRegister|registrador[1][26]~q\ $end
$var wire 1 }5 \fd|BankRegister|registrador[0][26]~q\ $end
$var wire 1 ~5 \fd|BankRegister|saidaA[26]~21_combout\ $end
$var wire 1 !6 \fd|BankRegister|saidaA[26]~22_combout\ $end
$var wire 1 "6 \fd|BankRegister|saidaA[26]~23_combout\ $end
$var wire 1 #6 \fd|BankRegister|saidaB[26]~18_combout\ $end
$var wire 1 $6 \fd|BankRegister|saidaB[26]~19_combout\ $end
$var wire 1 %6 \fd|MuxSaidaBankRegister|selected[26]~6_combout\ $end
$var wire 1 &6 \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ $end
$var wire 1 '6 \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ $end
$var wire 1 (6 \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\ $end
$var wire 1 )6 \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\ $end
$var wire 1 *6 \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ $end
$var wire 1 +6 \fd|ALU|adder|addsloop:30:add1to31|soma~0_combout\ $end
$var wire 1 ,6 \fd|ALU|final|selected[30]~2_combout\ $end
$var wire 1 -6 \fd|ALU|final|selected[30]~3_combout\ $end
$var wire 1 .6 \fd|MuxRegRam|selected[30]~30_combout\ $end
$var wire 1 /6 \fd|BankRegister|registrador[5][30]~feeder_combout\ $end
$var wire 1 06 \fd|BankRegister|registrador[5][30]~q\ $end
$var wire 1 16 \fd|BankRegister|registrador[7][30]~q\ $end
$var wire 1 26 \fd|BankRegister|registrador[6][30]~feeder_combout\ $end
$var wire 1 36 \fd|BankRegister|registrador[6][30]~q\ $end
$var wire 1 46 \fd|BankRegister|saidaB[30]~0_combout\ $end
$var wire 1 56 \fd|BankRegister|saidaB[30]~1_combout\ $end
$var wire 1 66 \fd|BankRegister|saidaB[30]~158_combout\ $end
$var wire 1 76 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\ $end
$var wire 1 86 \fd|Ram|ram~66_combout\ $end
$var wire 1 96 \fd|ALU|final|selected[28]~38_combout\ $end
$var wire 1 :6 \fd|ALU|adder|addsloop:28:add1to31|soma~0_combout\ $end
$var wire 1 ;6 \fd|ALU|final|selected[28]~39_combout\ $end
$var wire 1 <6 \fd|MuxRegRam|selected[28]~28_combout\ $end
$var wire 1 =6 \fd|BankRegister|registrador[3][28]~feeder_combout\ $end
$var wire 1 >6 \fd|BankRegister|registrador[3][28]~q\ $end
$var wire 1 ?6 \fd|BankRegister|saidaB[28]~10_combout\ $end
$var wire 1 @6 \fd|BankRegister|saidaB[28]~11_combout\ $end
$var wire 1 A6 \fd|BankRegister|saidaB[28]~156_combout\ $end
$var wire 1 B6 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\ $end
$var wire 1 C6 \fd|Ram|ram~65_combout\ $end
$var wire 1 D6 \fd|ALU|final|selected[27]~26_combout\ $end
$var wire 1 E6 \fd|ALU|adder|addsloop:27:add1to31|soma~0_combout\ $end
$var wire 1 F6 \fd|ALU|final|selected[27]~27_combout\ $end
$var wire 1 G6 \fd|MuxRegRam|selected[27]~27_combout\ $end
$var wire 1 H6 \fd|BankRegister|registrador[7][27]~q\ $end
$var wire 1 I6 \fd|BankRegister|registrador[6][27]~feeder_combout\ $end
$var wire 1 J6 \fd|BankRegister|registrador[6][27]~q\ $end
$var wire 1 K6 \fd|BankRegister|saidaB[27]~12_combout\ $end
$var wire 1 L6 \fd|BankRegister|saidaB[27]~13_combout\ $end
$var wire 1 M6 \fd|BankRegister|saidaB[27]~155_combout\ $end
$var wire 1 N6 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\ $end
$var wire 1 O6 \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\ $end
$var wire 1 P6 \fd|Ram|ram~64_combout\ $end
$var wire 1 Q6 \fd|ALU|final|selected[26]~16_combout\ $end
$var wire 1 R6 \fd|ALU|adder|addsloop:26:add1to31|soma~0_combout\ $end
$var wire 1 S6 \fd|ALU|final|selected[26]~17_combout\ $end
$var wire 1 T6 \fd|MuxRegRam|selected[26]~26_combout\ $end
$var wire 1 U6 \fd|BankRegister|registrador[7][26]~q\ $end
$var wire 1 V6 \fd|BankRegister|registrador[6][26]~feeder_combout\ $end
$var wire 1 W6 \fd|BankRegister|registrador[6][26]~q\ $end
$var wire 1 X6 \fd|BankRegister|saidaB[26]~16_combout\ $end
$var wire 1 Y6 \fd|BankRegister|saidaB[26]~17_combout\ $end
$var wire 1 Z6 \fd|BankRegister|saidaB[26]~154_combout\ $end
$var wire 1 [6 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\ $end
$var wire 1 \6 \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\ $end
$var wire 1 ]6 \fd|Ram|ram~63_combout\ $end
$var wire 1 ^6 \fd|MuxRegRam|selected[25]~25_combout\ $end
$var wire 1 _6 \fd|BankRegister|registrador[3][25]~q\ $end
$var wire 1 `6 \fd|BankRegister|saidaB[25]~22_combout\ $end
$var wire 1 a6 \fd|BankRegister|saidaB[25]~23_combout\ $end
$var wire 1 b6 \fd|BankRegister|saidaB[25]~153_combout\ $end
$var wire 1 c6 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\ $end
$var wire 1 d6 \fd|Ram|ram~62_combout\ $end
$var wire 1 e6 \fd|ALU|final|selected[24]~20_combout\ $end
$var wire 1 f6 \fd|ALU|adder|addsloop:24:add1to31|soma~0_combout\ $end
$var wire 1 g6 \fd|ALU|final|selected[24]~21_combout\ $end
$var wire 1 h6 \fd|MuxRegRam|selected[24]~24_combout\ $end
$var wire 1 i6 \fd|BankRegister|registrador[4][24]~feeder_combout\ $end
$var wire 1 j6 \fd|BankRegister|registrador[4][24]~q\ $end
$var wire 1 k6 \fd|BankRegister|registrador[6][24]~q\ $end
$var wire 1 l6 \fd|BankRegister|saidaB[24]~24_combout\ $end
$var wire 1 m6 \fd|BankRegister|registrador[7][24]~q\ $end
$var wire 1 n6 \fd|BankRegister|saidaB[24]~25_combout\ $end
$var wire 1 o6 \fd|BankRegister|saidaB[24]~152_combout\ $end
$var wire 1 p6 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\ $end
$var wire 1 q6 \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\ $end
$var wire 1 r6 \fd|Ram|ram~61_combout\ $end
$var wire 1 s6 \fd|ALU|final|selected[23]~22_combout\ $end
$var wire 1 t6 \fd|ALU|adder|addsloop:23:add1to31|soma~0_combout\ $end
$var wire 1 u6 \fd|ALU|final|selected[23]~23_combout\ $end
$var wire 1 v6 \fd|MuxRegRam|selected[23]~23_combout\ $end
$var wire 1 w6 \fd|BankRegister|registrador[0][23]~q\ $end
$var wire 1 x6 \fd|BankRegister|saidaB[23]~30_combout\ $end
$var wire 1 y6 \fd|BankRegister|saidaB[23]~31_combout\ $end
$var wire 1 z6 \fd|BankRegister|saidaB[23]~151_combout\ $end
$var wire 1 {6 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\ $end
$var wire 1 |6 \fd|Ram|ram~60_combout\ $end
$var wire 1 }6 \fd|ALU|final|selected[22]~56_combout\ $end
$var wire 1 ~6 \fd|ALU|adder|addsloop:22:add1to31|soma~0_combout\ $end
$var wire 1 !7 \fd|ALU|final|selected[22]~57_combout\ $end
$var wire 1 "7 \fd|MuxRegRam|selected[22]~22_combout\ $end
$var wire 1 #7 \fd|BankRegister|registrador[3][22]~q\ $end
$var wire 1 $7 \fd|BankRegister|saidaB[22]~34_combout\ $end
$var wire 1 %7 \fd|BankRegister|saidaB[22]~35_combout\ $end
$var wire 1 &7 \fd|BankRegister|saidaB[22]~150_combout\ $end
$var wire 1 '7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\ $end
$var wire 1 (7 \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\ $end
$var wire 1 )7 \fd|Ram|ram~59_combout\ $end
$var wire 1 *7 \fd|ALU|final|selected[21]~58_combout\ $end
$var wire 1 +7 \fd|ALU|adder|addsloop:21:add1to31|soma~0_combout\ $end
$var wire 1 ,7 \fd|ALU|final|selected[21]~59_combout\ $end
$var wire 1 -7 \fd|MuxRegRam|selected[21]~21_combout\ $end
$var wire 1 .7 \fd|BankRegister|registrador[7][21]~q\ $end
$var wire 1 /7 \fd|BankRegister|registrador[6][21]~feeder_combout\ $end
$var wire 1 07 \fd|BankRegister|registrador[6][21]~q\ $end
$var wire 1 17 \fd|BankRegister|saidaB[21]~36_combout\ $end
$var wire 1 27 \fd|BankRegister|saidaB[21]~37_combout\ $end
$var wire 1 37 \fd|BankRegister|saidaB[21]~149_combout\ $end
$var wire 1 47 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\ $end
$var wire 1 57 \fd|Ram|ram~58_combout\ $end
$var wire 1 67 \fd|MuxRegRam|selected[20]~20_combout\ $end
$var wire 1 77 \fd|BankRegister|registrador[5][20]~feeder_combout\ $end
$var wire 1 87 \fd|BankRegister|registrador[5][20]~q\ $end
$var wire 1 97 \fd|BankRegister|registrador[7][20]~q\ $end
$var wire 1 :7 \fd|BankRegister|registrador[6][20]~feeder_combout\ $end
$var wire 1 ;7 \fd|BankRegister|registrador[6][20]~q\ $end
$var wire 1 <7 \fd|BankRegister|saidaB[20]~40_combout\ $end
$var wire 1 =7 \fd|BankRegister|saidaB[20]~41_combout\ $end
$var wire 1 >7 \fd|BankRegister|saidaB[20]~148_combout\ $end
$var wire 1 ?7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\ $end
$var wire 1 @7 \fd|Ram|ram~57_combout\ $end
$var wire 1 A7 \fd|ALU|final|selected[19]~8_combout\ $end
$var wire 1 B7 \fd|ALU|adder|addsloop:19:add1to31|soma~0_combout\ $end
$var wire 1 C7 \fd|ALU|final|selected[19]~9_combout\ $end
$var wire 1 D7 \fd|MuxRegRam|selected[19]~19_combout\ $end
$var wire 1 E7 \fd|BankRegister|registrador[3][19]~q\ $end
$var wire 1 F7 \fd|BankRegister|saidaB[19]~46_combout\ $end
$var wire 1 G7 \fd|BankRegister|saidaB[19]~47_combout\ $end
$var wire 1 H7 \fd|BankRegister|saidaB[19]~147_combout\ $end
$var wire 1 I7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\ $end
$var wire 1 J7 \fd|Ram|ram~56_combout\ $end
$var wire 1 K7 \fd|MuxRegRam|selected[18]~18_combout\ $end
$var wire 1 L7 \fd|BankRegister|registrador[3][18]~q\ $end
$var wire 1 M7 \fd|BankRegister|saidaB[18]~50_combout\ $end
$var wire 1 N7 \fd|BankRegister|saidaB[18]~51_combout\ $end
$var wire 1 O7 \fd|BankRegister|saidaB[18]~146_combout\ $end
$var wire 1 P7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\ $end
$var wire 1 Q7 \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\ $end
$var wire 1 R7 \fd|Ram|ram~55_combout\ $end
$var wire 1 S7 \fd|ALU|final|selected[17]~12_combout\ $end
$var wire 1 T7 \fd|ALU|adder|addsloop:17:add1to31|soma~0_combout\ $end
$var wire 1 U7 \fd|ALU|final|selected[17]~13_combout\ $end
$var wire 1 V7 \fd|MuxRegRam|selected[17]~17_combout\ $end
$var wire 1 W7 \fd|BankRegister|registrador[3][17]~q\ $end
$var wire 1 X7 \fd|BankRegister|saidaB[17]~54_combout\ $end
$var wire 1 Y7 \fd|BankRegister|saidaB[17]~55_combout\ $end
$var wire 1 Z7 \fd|BankRegister|saidaB[17]~145_combout\ $end
$var wire 1 [7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\ $end
$var wire 1 \7 \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\ $end
$var wire 1 ]7 \fd|Ram|ram~54_combout\ $end
$var wire 1 ^7 \fd|ALU|final|selected[16]~14_combout\ $end
$var wire 1 _7 \fd|ALU|adder|addsloop:16:add1to31|soma~0_combout\ $end
$var wire 1 `7 \fd|ALU|final|selected[16]~15_combout\ $end
$var wire 1 a7 \fd|MuxRegRam|selected[16]~16_combout\ $end
$var wire 1 b7 \fd|BankRegister|registrador[7][16]~q\ $end
$var wire 1 c7 \fd|BankRegister|registrador[6][16]~feeder_combout\ $end
$var wire 1 d7 \fd|BankRegister|registrador[6][16]~q\ $end
$var wire 1 e7 \fd|BankRegister|saidaB[16]~56_combout\ $end
$var wire 1 f7 \fd|BankRegister|saidaB[16]~57_combout\ $end
$var wire 1 g7 \fd|BankRegister|saidaB[16]~144_combout\ $end
$var wire 1 h7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 i7 \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\ $end
$var wire 1 j7 \fd|Ram|ram~53_combout\ $end
$var wire 1 k7 \fd|ALU|final|selected[15]~62_combout\ $end
$var wire 1 l7 \fd|ALU|adder|addsloop:15:add1to31|soma~0_combout\ $end
$var wire 1 m7 \fd|ALU|final|selected[15]~63_combout\ $end
$var wire 1 n7 \fd|MuxRegRam|selected[15]~15_combout\ $end
$var wire 1 o7 \fd|BankRegister|registrador[3][15]~q\ $end
$var wire 1 p7 \fd|BankRegister|saidaB[15]~62_combout\ $end
$var wire 1 q7 \fd|BankRegister|saidaB[15]~63_combout\ $end
$var wire 1 r7 \fd|BankRegister|saidaB[15]~143_combout\ $end
$var wire 1 s7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 t7 \fd|Ram|ram~52_combout\ $end
$var wire 1 u7 \fd|ALU|final|selected[14]~24_combout\ $end
$var wire 1 v7 \fd|ALU|adder|addsloop:14:add1to31|soma~0_combout\ $end
$var wire 1 w7 \fd|ALU|final|selected[14]~25_combout\ $end
$var wire 1 x7 \fd|MuxRegRam|selected[14]~14_combout\ $end
$var wire 1 y7 \fd|BankRegister|registrador[2][14]~feeder_combout\ $end
$var wire 1 z7 \fd|BankRegister|registrador[2][14]~q\ $end
$var wire 1 {7 \fd|BankRegister|saidaB[14]~66_combout\ $end
$var wire 1 |7 \fd|BankRegister|saidaB[14]~67_combout\ $end
$var wire 1 }7 \fd|BankRegister|saidaB[14]~142_combout\ $end
$var wire 1 ~7 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 !8 \fd|Ram|ram~51_combout\ $end
$var wire 1 "8 \fd|ALU|final|selected[13]~52_combout\ $end
$var wire 1 #8 \fd|ALU|adder|addsloop:13:add1to31|soma~0_combout\ $end
$var wire 1 $8 \fd|ALU|final|selected[13]~53_combout\ $end
$var wire 1 %8 \fd|MuxRegRam|selected[13]~13_combout\ $end
$var wire 1 &8 \fd|BankRegister|registrador[7][13]~q\ $end
$var wire 1 '8 \fd|BankRegister|registrador[6][13]~feeder_combout\ $end
$var wire 1 (8 \fd|BankRegister|registrador[6][13]~q\ $end
$var wire 1 )8 \fd|BankRegister|saidaB[13]~68_combout\ $end
$var wire 1 *8 \fd|BankRegister|saidaB[13]~69_combout\ $end
$var wire 1 +8 \fd|BankRegister|saidaB[13]~70_combout\ $end
$var wire 1 ,8 \fd|BankRegister|saidaB[13]~71_combout\ $end
$var wire 1 -8 \fd|BankRegister|saidaB[13]~72_combout\ $end
$var wire 1 .8 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 /8 \fd|Ram|ram~50_combout\ $end
$var wire 1 08 \fd|ALU|final|selected[12]~48_combout\ $end
$var wire 1 18 \fd|ALU|adder|addsloop:12:add1to31|soma~0_combout\ $end
$var wire 1 28 \fd|ALU|final|selected[12]~49_combout\ $end
$var wire 1 38 \fd|MuxRegRam|selected[12]~12_combout\ $end
$var wire 1 48 \fd|BankRegister|registrador[2][12]~feeder_combout\ $end
$var wire 1 58 \fd|BankRegister|registrador[2][12]~q\ $end
$var wire 1 68 \fd|BankRegister|saidaB[12]~75_combout\ $end
$var wire 1 78 \fd|BankRegister|saidaB[12]~76_combout\ $end
$var wire 1 88 \fd|BankRegister|registrador[7][12]~q\ $end
$var wire 1 98 \fd|BankRegister|registrador[6][12]~feeder_combout\ $end
$var wire 1 :8 \fd|BankRegister|registrador[6][12]~q\ $end
$var wire 1 ;8 \fd|BankRegister|saidaB[12]~73_combout\ $end
$var wire 1 <8 \fd|BankRegister|saidaB[12]~74_combout\ $end
$var wire 1 =8 \fd|BankRegister|saidaB[12]~77_combout\ $end
$var wire 1 >8 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 ?8 \fd|Ram|ram~49_combout\ $end
$var wire 1 @8 \fd|ALU|adder|addsloop:11:add1to31|soma~0_combout\ $end
$var wire 1 A8 \fd|ALU|final|selected[11]~46_combout\ $end
$var wire 1 B8 \fd|ALU|final|selected[11]~47_combout\ $end
$var wire 1 C8 \fd|MuxRegRam|selected[11]~11_combout\ $end
$var wire 1 D8 \fd|BankRegister|registrador[3][11]~feeder_combout\ $end
$var wire 1 E8 \fd|BankRegister|registrador[3][11]~q\ $end
$var wire 1 F8 \fd|BankRegister|saidaB[11]~80_combout\ $end
$var wire 1 G8 \fd|BankRegister|saidaB[11]~81_combout\ $end
$var wire 1 H8 \fd|BankRegister|registrador[7][11]~q\ $end
$var wire 1 I8 \fd|BankRegister|registrador[6][11]~q\ $end
$var wire 1 J8 \fd|BankRegister|saidaB[11]~78_combout\ $end
$var wire 1 K8 \fd|BankRegister|saidaB[11]~79_combout\ $end
$var wire 1 L8 \fd|BankRegister|saidaB[11]~82_combout\ $end
$var wire 1 M8 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 N8 \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\ $end
$var wire 1 O8 \fd|Ram|ram~48_combout\ $end
$var wire 1 P8 \fd|ALU|final|selected[10]~34_combout\ $end
$var wire 1 Q8 \fd|ALU|adder|addsloop:10:add1to31|soma~0_combout\ $end
$var wire 1 R8 \fd|ALU|final|selected[10]~35_combout\ $end
$var wire 1 S8 \fd|MuxRegRam|selected[10]~10_combout\ $end
$var wire 1 T8 \fd|BankRegister|registrador[7][10]~q\ $end
$var wire 1 U8 \fd|BankRegister|registrador[6][10]~q\ $end
$var wire 1 V8 \fd|BankRegister|saidaB[10]~83_combout\ $end
$var wire 1 W8 \fd|BankRegister|saidaB[10]~84_combout\ $end
$var wire 1 X8 \fd|BankRegister|saidaB[10]~141_combout\ $end
$var wire 1 Y8 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 Z8 \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\ $end
$var wire 1 [8 \fd|Ram|ram~47_combout\ $end
$var wire 1 \8 \fd|ALU|final|selected[9]~32_combout\ $end
$var wire 1 ]8 \fd|ALU|adder|addsloop:9:add1to31|soma~0_combout\ $end
$var wire 1 ^8 \fd|ALU|final|selected[9]~33_combout\ $end
$var wire 1 _8 \fd|MuxRegRam|selected[9]~9_combout\ $end
$var wire 1 `8 \fd|BankRegister|registrador[7][9]~q\ $end
$var wire 1 a8 \fd|BankRegister|registrador[6][9]~feeder_combout\ $end
$var wire 1 b8 \fd|BankRegister|registrador[6][9]~q\ $end
$var wire 1 c8 \fd|BankRegister|saidaB[9]~87_combout\ $end
$var wire 1 d8 \fd|BankRegister|saidaB[9]~88_combout\ $end
$var wire 1 e8 \fd|BankRegister|saidaB[9]~140_combout\ $end
$var wire 1 f8 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 g8 \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\ $end
$var wire 1 h8 \fd|Ram|ram~46_combout\ $end
$var wire 1 i8 \fd|ALU|adder|addsloop:8:add1to31|soma~0_combout\ $end
$var wire 1 j8 \fd|ALU|final|selected[8]~30_combout\ $end
$var wire 1 k8 \fd|ALU|final|selected[8]~31_combout\ $end
$var wire 1 l8 \fd|MuxRegRam|selected[8]~8_combout\ $end
$var wire 1 m8 \fd|BankRegister|registrador[3][8]~feeder_combout\ $end
$var wire 1 n8 \fd|BankRegister|registrador[3][8]~q\ $end
$var wire 1 o8 \fd|BankRegister|saidaB[8]~93_combout\ $end
$var wire 1 p8 \fd|BankRegister|saidaB[8]~94_combout\ $end
$var wire 1 q8 \fd|BankRegister|saidaB[8]~139_combout\ $end
$var wire 1 r8 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 s8 \fd|Ram|ram~45_combout\ $end
$var wire 1 t8 \fd|ALU|final|selected[7]~28_combout\ $end
$var wire 1 u8 \fd|ALU|adder|addsloop:7:add1to31|soma~0_combout\ $end
$var wire 1 v8 \fd|ALU|final|selected[7]~29_combout\ $end
$var wire 1 w8 \fd|MuxRegRam|selected[7]~7_combout\ $end
$var wire 1 x8 \fd|BankRegister|registrador[2][7]~feeder_combout\ $end
$var wire 1 y8 \fd|BankRegister|registrador[2][7]~q\ $end
$var wire 1 z8 \fd|BankRegister|saidaB[7]~97_combout\ $end
$var wire 1 {8 \fd|BankRegister|saidaB[7]~98_combout\ $end
$var wire 1 |8 \fd|BankRegister|saidaB[7]~138_combout\ $end
$var wire 1 }8 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 ~8 \fd|Ram|ram~44_combout\ $end
$var wire 1 !9 \fd|ALU|final|selected[6]~40_combout\ $end
$var wire 1 "9 \fd|ALU|adder|addsloop:6:add1to31|soma~0_combout\ $end
$var wire 1 #9 \fd|ALU|final|selected[6]~41_combout\ $end
$var wire 1 $9 \fd|MuxRegRam|selected[6]~6_combout\ $end
$var wire 1 %9 \fd|BankRegister|registrador[5][6]~q\ $end
$var wire 1 &9 \fd|BankRegister|registrador[7][6]~feeder_combout\ $end
$var wire 1 '9 \fd|BankRegister|registrador[7][6]~q\ $end
$var wire 1 (9 \fd|BankRegister|registrador[6][6]~q\ $end
$var wire 1 )9 \fd|BankRegister|saidaB[6]~99_combout\ $end
$var wire 1 *9 \fd|BankRegister|saidaB[6]~100_combout\ $end
$var wire 1 +9 \fd|BankRegister|saidaB[6]~137_combout\ $end
$var wire 1 ,9 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 -9 \fd|Ram|ram~43_combout\ $end
$var wire 1 .9 \fd|MuxRegRam|selected[5]~5_combout\ $end
$var wire 1 /9 \fd|BankRegister|registrador[5][5]~q\ $end
$var wire 1 09 \fd|BankRegister|registrador[7][5]~q\ $end
$var wire 1 19 \fd|BankRegister|registrador[6][5]~q\ $end
$var wire 1 29 \fd|BankRegister|saidaB[5]~103_combout\ $end
$var wire 1 39 \fd|BankRegister|saidaB[5]~104_combout\ $end
$var wire 1 49 \fd|BankRegister|saidaB[5]~105_combout\ $end
$var wire 1 59 \fd|BankRegister|saidaB[5]~106_combout\ $end
$var wire 1 69 \fd|BankRegister|saidaB[5]~107_combout\ $end
$var wire 1 79 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 89 \fd|Ram|ram~42_combout\ $end
$var wire 1 99 \fd|MuxRegRam|selected[4]~4_combout\ $end
$var wire 1 :9 \fd|BankRegister|registrador[3][4]~q\ $end
$var wire 1 ;9 \fd|BankRegister|saidaB[4]~110_combout\ $end
$var wire 1 <9 \fd|BankRegister|saidaB[4]~111_combout\ $end
$var wire 1 =9 \fd|MuxSaidaBankRegister|selected[4]~28_combout\ $end
$var wire 1 >9 \fd|ALU|final|selected[4]~36_combout\ $end
$var wire 1 ?9 \fd|ALU|adder|addsloop:4:add1to31|soma~0_combout\ $end
$var wire 1 @9 \fd|ALU|final|selected[4]~37_combout\ $end
$var wire 1 A9 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 B9 \fd|Ram|ram~41_combout\ $end
$var wire 1 C9 \fd|MuxRegRam|selected[3]~3_combout\ $end
$var wire 1 D9 \fd|BankRegister|registrador[5][3]~q\ $end
$var wire 1 E9 \fd|BankRegister|registrador[7][3]~q\ $end
$var wire 1 F9 \fd|BankRegister|registrador[6][3]~q\ $end
$var wire 1 G9 \fd|BankRegister|saidaB[3]~112_combout\ $end
$var wire 1 H9 \fd|BankRegister|saidaB[3]~113_combout\ $end
$var wire 1 I9 \fd|BankRegister|saidaB[3]~114_combout\ $end
$var wire 1 J9 \fd|BankRegister|saidaB[3]~115_combout\ $end
$var wire 1 K9 \fd|BankRegister|saidaB[3]~116_combout\ $end
$var wire 1 L9 \fd|MuxSaidaBankRegister|selected[3]~29_combout\ $end
$var wire 1 M9 \fd|ALU|final|selected[3]~42_combout\ $end
$var wire 1 N9 \fd|ALU|adder|addsloop:3:add1to31|soma~0_combout\ $end
$var wire 1 O9 \fd|ALU|final|selected[3]~43_combout\ $end
$var wire 1 P9 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 Q9 \fd|Ram|ram~40_combout\ $end
$var wire 1 R9 \fd|MuxRegRam|selected[2]~2_combout\ $end
$var wire 1 S9 \fd|BankRegister|registrador[3][2]~q\ $end
$var wire 1 T9 \fd|BankRegister|saidaB[2]~119_combout\ $end
$var wire 1 U9 \fd|BankRegister|saidaB[2]~120_combout\ $end
$var wire 1 V9 \fd|BankRegister|registrador[7][2]~q\ $end
$var wire 1 W9 \fd|BankRegister|registrador[6][2]~q\ $end
$var wire 1 X9 \fd|BankRegister|saidaB[2]~117_combout\ $end
$var wire 1 Y9 \fd|BankRegister|saidaB[2]~118_combout\ $end
$var wire 1 Z9 \fd|BankRegister|saidaB[2]~121_combout\ $end
$var wire 1 [9 \fd|MuxSaidaBankRegister|selected[2]~30_combout\ $end
$var wire 1 \9 \fd|ALU|adder|addsloop:2:add1to31|soma~0_combout\ $end
$var wire 1 ]9 \fd|ALU|final|selected[2]~54_combout\ $end
$var wire 1 ^9 \fd|ALU|final|selected[2]~55_combout\ $end
$var wire 1 _9 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 `9 \fd|Ram|ram~39_combout\ $end
$var wire 1 a9 \fd|MuxRegRam|selected[1]~1_combout\ $end
$var wire 1 b9 \fd|BankRegister|registrador[3][1]~q\ $end
$var wire 1 c9 \fd|BankRegister|saidaB[1]~124_combout\ $end
$var wire 1 d9 \fd|BankRegister|saidaB[1]~125_combout\ $end
$var wire 1 e9 \fd|BankRegister|registrador[7][1]~q\ $end
$var wire 1 f9 \fd|BankRegister|registrador[6][1]~feeder_combout\ $end
$var wire 1 g9 \fd|BankRegister|registrador[6][1]~q\ $end
$var wire 1 h9 \fd|BankRegister|saidaB[1]~122_combout\ $end
$var wire 1 i9 \fd|BankRegister|saidaB[1]~123_combout\ $end
$var wire 1 j9 \fd|BankRegister|saidaB[1]~126_combout\ $end
$var wire 1 k9 \fd|MuxSaidaBankRegister|selected[1]~31_combout\ $end
$var wire 1 l9 \fd|ALU|adder|addsloop:1:add1to31|soma~combout\ $end
$var wire 1 m9 \fd|ALU|final|selected[1]~50_combout\ $end
$var wire 1 n9 \fd|ALU|final|selected[1]~51_combout\ $end
$var wire 1 o9 \fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\ $end
$var wire 1 p9 \fd|Ram|ram~69_combout\ $end
$var wire 1 q9 \fd|BankRegister|registrador[3][31]~q\ $end
$var wire 1 r9 \fd|BankRegister|registrador[1][31]~q\ $end
$var wire 1 s9 \fd|BankRegister|registrador[0][31]~q\ $end
$var wire 1 t9 \fd|BankRegister|saidaA[31]~1_combout\ $end
$var wire 1 u9 \fd|BankRegister|saidaA[31]~2_combout\ $end
$var wire 1 v9 \fd|BankRegister|saidaA[31]~0_combout\ $end
$var wire 1 w9 \fd|BankRegister|saidaA[31]~3_combout\ $end
$var wire 1 x9 \fd|ALU|final|selected[31]~0_combout\ $end
$var wire 1 y9 \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ $end
$var wire 1 z9 \fd|ALU|adder|addsloop:31:add1to31|soma~0_combout\ $end
$var wire 1 {9 \fd|ALU|final|selected[31]~1_combout\ $end
$var wire 1 |9 \fd|MuxRegRam|selected[31]~31_combout\ $end
$var wire 1 }9 \fd|BankRegister|registrador[2][31]~feeder_combout\ $end
$var wire 1 ~9 \fd|BankRegister|registrador[2][31]~q\ $end
$var wire 1 !: \fd|BankRegister|saidaB[31]~134_combout\ $end
$var wire 1 ": \fd|BankRegister|saidaB[31]~135_combout\ $end
$var wire 1 #: \fd|MuxSaidaBankRegister|selected[31]~32_combout\ $end
$var wire 1 $: \fd|ALU|final|selected[0]~5_combout\ $end
$var wire 1 %: \fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\ $end
$var wire 1 &: \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\ $end
$var wire 1 ': \fd|Ram|ram~67_combout\ $end
$var wire 1 (: \fd|MuxRegRam|selected[29]~29_combout\ $end
$var wire 1 ): \fd|BankRegister|registrador[4][29]~q\ $end
$var wire 1 *: \fd|BankRegister|registrador[6][29]~feeder_combout\ $end
$var wire 1 +: \fd|BankRegister|registrador[6][29]~q\ $end
$var wire 1 ,: \fd|BankRegister|saidaB[29]~4_combout\ $end
$var wire 1 -: \fd|BankRegister|registrador[7][29]~q\ $end
$var wire 1 .: \fd|BankRegister|saidaB[29]~5_combout\ $end
$var wire 1 /: \fd|MuxSaidaBankRegister|selected[29]~3_combout\ $end
$var wire 1 0: \fd|ALU|final|selected[29]~6_combout\ $end
$var wire 1 1: \fd|ALU|adder|addsloop:29:add1to31|soma~0_combout\ $end
$var wire 1 2: \fd|ALU|final|selected[29]~7_combout\ $end
$var wire 1 3: \fd|beqAnd~0_combout\ $end
$var wire 1 4: \fd|beqAnd~1_combout\ $end
$var wire 1 5: \fd|beqAnd~2_combout\ $end
$var wire 1 6: \fd|beqAnd~3_combout\ $end
$var wire 1 7: \fd|beqAnd~4_combout\ $end
$var wire 1 8: \fd|beqAnd~5_combout\ $end
$var wire 1 9: \fd|beqAnd~6_combout\ $end
$var wire 1 :: \fd|beqAnd~7_combout\ $end
$var wire 1 ;: \fd|beqAnd~8_combout\ $end
$var wire 1 <: \fd|beqAnd~9_combout\ $end
$var wire 1 =: \fd|beqAnd~combout\ $end
$var wire 1 >: \fd|adder2|addsloop:3:add1to31|vaium~0_combout\ $end
$var wire 1 ?: \fd|adder2|addsloop:4:add1to31|vaium~0_combout\ $end
$var wire 1 @: \fd|adder|addsloop:4:add1to31|w3~combout\ $end
$var wire 1 A: \fd|adder2|addsloop:5:add1to31|soma~combout\ $end
$var wire 1 B: \fd|PC|DOUT[5]~3_combout\ $end
$var wire 1 C: \fd|adder|addsloop:7:add1to31|soma~combout\ $end
$var wire 1 D: \fd|adder2|addsloop:5:add1to31|vaium~0_combout\ $end
$var wire 1 E: \fd|adder2|addsloop:6:add1to31|vaium~0_combout\ $end
$var wire 1 F: \fd|MuxPC|selected[7]~5_combout\ $end
$var wire 1 G: \fd|adder|addsloop:7:add1to31|w3~combout\ $end
$var wire 1 H: \fd|adder|addsloop:8:add1to31|soma~combout\ $end
$var wire 1 I: \fd|adder2|addsloop:7:add1to31|vaium~0_combout\ $end
$var wire 1 J: \fd|MuxPC|selected[8]~4_combout\ $end
$var wire 1 K: \fd|adder|addsloop:8:add1to31|w3~combout\ $end
$var wire 1 L: \fd|adder|addsloop:9:add1to31|soma~combout\ $end
$var wire 1 M: \fd|adder|addsloop:6:add1to31|w3~combout\ $end
$var wire 1 N: \fd|adder2|addsloop:8:add1to31|vaium~0_combout\ $end
$var wire 1 O: \fd|MuxPC|selected[9]~3_combout\ $end
$var wire 1 P: \fd|adder|addsloop:10:add1to31|soma~combout\ $end
$var wire 1 Q: \fd|adder2|addsloop:9:add1to31|vaium~0_combout\ $end
$var wire 1 R: \fd|MuxPC|selected[10]~2_combout\ $end
$var wire 1 S: \fd|adder|addsloop:10:add1to31|w3~combout\ $end
$var wire 1 T: \fd|adder2|addsloop:10:add1to31|vaium~0_combout\ $end
$var wire 1 U: \fd|adder2|addsloop:11:add1to31|soma~combout\ $end
$var wire 1 V: \fd|adder|addsloop:11:add1to31|soma~combout\ $end
$var wire 1 W: \fd|PC|DOUT[11]~2_combout\ $end
$var wire 1 X: \fd|adder2|addsloop:11:add1to31|vaium~0_combout\ $end
$var wire 1 Y: \fd|adder|addsloop:11:add1to31|w3~combout\ $end
$var wire 1 Z: \fd|adder2|addsloop:12:add1to31|vaium~0_combout\ $end
$var wire 1 [: \fd|adder2|addsloop:13:add1to31|soma~combout\ $end
$var wire 1 \: \fd|adder|addsloop:13:add1to31|soma~combout\ $end
$var wire 1 ]: \fd|PC|DOUT[13]~0_combout\ $end
$var wire 1 ^: \fd|Rom|content~2_combout\ $end
$var wire 1 _: \fd|Rom|content~29_combout\ $end
$var wire 1 `: \fd|Rom|content~30_combout\ $end
$var wire 1 a: \fd|adder2|addsloop:2:add1to31|vaium~0_combout\ $end
$var wire 1 b: \fd|adder2|addsloop:3:add1to31|soma~combout\ $end
$var wire 1 c: \fd|adder|addsloop:3:add1to31|soma~combout\ $end
$var wire 1 d: \fd|PC|DOUT[3]~4_combout\ $end
$var wire 1 e: \fd|Rom|content~31_combout\ $end
$var wire 1 f: \fd|Rom|content~32_combout\ $end
$var wire 1 g: \fd|adder2|addsloop:1:add1to31|soma~0_combout\ $end
$var wire 1 h: \fd|PC|DOUT[1]~6_combout\ $end
$var wire 1 i: \fd|Rom|content~7_combout\ $end
$var wire 1 j: \fd|Rom|content~8_combout\ $end
$var wire 1 k: \ucfd|Equal4~0_combout\ $end
$var wire 1 l: \fd|MuxPC|selected[0]~8_combout\ $end
$var wire 1 m: \fd|adder2|addsloop:1:add1to31|vaium~0_combout\ $end
$var wire 1 n: \fd|adder2|addsloop:2:add1to31|soma~combout\ $end
$var wire 1 o: \fd|adder|addsloop:2:add1to31|soma~combout\ $end
$var wire 1 p: \fd|PC|DOUT[2]~5_combout\ $end
$var wire 1 q: \fd|adder|addsloop:2:add1to31|w3~combout\ $end
$var wire 1 r: \fd|adder|addsloop:4:add1to31|soma~combout\ $end
$var wire 1 s: \fd|MuxPC|selected[4]~7_combout\ $end
$var wire 1 t: \fd|adder|addsloop:5:add1to31|w3~combout\ $end
$var wire 1 u: \fd|adder|addsloop:6:add1to31|soma~combout\ $end
$var wire 1 v: \fd|MuxPC|selected[6]~6_combout\ $end
$var wire 1 w: \fd|Rom|content~1_combout\ $end
$var wire 1 x: \fd|Rom|content~22_combout\ $end
$var wire 1 y: \fd|adder2|addsloop:12:add1to31|soma~combout\ $end
$var wire 1 z: \fd|adder|addsloop:12:add1to31|soma~combout\ $end
$var wire 1 {: \fd|PC|DOUT[12]~1_combout\ $end
$var wire 1 |: \fd|adder|addsloop:12:add1to31|w3~combout\ $end
$var wire 1 }: \fd|adder2|addsloop:13:add1to31|vaium~0_combout\ $end
$var wire 1 ~: \fd|adder|addsloop:14:add1to31|soma~combout\ $end
$var wire 1 !; \fd|MuxPC|selected[14]~1_combout\ $end
$var wire 1 "; \fd|adder|addsloop:14:add1to31|w3~combout\ $end
$var wire 1 #; \fd|adder|addsloop:15:add1to31|soma~combout\ $end
$var wire 1 $; \fd|adder2|addsloop:14:add1to31|vaium~0_combout\ $end
$var wire 1 %; \fd|MuxPC|selected[15]~0_combout\ $end
$var wire 1 &; \fd|Rom|content~0_combout\ $end
$var wire 1 '; \fd|Rom|content~15_combout\ $end
$var wire 1 (; \fd|Rom|content~16_combout\ $end
$var wire 1 ); \fd|BankRegister|saidaB[0]~129_combout\ $end
$var wire 1 *; \fd|BankRegister|saidaB[0]~130_combout\ $end
$var wire 1 +; \fd|BankRegister|registrador[7][0]~q\ $end
$var wire 1 ,; \fd|BankRegister|registrador[6][0]~q\ $end
$var wire 1 -; \fd|BankRegister|saidaB[0]~127_combout\ $end
$var wire 1 .; \fd|BankRegister|saidaB[0]~128_combout\ $end
$var wire 1 /; \fd|BankRegister|saidaB[0]~131_combout\ $end
$var wire 1 0; \fd|Ram|ram_rtl_0_bypass[11]~0_combout\ $end
$var wire 1 1; \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 2; \fd|Ram|ram~38_combout\ $end
$var wire 1 3; \fd|MuxRegRam|selected[0]~0_combout\ $end
$var wire 1 4; \fd|BankRegister|registrador[0][0]~q\ $end
$var wire 1 5; \fd|ALU|adder|v~0_combout\ $end
$var wire 1 6; \fd|adder|addsloop:16:add1to31|soma~combout\ $end
$var wire 1 7; \fd|adder|addsloop:15:add1to31|w3~combout\ $end
$var wire 1 8; \fd|adder|addsloop:13:add1to31|w3~combout\ $end
$var wire 1 9; \fd|adder2|addsloop:15:add1to31|vaium~0_combout\ $end
$var wire 1 :; \fd|adder2|addsloop:16:add1to31|soma~combout\ $end
$var wire 1 ;; \fd|PC|DOUT[16]~7_combout\ $end
$var wire 1 <; \fd|adder|addsloop:17:add1to31|soma~combout\ $end
$var wire 1 =; \fd|adder|addsloop:16:add1to31|w3~combout\ $end
$var wire 1 >; \fd|adder2|addsloop:16:add1to31|vaium~0_combout\ $end
$var wire 1 ?; \fd|adder2|addsloop:17:add1to31|soma~combout\ $end
$var wire 1 @; \fd|PC|DOUT[17]~8_combout\ $end
$var wire 1 A; \fd|adder2|addsloop:17:add1to31|vaium~0_combout\ $end
$var wire 1 B; \fd|adder|addsloop:17:add1to31|w3~combout\ $end
$var wire 1 C; \fd|adder|addsloop:18:add1to31|soma~combout\ $end
$var wire 1 D; \fd|MuxPC|selected[18]~9_combout\ $end
$var wire 1 E; \fd|adder|addsloop:19:add1to31|soma~combout\ $end
$var wire 1 F; \fd|adder2|addsloop:18:add1to31|vaium~0_combout\ $end
$var wire 1 G; \fd|MuxPC|selected[19]~10_combout\ $end
$var wire 1 H; \fd|adder|addsloop:20:add1to31|soma~combout\ $end
$var wire 1 I; \fd|adder2|addsloop:19:add1to31|vaium~0_combout\ $end
$var wire 1 J; \fd|MuxPC|selected[20]~11_combout\ $end
$var wire 1 K; \fd|adder|addsloop:20:add1to31|w3~combout\ $end
$var wire 1 L; \fd|adder|addsloop:21:add1to31|soma~combout\ $end
$var wire 1 M; \fd|adder|addsloop:18:add1to31|w3~combout\ $end
$var wire 1 N; \fd|adder2|addsloop:20:add1to31|vaium~0_combout\ $end
$var wire 1 O; \fd|adder2|addsloop:21:add1to31|soma~combout\ $end
$var wire 1 P; \fd|PC|DOUT[21]~9_combout\ $end
$var wire 1 Q; \fd|adder|addsloop:21:add1to31|w3~combout\ $end
$var wire 1 R; \fd|adder|addsloop:19:add1to31|w3~combout\ $end
$var wire 1 S; \fd|adder2|addsloop:21:add1to31|vaium~0_combout\ $end
$var wire 1 T; \fd|adder2|addsloop:22:add1to31|soma~combout\ $end
$var wire 1 U; \fd|adder|addsloop:22:add1to31|soma~combout\ $end
$var wire 1 V; \fd|PC|DOUT[22]~10_combout\ $end
$var wire 1 W; \fd|adder2|addsloop:22:add1to31|vaium~0_combout\ $end
$var wire 1 X; \fd|adder|addsloop:22:add1to31|w3~combout\ $end
$var wire 1 Y; \fd|adder2|addsloop:23:add1to31|soma~combout\ $end
$var wire 1 Z; \fd|adder|addsloop:23:add1to31|soma~combout\ $end
$var wire 1 [; \fd|PC|DOUT[23]~11_combout\ $end
$var wire 1 \; \fd|adder|addsloop:23:add1to31|w3~combout\ $end
$var wire 1 ]; \fd|adder|addsloop:24:add1to31|soma~combout\ $end
$var wire 1 ^; \fd|adder2|addsloop:23:add1to31|vaium~0_combout\ $end
$var wire 1 _; \fd|MuxPC|selected[24]~12_combout\ $end
$var wire 1 `; \fd|adder|addsloop:25:add1to31|soma~combout\ $end
$var wire 1 a; \fd|adder2|addsloop:24:add1to31|vaium~0_combout\ $end
$var wire 1 b; \fd|MuxPC|selected[25]~13_combout\ $end
$var wire 1 c; \fd|adder2|addsloop:25:add1to31|vaium~0_combout\ $end
$var wire 1 d; \fd|adder|addsloop:25:add1to31|w3~combout\ $end
$var wire 1 e; \fd|MuxPC|selected[26]~14_combout\ $end
$var wire 1 f; \fd|adder|addsloop:26:add1to31|w3~combout\ $end
$var wire 1 g; \fd|adder|addsloop:24:add1to31|w3~combout\ $end
$var wire 1 h; \fd|adder2|addsloop:26:add1to31|vaium~0_combout\ $end
$var wire 1 i; \fd|MuxPC|selected[27]~15_combout\ $end
$var wire 1 j; \fd|adder|addsloop:27:add1to31|w3~combout\ $end
$var wire 1 k; \fd|adder2|addsloop:27:add1to31|vaium~0_combout\ $end
$var wire 1 l; \fd|MuxPC|selected[28]~16_combout\ $end
$var wire 1 m; \fd|adder|addsloop:28:add1to31|w3~combout\ $end
$var wire 1 n; \fd|adder2|addsloop:28:add1to31|vaium~0_combout\ $end
$var wire 1 o; \fd|MuxPC|selected[29]~17_combout\ $end
$var wire 1 p; \fd|MuxPC|selected[30]~18_combout\ $end
$var wire 1 q; \fd|MuxPC|selected[30]~19_combout\ $end
$var wire 1 r; \fd|MuxPC|selected[31]~20_combout\ $end
$var wire 1 s; \fd|MuxPC|selected[31]~21_combout\ $end
$var wire 1 t; \fd|MuxSaidaBankRegister|selected[0]~33_combout\ $end
$var wire 1 u; \fd|UCalu|output\ [3] $end
$var wire 1 v; \fd|UCalu|output\ [2] $end
$var wire 1 w; \fd|UCalu|output\ [1] $end
$var wire 1 x; \fd|UCalu|output\ [0] $end
$var wire 1 y; \fd|PC|DOUT\ [31] $end
$var wire 1 z; \fd|PC|DOUT\ [30] $end
$var wire 1 {; \fd|PC|DOUT\ [29] $end
$var wire 1 |; \fd|PC|DOUT\ [28] $end
$var wire 1 }; \fd|PC|DOUT\ [27] $end
$var wire 1 ~; \fd|PC|DOUT\ [26] $end
$var wire 1 !< \fd|PC|DOUT\ [25] $end
$var wire 1 "< \fd|PC|DOUT\ [24] $end
$var wire 1 #< \fd|PC|DOUT\ [23] $end
$var wire 1 $< \fd|PC|DOUT\ [22] $end
$var wire 1 %< \fd|PC|DOUT\ [21] $end
$var wire 1 &< \fd|PC|DOUT\ [20] $end
$var wire 1 '< \fd|PC|DOUT\ [19] $end
$var wire 1 (< \fd|PC|DOUT\ [18] $end
$var wire 1 )< \fd|PC|DOUT\ [17] $end
$var wire 1 *< \fd|PC|DOUT\ [16] $end
$var wire 1 +< \fd|PC|DOUT\ [15] $end
$var wire 1 ,< \fd|PC|DOUT\ [14] $end
$var wire 1 -< \fd|PC|DOUT\ [13] $end
$var wire 1 .< \fd|PC|DOUT\ [12] $end
$var wire 1 /< \fd|PC|DOUT\ [11] $end
$var wire 1 0< \fd|PC|DOUT\ [10] $end
$var wire 1 1< \fd|PC|DOUT\ [9] $end
$var wire 1 2< \fd|PC|DOUT\ [8] $end
$var wire 1 3< \fd|PC|DOUT\ [7] $end
$var wire 1 4< \fd|PC|DOUT\ [6] $end
$var wire 1 5< \fd|PC|DOUT\ [5] $end
$var wire 1 6< \fd|PC|DOUT\ [4] $end
$var wire 1 7< \fd|PC|DOUT\ [3] $end
$var wire 1 8< \fd|PC|DOUT\ [2] $end
$var wire 1 9< \fd|PC|DOUT\ [1] $end
$var wire 1 :< \fd|PC|DOUT\ [0] $end
$var wire 1 ;< \fd|Ram|ram_rtl_0_bypass\ [0] $end
$var wire 1 << \fd|Ram|ram_rtl_0_bypass\ [1] $end
$var wire 1 =< \fd|Ram|ram_rtl_0_bypass\ [2] $end
$var wire 1 >< \fd|Ram|ram_rtl_0_bypass\ [3] $end
$var wire 1 ?< \fd|Ram|ram_rtl_0_bypass\ [4] $end
$var wire 1 @< \fd|Ram|ram_rtl_0_bypass\ [5] $end
$var wire 1 A< \fd|Ram|ram_rtl_0_bypass\ [6] $end
$var wire 1 B< \fd|Ram|ram_rtl_0_bypass\ [7] $end
$var wire 1 C< \fd|Ram|ram_rtl_0_bypass\ [8] $end
$var wire 1 D< \fd|Ram|ram_rtl_0_bypass\ [9] $end
$var wire 1 E< \fd|Ram|ram_rtl_0_bypass\ [10] $end
$var wire 1 F< \fd|Ram|ram_rtl_0_bypass\ [11] $end
$var wire 1 G< \fd|Ram|ram_rtl_0_bypass\ [12] $end
$var wire 1 H< \fd|Ram|ram_rtl_0_bypass\ [13] $end
$var wire 1 I< \fd|Ram|ram_rtl_0_bypass\ [14] $end
$var wire 1 J< \fd|Ram|ram_rtl_0_bypass\ [15] $end
$var wire 1 K< \fd|Ram|ram_rtl_0_bypass\ [16] $end
$var wire 1 L< \fd|Ram|ram_rtl_0_bypass\ [17] $end
$var wire 1 M< \fd|Ram|ram_rtl_0_bypass\ [18] $end
$var wire 1 N< \fd|Ram|ram_rtl_0_bypass\ [19] $end
$var wire 1 O< \fd|Ram|ram_rtl_0_bypass\ [20] $end
$var wire 1 P< \fd|Ram|ram_rtl_0_bypass\ [21] $end
$var wire 1 Q< \fd|Ram|ram_rtl_0_bypass\ [22] $end
$var wire 1 R< \fd|Ram|ram_rtl_0_bypass\ [23] $end
$var wire 1 S< \fd|Ram|ram_rtl_0_bypass\ [24] $end
$var wire 1 T< \fd|Ram|ram_rtl_0_bypass\ [25] $end
$var wire 1 U< \fd|Ram|ram_rtl_0_bypass\ [26] $end
$var wire 1 V< \fd|Ram|ram_rtl_0_bypass\ [27] $end
$var wire 1 W< \fd|Ram|ram_rtl_0_bypass\ [28] $end
$var wire 1 X< \fd|Ram|ram_rtl_0_bypass\ [29] $end
$var wire 1 Y< \fd|Ram|ram_rtl_0_bypass\ [30] $end
$var wire 1 Z< \fd|Ram|ram_rtl_0_bypass\ [31] $end
$var wire 1 [< \fd|Ram|ram_rtl_0_bypass\ [32] $end
$var wire 1 \< \fd|Ram|ram_rtl_0_bypass\ [33] $end
$var wire 1 ]< \fd|Ram|ram_rtl_0_bypass\ [34] $end
$var wire 1 ^< \fd|Ram|ram_rtl_0_bypass\ [35] $end
$var wire 1 _< \fd|Ram|ram_rtl_0_bypass\ [36] $end
$var wire 1 `< \fd|Ram|ram_rtl_0_bypass\ [37] $end
$var wire 1 a< \fd|Ram|ram_rtl_0_bypass\ [38] $end
$var wire 1 b< \fd|Ram|ram_rtl_0_bypass\ [39] $end
$var wire 1 c< \fd|Ram|ram_rtl_0_bypass\ [40] $end
$var wire 1 d< \fd|Ram|ram_rtl_0_bypass\ [41] $end
$var wire 1 e< \fd|Ram|ram_rtl_0_bypass\ [42] $end
$var wire 1 f< \fd|Ram|ram_rtl_0_bypass\ [43] $end
$var wire 1 g< \fd|Ram|ram_rtl_0_bypass\ [44] $end
$var wire 1 h< \fd|Ram|ram_rtl_0_bypass\ [45] $end
$var wire 1 i< \fd|Ram|ram_rtl_0_bypass\ [46] $end
$var wire 1 j< \fd|Ram|ram_rtl_0_bypass\ [47] $end
$var wire 1 k< \fd|Ram|ram_rtl_0_bypass\ [48] $end
$var wire 1 l< \fd|Ram|ram_rtl_0_bypass\ [49] $end
$var wire 1 m< \fd|Ram|ram_rtl_0_bypass\ [50] $end
$var wire 1 n< \fd|Ram|ram_rtl_0_bypass\ [51] $end
$var wire 1 o< \fd|Ram|ram_rtl_0_bypass\ [52] $end
$var wire 1 p< \fd|Ram|ram_rtl_0_bypass\ [53] $end
$var wire 1 q< \fd|Ram|ram_rtl_0_bypass\ [54] $end
$var wire 1 r< \fd|Ram|ram_rtl_0_bypass\ [55] $end
$var wire 1 s< \fd|Ram|ram_rtl_0_bypass\ [56] $end
$var wire 1 t< \fd|Ram|ram_rtl_0_bypass\ [57] $end
$var wire 1 u< \fd|Ram|ram_rtl_0_bypass\ [58] $end
$var wire 1 v< \fd|Ram|ram_rtl_0_bypass\ [59] $end
$var wire 1 w< \fd|Ram|ram_rtl_0_bypass\ [60] $end
$var wire 1 x< \fd|Ram|ram_rtl_0_bypass\ [61] $end
$var wire 1 y< \fd|Ram|ram_rtl_0_bypass\ [62] $end
$var wire 1 z< \fd|Ram|ram_rtl_0_bypass\ [63] $end
$var wire 1 {< \fd|Ram|ram_rtl_0_bypass\ [64] $end
$var wire 1 |< \fd|Ram|ram_rtl_0_bypass\ [65] $end
$var wire 1 }< \fd|Ram|ram_rtl_0_bypass\ [66] $end
$var wire 1 ~< \fd|Ram|ram_rtl_0_bypass\ [67] $end
$var wire 1 != \fd|Ram|ram_rtl_0_bypass\ [68] $end
$var wire 1 "= \fd|Ram|ram_rtl_0_bypass\ [69] $end
$var wire 1 #= \fd|Ram|ram_rtl_0_bypass\ [70] $end
$var wire 1 $= \fd|Ram|ram_rtl_0_bypass\ [71] $end
$var wire 1 %= \fd|Ram|ram_rtl_0_bypass\ [72] $end
$var wire 1 &= \fd|Ram|ram_rtl_0_bypass\ [73] $end
$var wire 1 '= \fd|Ram|ram_rtl_0_bypass\ [74] $end
$var wire 1 (= \fd|ALU|out4\ [31] $end
$var wire 1 )= \fd|ALU|out4\ [30] $end
$var wire 1 *= \fd|ALU|out4\ [29] $end
$var wire 1 += \fd|ALU|out4\ [28] $end
$var wire 1 ,= \fd|ALU|out4\ [27] $end
$var wire 1 -= \fd|ALU|out4\ [26] $end
$var wire 1 .= \fd|ALU|out4\ [25] $end
$var wire 1 /= \fd|ALU|out4\ [24] $end
$var wire 1 0= \fd|ALU|out4\ [23] $end
$var wire 1 1= \fd|ALU|out4\ [22] $end
$var wire 1 2= \fd|ALU|out4\ [21] $end
$var wire 1 3= \fd|ALU|out4\ [20] $end
$var wire 1 4= \fd|ALU|out4\ [19] $end
$var wire 1 5= \fd|ALU|out4\ [18] $end
$var wire 1 6= \fd|ALU|out4\ [17] $end
$var wire 1 7= \fd|ALU|out4\ [16] $end
$var wire 1 8= \fd|ALU|out4\ [15] $end
$var wire 1 9= \fd|ALU|out4\ [14] $end
$var wire 1 := \fd|ALU|out4\ [13] $end
$var wire 1 ;= \fd|ALU|out4\ [12] $end
$var wire 1 <= \fd|ALU|out4\ [11] $end
$var wire 1 == \fd|ALU|out4\ [10] $end
$var wire 1 >= \fd|ALU|out4\ [9] $end
$var wire 1 ?= \fd|ALU|out4\ [8] $end
$var wire 1 @= \fd|ALU|out4\ [7] $end
$var wire 1 A= \fd|ALU|out4\ [6] $end
$var wire 1 B= \fd|ALU|out4\ [5] $end
$var wire 1 C= \fd|ALU|out4\ [4] $end
$var wire 1 D= \fd|ALU|out4\ [3] $end
$var wire 1 E= \fd|ALU|out4\ [2] $end
$var wire 1 F= \fd|ALU|out4\ [1] $end
$var wire 1 G= \fd|ALU|out4\ [0] $end
$var wire 1 H= \fd|ALU|adder|ALT_INV_v~0_combout\ $end
$var wire 1 I= \ucfd|ALT_INV_Equal1~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
0,
0-
0.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0!
0"
0#
1$
1%
0&
0'
1(
1)
0*
07#
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
19$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
1Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
1y$
0z$
0{$
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
1L*
0M*
0N*
0O*
0P*
1Q*
0|$
1}$
x~$
1!%
1"%
1#%
1$%
1%%
1&%
0'%
0l'
05(
06(
17(
18(
19(
0:(
0;(
1<(
0=(
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
1a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
1#.
1$.
0%.
0&.
0'.
1(.
0).
0*.
1+.
1,.
1-.
0..
0/.
10.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
1t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
16/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
1V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
1x/
0y/
0z/
0{/
0|/
0}/
0~/
1!0
0"0
0#0
0$0
0%0
0&0
0'0
1(0
0)0
1*0
0+0
0,0
0-0
0.0
1/0
100
010
120
130
140
050
060
170
080
090
1:0
1;0
0<0
0=0
1>0
1?0
0@0
0A0
1B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
1R0
0S0
1T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
1b0
0c0
1d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
1m0
0n0
0o0
0p0
1q0
1r0
0s0
1t0
1u0
1v0
1w0
1x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
1b1
1c1
1d1
1e1
0f1
1g1
1h1
1i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
1x3
1y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
1?4
1@4
1A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
195
1:5
1;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
1O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
1\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
1q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
1(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
1Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
1\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
1i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
1N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
1Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
1g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
1$:
0%:
1&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
13:
14:
15:
16:
17:
18:
19:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
1^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
1g:
0h:
1i:
1j:
0k:
1l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
1w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
1&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
10;
01;
12;
13;
04;
15;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
1t;
0H=
0I=
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
1.(
1/(
00(
01(
02(
13(
14(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
1A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
1a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
1#*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
xu;
0v;
1w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
x;<
x<<
x=<
x><
x?<
x@<
xA<
xB<
xC<
xD<
xE<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
x(=
x)=
x*=
x+=
x,=
x-=
x.=
x/=
x0=
x1=
x2=
x3=
x4=
x5=
x6=
x7=
x8=
x9=
x:=
x;=
x<=
x==
x>=
x?=
x@=
xA=
xB=
xC=
xD=
xE=
xF=
1G=
1v*
1w*
1x*
0y*
$end
#50000
1"
1'%
1v/
1y*
1w/
1G<
1X0
1'=
1I<
1K<
1M<
1O<
1Q<
1S<
1U<
1]<
1_<
1a<
1c<
1k<
1m<
1o<
1s<
1w<
1}<
1!=
1%=
1{<
1y<
1u<
1q<
1i<
1g<
1e<
1[<
1Y<
1W<
1#=
1:<
1F<
1y/
1'0
160
180
1_:
0l:
1*;
02;
03;
1/;
1`:
190
1@0
070
0?0
0(0
1h:
14.
1\+
1G*
0*;
1I0
0R0
1+0
1[9
1n:
0m0
0r0
00;
0t;
0d0
1_(
1)&
0V/
16#
12!
0$:
1\9
0T0
1J0
0/;
0#*
0Q*
0L*
0G*
0y$
10;
1^9
0t.
0a-
1v.
1O*
1J*
08:
0A)
0.(
1?)
1c-
06/
09$
17$
0W#
1,(
0a)
18/
1U#
0Y$
1_)
1W$
#50500
1s*
1P9
1Q9
1R9
1E1
1J1
1X/
1!*
1w$
#100000
0"
0'%
0v/
0y*
0w/
#150000
1"
1'%
1v/
1y*
1w/
1K1
19<
0:<
1l:
1{/
1~/
1#0
060
080
1=0
1\0
0_:
0i:
1T9
1U9
0j:
0`:
1]0
1x:
090
170
1?0
1$0
0!0
1|/
0@0
04.
15.
1>+
1n3
1U:
1)0
1-0
1)1
1A:
0I0
1R0
0U9
1*;
0T9
1p2
1y:
1M1
0+0
1,0
0[9
0n:
1"0
0/0
0:0
0b0
1Z9
0_(
1^(
1e%
1I=
1E*
06#
15#
1n
0;0
0)1
0p2
0n3
1[9
1@0
0R0
1S0
1o0
0\9
1n0
1N1
118
1/;
0Z9
1T0
0J0
1`1
1@8
0$.
1G*
0E*
1B8
1a1
0[9
1m0
1r0
00;
1t;
128
1O1
0o0
0^9
1p0
0q0
1M0
0S0
1\9
0@8
018
0`1
03(
0,.
0-.
00.
0#.
0(.
1*.
13.
0v.
1"/
1y.
1!/
0O*
0J*
0/
0a1
028
0B8
1^9
0T0
1O0
1v;
0R9
18:
0p0
1q0
138
1$:
1.9
1C8
07:
08(
09(
0<(
04(
0/(
16(
1>(
0?)
15)
1<)
16)
1l-
1f-
1m-
0c-
1v.
0!/
0"/
0y.
1Q*
1O*
1L*
1J*
0(
0)
0%
00
0+
1'
1z$
07$
14$
1.$
1-$
1D8
1*1
13;
1f2
1k2
148
198
0E1
0J1
0v;
0r0
1]1
1`1
1v3
1=4
175
1+6
1:6
1E6
1R6
1f6
1t6
1~6
1+7
1B7
1T7
1_7
1l7
1v7
1#8
118
1@8
1Q8
1]8
1i8
1u8
1"9
1?9
1N9
0\9
1]9
1l9
1z9
0G=
11:
1R9
08:
0C8
038
0.9
17:
1#(
1)(
1"(
0,(
1?)
06)
05)
0<)
0f-
0m-
0l-
1c-
08/
1V.
1B/
1t.
1a-
0v.
1;/
1A/
0U#
1R#
1L#
1K#
17$
04$
0.$
0-$
0*1
0f2
0k2
048
098
0D8
1E1
1J1
12:
1{9
1n9
0^9
1O9
1@9
1#9
1v8
1k8
1^8
1R8
1B8
128
1$8
1w7
1m7
1`7
1U7
1C7
1,7
1!7
1u6
1g6
1S6
1F6
1;6
1-6
185
1>4
1w3
1a1
1r0
0]1
0`1
0v3
0=4
075
0+6
0:6
0E6
0R6
0f6
0t6
0~6
0+7
0B7
0T7
0_7
0l7
0v7
0#8
018
0@8
0Q8
0]8
0i8
0u8
0"9
0?9
1\9
0]9
0l9
0z9
1G=
01:
1d0
0)(
0"(
0#(
1,(
0_)
1}(
1U)
1A)
1.(
0?)
1\)
1V)
16/
18/
0A/
0B/
0;/
1P*
0O*
1N*
1M*
1K*
0J*
1I*
1H*
1W#
1U#
0R#
0L#
0K#
0W$
1T$
1N$
1M$
1u#
19$
07$
02:
0{9
0n9
1^9
0@9
0#9
0v8
0k8
0^8
0R8
0B8
028
0$8
0w7
0m7
0`7
0U7
0C7
0,7
0!7
0u6
0g6
0S6
0F6
0;6
0-6
085
0>4
0w3
0a1
0N9
1.9
1K7
167
1^6
1.6
1<6
1G6
1T6
1h6
1v6
04:
1"7
1-7
1D7
1V7
1a7
03:
1n7
09:
1x7
05:
1%8
138
1C8
1S8
1_8
1l8
1w8
06:
1$9
199
1C9
07:
0R9
1a9
1|9
1(:
1a)
1_)
0V)
0U)
0\)
1~-
1".
1b-
0c-
1d-
1e-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
1q-
1r-
1t-
1v-
1w-
1x-
1y-
1{-
1|-
1}-
1!.
1z-
1u-
1s-
1f-
0P*
1O*
0M*
0K*
1J*
0H*
1Y$
1W$
0T$
0N$
0M$
1Q0
1*:
1>5
1@5
1}9
1S1
1f9
0E1
0J1
1z0
1!1
1[3
1&9
1J3
1M3
1O3
1R3
1x8
1;3
1B3
1m8
1+3
1a8
1%3
1'3
1D8
1f2
1k2
148
198
1]2
1'8
1J2
1T2
1y7
1D2
1.2
132
1c7
1y1
1{1
1,4
174
1$5
1/7
1l4
1n4
1r4
1^4
1f4
1U4
1i6
1v5
1V6
1g5
1n5
1I6
1a5
1=6
1/6
126
1E4
1H4
1M4
1|3
1~3
177
1:7
1*1
0O9
0.9
0K7
067
0^6
0.6
0<6
0G6
0T6
0h6
0v6
14:
0"7
0-7
0D7
0V7
0a7
13:
0n7
19:
0x7
0%8
038
0C8
0S8
0_8
0l8
0w8
16:
0$9
099
1R9
0a9
0|9
0(:
1o'
1m'
1-(
0,(
1+(
1*(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
1}'
1|'
1{'
1y'
1w'
1v'
1u'
1t'
1r'
1q'
1p'
1n'
1s'
1x'
1z'
1)(
0~-
0".
0b-
1c-
0e-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0t-
0v-
0w-
0x-
0y-
0{-
0|-
0}-
0!.
0z-
0u-
0s-
0f-
1;/
1H/
1J/
1O/
1T/
1R/
1Q/
1P/
1N/
1M/
1L/
1K/
1I/
1G/
1F/
1E/
1D/
1C/
1B/
1A/
1@/
1?/
1>/
1=/
1</
1:/
19/
08/
17/
1U/
1S/
0N*
0I*
1V#
0U#
1T#
1S#
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
0Q0
0*:
0>5
0@5
0}9
0S1
0f9
1E1
1J1
0z0
0!1
0[3
0&9
0J3
0M3
0O3
0R3
0x8
0;3
0B3
0m8
0+3
0a8
0%3
0'3
0D8
0f2
0k2
048
098
0]2
0'8
0J2
0T2
0y7
0D2
0.2
032
0c7
0y1
0{1
0,4
074
0$5
0/7
0l4
0n4
0r4
15:
0^4
0f4
0U4
0i6
0v5
0V6
0g5
0n5
0I6
0a5
0=6
0/6
026
0E4
0H4
0M4
0|3
0~3
077
0:7
0*1
0C9
17:
0o'
0m'
0-(
1,(
0*(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0y'
0w'
0v'
0u'
0t'
0r'
0q'
0p'
0n'
0s'
0x'
0z'
0)(
1\)
1O)
1M)
1H)
1C)
1E)
1F)
1G)
1I)
1J)
1K)
1L)
1N)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1])
1^)
0_)
1`)
1B)
1D)
0d-
0;/
0H/
0J/
0O/
0T/
0R/
0Q/
0P/
0N/
0M/
0L/
0K/
0I/
0G/
0F/
0E/
0D/
0C/
0B/
0A/
0@/
0?/
0>/
0=/
0</
0:/
18/
07/
0U/
0S/
0V#
1U#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
1X$
0W$
1V$
1U$
1T$
1S$
1R$
1Q$
1P$
1O$
1N$
1M$
1L$
1K$
1J$
1I$
1H$
1G$
1F$
1E$
1D$
1C$
1B$
1A$
1@$
1?$
1>$
1=$
1<$
1;$
1:$
0+(
0\)
0O)
0M)
0H)
0C)
0E)
0F)
0G)
0I)
0J)
0K)
0L)
0N)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0])
1_)
0`)
0B)
0D)
09/
0T#
0X$
1W$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
0^)
0V$
#200000
0"
0'%
0v/
0y*
0w/
#250000
1"
1'%
1v/
1y*
1w/
1_0
1S9
1:<
0F<
0y/
1z/
0{/
0=0
1C0
1e:
0g:
0l:
1o:
1p:
1f:
1D0
0?0
0x:
0|/
0@0
1n:
0h:
14.
1~+
1|+
0U:
0y:
0M0
1e0
1[:
1+0
0-0
0n0
1g:
1_(
1G&
1I&
16#
1R!
1P!
1o0
000
1-0
1f0
0O0
100
020
040
0q0
120
140
1p0
1v;
0r0
1]1
1`1
1v3
1=4
175
1+6
1:6
1E6
1R6
1f6
1t6
1~6
1+7
1B7
1T7
1_7
1l7
1v7
1#8
118
1@8
1Q8
1]8
1i8
1u8
1"9
1?9
1N9
0\9
1]9
1l9
1z9
0G=
11:
12:
1{9
1n9
0^9
1O9
1@9
1#9
1v8
1k8
1^8
1R8
1B8
128
1$8
1w7
1m7
1`7
1U7
1C7
1,7
1!7
1u6
1g6
1S6
1F6
1;6
1-6
185
1>4
1w3
1a1
1^1
0N9
1P*
0O*
1N*
1M*
1K*
0J*
1I*
1H*
0O9
1_1
0?9
1.9
1K7
167
1^6
1.6
1<6
1G6
1T6
1h6
1v6
04:
1"7
1-7
1D7
1V7
1a7
03:
1n7
09:
1x7
05:
1%8
138
1C8
1S8
1_8
1l8
1w8
06:
1$9
199
1C9
07:
0R9
1a9
1|9
1(:
1~-
1".
1b-
0c-
1d-
1e-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
1q-
1r-
1t-
1v-
1w-
1x-
1y-
1{-
1|-
1}-
1!.
1z-
1u-
1s-
1f-
0N*
0I*
1Q0
1*:
1>5
1@5
1}9
1S1
1f9
0E1
0J1
1z0
1!1
1[3
1&9
1J3
1M3
1O3
1R3
1x8
1;3
1B3
1m8
1+3
1a8
1%3
1'3
1D8
1f2
1k2
148
198
1]2
1'8
1J2
1T2
1y7
1D2
1.2
132
1c7
1y1
1{1
1,4
174
1$5
1/7
1l4
1n4
1r4
1^4
1f4
1U4
1i6
1v5
1V6
1g5
1n5
1I6
1a5
1=6
1/6
126
1E4
1H4
1M4
1|3
1~3
177
1:7
1*1
0@9
0`1
1h3
0C9
1o'
1m'
1-(
0,(
1+(
1*(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
1}'
1|'
1{'
1y'
1w'
1v'
1u'
1t'
1r'
1q'
1p'
1n'
1s'
1x'
1z'
1)(
0d-
1;/
1H/
1J/
1O/
1T/
1R/
1Q/
1P/
1N/
1M/
1L/
1K/
1I/
1G/
1F/
1E/
1D/
1C/
1B/
1A/
1@/
1?/
1>/
1=/
1</
1:/
19/
08/
17/
1U/
1S/
0M*
0H*
1V#
0U#
1T#
1S#
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
1i3
0"9
0a1
099
0+(
1\)
1O)
1M)
1H)
1C)
1E)
1F)
1G)
1I)
1J)
1K)
1L)
1N)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1])
1^)
0_)
1`)
1B)
1D)
0e-
09/
0T#
1X$
0W$
1V$
1U$
1T$
1S$
1R$
1Q$
1P$
1O$
1N$
1M$
1L$
1K$
1J$
1I$
1H$
1G$
1F$
1E$
1D$
1C$
1B$
1A$
1@$
1?$
1>$
1=$
1<$
1;$
1:$
0z0
0!1
0.9
0#9
1j3
0u8
0*(
0^)
0f-
0:/
0S#
0V$
0v8
1k3
0i8
0$9
0*1
0)(
0])
0;/
0g-
0R#
0U$
0[3
0&9
0k8
1l3
0]8
0w8
0\)
0((
0h-
0</
0T$
0Q#
0J3
0M3
0O3
0R3
0x8
0^8
1m3
0Q8
0l8
0'(
0[)
0i-
0=/
0P#
0S$
0;3
0B3
0m8
0R8
1o3
0@8
0_8
0&(
0Z)
0j-
0>/
0O#
0R$
0+3
0a8
0B8
1p3
018
0S8
16:
0%(
0Y)
0k-
0?/
0N#
0Q$
0%3
0'3
028
1q3
0#8
0C8
0$(
0X)
0l-
0@/
0M#
0P$
0D8
0$8
1r3
0v7
038
17:
0#(
0W)
0m-
0A/
0L#
0O$
0f2
0k2
048
098
0w7
1s3
0l7
0%8
0"(
0V)
0n-
0B/
0K#
0N$
0]2
0'8
0m7
1t3
0_7
0x7
0!(
0U)
0o-
0C/
0J#
0M$
0J2
0T2
0y7
0`7
1u3
0T7
0n7
0~'
0T)
0p-
0D/
0I#
0L$
0D2
0U7
0v3
154
0a7
0}'
0S)
0q-
0E/
0H#
0K$
0.2
032
0c7
1<4
0B7
0w3
0V7
0|'
0R)
0r-
0F/
0G#
0J$
0y1
0{1
0K7
0C7
0=4
1-5
0{'
0Q)
0s-
0G/
0F#
0I$
1.5
0+7
0>4
0D7
13:
0z'
0P)
0H/
0t-
0E#
0H$
0,4
074
067
0,7
1/5
0~6
0O)
0y'
0u-
0I/
0G$
0D#
0!7
105
0t6
0-7
0|3
0~3
077
0:7
0x'
0N)
0J/
0v-
0C#
0F$
0$5
0/7
0u6
165
0f6
0"7
19:
0M)
0w'
0w-
0K/
0E$
0B#
0l4
0n4
0r4
0g6
075
1&6
0v6
0v'
0L)
0x-
0L/
0A#
0D$
0^4
0f4
1'6
0R6
085
0h6
0u'
0K)
0y-
0M/
0@#
0C$
0U4
0i6
0^6
0S6
1(6
0E6
0t'
0J)
0z-
0N/
0?#
0B$
0F6
1)6
0:6
0T6
14:
0E4
0H4
0M4
0s'
0I)
0O/
0{-
0>#
0A$
0v5
0V6
0;6
1*6
01:
0G6
15:
0H)
0r'
0|-
0P/
0@$
0=#
0g5
0n5
0I6
02:
0+6
1y9
0<6
0q'
0G)
0}-
0Q/
0<#
0?$
0a5
0=6
0z9
1G=
0-6
0(:
0p'
0F)
0~-
0R/
0;#
0>$
0Q0
0*:
0.6
0{9
0o'
0E)
0!.
0S/
0:#
0=$
0|9
0/6
026
0n'
0D)
0T/
0".
09#
0<$
0>5
0@5
0}9
0C)
0m'
0U/
0;$
08#
0B)
0:$
#300000
0"
0'%
0v/
0y*
0w/
#350000
1"
1'%
1v/
1y*
1w/
1g0
1T1
09<
0:<
18<
0n:
1l:
0z/
1{/
1_:
0e:
0f:
1`:
1|/
1@0
1n:
16.
04.
05.
1?,
1>,
0e0
1h0
1U:
0,0
1a:
0n:
030
1n0
0g:
1](
0_(
0^(
1h&
1i&
06#
05#
14#
1r!
1q!
040
150
0o0
1b:
0n0
1i0
0f0
0p0
1q0
0w;
1^9
0n9
0$:
0v;
0Q*
0P*
1O*
0L*
0K*
1J*
1r0
0]1
0^1
0_1
1`1
0h3
0i3
0j3
0k3
0l3
0m3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
1v3
054
0<4
1=4
0-5
0.5
0/5
005
065
175
0&6
0'6
0(6
0)6
0*6
1+6
1:6
1E6
1R6
1f6
1t6
1~6
1+7
1B7
1T7
1_7
1l7
1v7
1#8
118
1@8
1Q8
1]8
1i8
1u8
1"9
1?9
1N9
1\9
0]9
0l9
0y9
1z9
11:
05;
03;
0a9
1R9
1H=
1E1
1J1
0S1
0f9
0d0
0z9
15;
0^9
0+6
01:
0:6
0E6
0R6
075
0f6
0t6
0~6
0+7
0=4
0B7
0v3
0T7
0_7
0l7
0v7
0#8
018
0@8
0Q8
0]8
0i8
0u8
0"9
0`1
0?9
0N9
06/
07/
18/
0H=
0O*
0J*
0R9
18:
0a)
0`)
1_)
1~-
1".
0b-
1c-
1d-
1e-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
1q-
1r-
1t-
1v-
1w-
1x-
1y-
1{-
1|-
1}-
1!.
1z-
1u-
1s-
1f-
0Y$
0X$
1W$
1`-
0E1
0J1
1o'
1m'
0-(
1,(
1+(
1*(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
1}'
1|'
1{'
1y'
1w'
1v'
1u'
1t'
1r'
1q'
1p'
1n'
1s'
1x'
1z'
1)(
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
08/
0".
1l'
0V#
1U#
1T#
1S#
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
0`-
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0_)
0m'
17#
0l'
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
0W$
07#
#400000
0"
0'%
0v/
0y*
0w/
#450000
1"
1'%
1v/
1y*
1w/
1:<
1y/
0{/
0'0
1=0
1g:
0l:
1?0
1x:
1(0
0|/
0@0
1h:
14.
0U:
0)0
1y:
0h0
1#1
1_(
16#
1$1
0i0
0*0
110
020
1x;
1s0
1]9
1^9
1$:
1Q*
1O*
1L*
1J*
13;
1R9
08:
1E1
1J1
1d0
16/
18/
1a)
1_)
1Y$
1W$
#500000
0"
0'%
0v/
0y*
0w/
#550000
1"
1'%
1v/
1y*
1w/
1W9
19<
0:<
1,;
1-;
1l:
1{/
1%0
1'0
160
180
1Z0
0\0
0_:
1e:
0g:
1m:
1X9
1Y9
1n:
1f:
0`:
0]0
1[0
190
070
0(0
1&0
1|/
1@0
1.;
1~,
04.
15.
1"-
1{0
0#1
1U:
1>:
0b:
0*;
1T9
0X9
0Y9
0-;
0.;
1`0
0M1
1U1
0n:
130
1K'
0_(
1^(
1I'
1T"
1R"
06#
15#
140
050
1o0
0N1
1l0
1U9
0/;
0$1
1|0
0G*
0r0
10;
0t;
1Z9
1P1
0O1
1p0
0q0
1w;
1E*
0^9
0$:
1v;
0\9
0]9
1[9
1T.
0Q*
0O*
0L*
0J*
1r0
141
1Q1
1`1
1x1
1v3
1*4
1=4
1S4
175
1+6
1,6
196
1:6
1D6
1E6
1Q6
1R6
1e6
1f6
1s6
1t6
1}6
1~6
1*7
1+7
1A7
1B7
1S7
1T7
1^7
1_7
1k7
1l7
1u7
1v7
1"8
1#8
108
118
1@8
1A8
1P8
1Q8
1\8
1]8
1i8
1j8
1t8
1u8
1!9
1"9
1>9
1?9
1M9
1N9
1l9
1m9
1x9
1z9
0G=
10:
11:
03;
0R9
18:
1!)
0V.
0t.
1w#
0E1
0J1
0d0
1$:
1\1
0l9
0}(
0A)
1v.
0c-
06/
08/
1Q*
1L*
0u#
09$
1\9
13;
1?)
0,(
0a)
0_)
1~-
1".
1b-
1d-
1e-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
1q-
1r-
1t-
1v-
1w-
1x-
1y-
1{-
1|-
1}-
1!.
1z-
1u-
1s-
1f-
17$
0U#
0Y$
0W$
1d0
1o'
1m'
1-(
1+(
1*(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
1}'
1|'
1{'
1y'
1w'
1v'
1u'
1t'
1r'
1q'
1p'
1n'
1s'
1x'
1z'
1)(
0b-
16/
1V#
1T#
1S#
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
0-(
1a)
1c-
0V#
1Y$
1,(
1U#
#600000
0"
0'%
0v/
0y*
0w/
#650000
1"
1'%
1v/
1y*
1w/
1J<
1:<
1+;
1F<
0y/
1z/
0{/
0#0
0%0
0'0
080
0=0
0C0
1\0
1c:
0e:
1g:
0l:
0m:
0o:
1q:
1';
1(;
1b:
0p:
0f:
1d:
1]0
0D0
0?0
0x:
090
1(0
0&0
0$0
0|/
0@0
0a:
0h:
1@-
14.
0U:
0A:
0>:
0T9
1h9
1-;
0y:
1E0
0{0
0[:
1^0
1/1
191
1@1
1M1
0U1
1Y1
1l1
1(2
102
1?2
1O2
1`2
1i2
1w2
1#3
113
1F3
1Q3
1b3
1'4
1.4
1D4
1h4
1u4
1&5
135
1J5
1S5
1]5
1l5
1~5
1t9
0+0
0-0
0g:
0"0
1.0
0B0
0Z9
1k'
1_(
0E*
1t"
16#
0[9
1::
1*0
1A0
0E0
1N1
0|0
1.;
1i9
0U9
1%.
1j9
1/;
1O1
010
120
1;:
1]1
0\9
1]9
12(
0+.
1/.
12.
0*.
03.
1G*
1F*
1.
1^1
0N9
1<:
0x;
1\9
0m0
0r0
00;
1t;
1k9
07(
1;(
1?(
06(
0>(
0v.
0$
1!
1{$
0z$
0'
0\1
1l9
0s0
041
1a1
0x1
1w3
0*4
1>4
0S4
185
0,6
1-6
096
1;6
0D6
1F6
0Q6
1S6
0e6
1g6
0s6
1u6
0}6
1!7
0*7
1,7
0A7
1C7
0S7
1U7
0^7
1`7
0k7
1m7
0u7
1w7
0"8
1$8
008
128
0A8
1B8
0P8
1R8
0\8
1^8
0j8
1k8
0t8
1v8
0!9
1#9
0>9
1@9
0M9
1^9
0m9
0x9
1{9
00:
12:
1_1
0?9
0?)
0c-
1V.
1O*
1M*
1J*
1H*
07$
0`1
1h3
1(:
0<:
1|9
1R9
199
0@9
1$9
0::
1w8
1l8
1_8
1S8
06:
1C8
138
1%8
08:
1x7
1n7
1a7
1V7
1D7
1-7
1"7
1v6
1h6
1T6
1G6
05:
1<6
0;:
1.6
1^6
04:
167
09:
1K7
03:
1.9
07:
0$:
1n9
0\9
0,(
1}(
1u.
1t.
0a-
1c-
0d-
0Q*
1P*
0M*
0L*
1K*
0H*
0U#
1u#
0^9
1a9
03;
1*1
1|3
1~3
177
1:7
1E4
1H4
1M4
1/6
126
1a5
1=6
1g5
1n5
1I6
1v5
1V6
1U4
1i6
1^4
1f4
1l4
1n4
1r4
1$5
1/7
1,4
174
1y1
1{1
1.2
132
1c7
1D2
1J2
1T2
1y7
1]2
1'8
1f2
1k2
148
198
1D8
1%3
1'3
1+3
1a8
1;3
1B3
1m8
1J3
1M3
1O3
1R3
1x8
1[3
1&9
099
1z0
1!1
1E1
1J1
1>5
1@5
1}9
1Q0
1*:
1i3
0"9
0a1
1@)
1A)
0.(
1,(
0+(
0e-
1S/
1U/
18/
1:/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1I/
1K/
1L/
1M/
1N/
1P/
1Q/
1R/
1T/
1O/
1J/
1H/
1;/
1b-
0O*
0J*
19$
18$
0W#
1U#
0T#
0.9
0#9
1j3
0u8
0z0
0!1
0d0
1S1
1f9
0R9
0*(
1D)
1B)
1_)
1])
1[)
1Z)
1Y)
1X)
1W)
1V)
1U)
1T)
1S)
1R)
1Q)
1P)
1N)
1L)
1K)
1J)
1I)
1G)
1F)
1E)
1C)
1H)
1M)
1O)
1\)
1-(
0c-
17/
06/
0:/
0f-
1V#
0S#
1W$
1U$
1T$
1S$
1R$
1Q$
1P$
1O$
1N$
1M$
1L$
1K$
1J$
1I$
1H$
1G$
1F$
1E$
1D$
1C$
1B$
1A$
1@$
1?$
1>$
1=$
1<$
1;$
1:$
0E1
0J1
0v8
1k3
0i8
0$9
0*1
0,(
1`)
0a)
0])
0)(
0;/
0g-
08/
0U#
0R#
0Y$
1X$
0U$
0[3
0&9
0k8
1l3
0]8
0w8
0\)
0((
0_)
0h-
0</
0W$
0T$
0Q#
0J3
0M3
0O3
0R3
0x8
0^8
1m3
0Q8
0l8
0'(
0[)
0i-
0=/
0P#
0S$
0;3
0B3
0m8
0R8
1o3
0@8
0_8
0&(
0Z)
0j-
0>/
0O#
0R$
0+3
0a8
0B8
1p3
018
0S8
16:
0%(
0Y)
0k-
0?/
0N#
0Q$
0%3
0'3
028
1q3
0#8
0C8
0$(
0X)
0l-
0@/
0M#
0P$
0D8
0$8
1r3
0v7
038
17:
0#(
0W)
0m-
0A/
0L#
0O$
0f2
0k2
048
098
0w7
1s3
0l7
0%8
0"(
0V)
0n-
0B/
0K#
0N$
0]2
0'8
0m7
1t3
0_7
0x7
0!(
0U)
0o-
0C/
0J#
0M$
0J2
0T2
0y7
0`7
1u3
0T7
0n7
0~'
0T)
0p-
0D/
0I#
0L$
0D2
0U7
0v3
154
0a7
0}'
0S)
0q-
0E/
0H#
0K$
0.2
032
0c7
1<4
0B7
0w3
0V7
0|'
0R)
0r-
0F/
0G#
0J$
0y1
0{1
0K7
0C7
0=4
1-5
0{'
0Q)
0s-
0G/
0F#
0I$
1.5
0+7
0>4
0D7
13:
0z'
0P)
0H/
0t-
0E#
0H$
0,4
074
067
0,7
1/5
0~6
0O)
0y'
0u-
0I/
0G$
0D#
0!7
105
0t6
0-7
0|3
0~3
077
0:7
0x'
0N)
0J/
0v-
0C#
0F$
0$5
0/7
0u6
165
0f6
0"7
19:
0M)
0w'
0w-
0K/
0E$
0B#
0l4
0n4
0r4
0g6
075
1&6
0v6
0v'
0L)
0x-
0L/
0A#
0D$
0^4
0f4
1'6
0R6
085
0h6
0u'
0K)
0y-
0M/
0@#
0C$
0U4
0i6
0^6
0S6
1(6
0E6
0t'
0J)
0z-
0N/
0?#
0B$
0F6
1)6
0:6
0T6
14:
0E4
0H4
0M4
0s'
0I)
0O/
0{-
0>#
0A$
0v5
0V6
0;6
1*6
01:
0G6
15:
0H)
0r'
0|-
0P/
0@$
0=#
0g5
0n5
0I6
02:
0+6
1y9
0<6
0q'
0G)
0}-
0Q/
0<#
0?$
0a5
0=6
0z9
1G=
0-6
0(:
0p'
0F)
0~-
0R/
0;#
0>$
0Q0
0*:
0.6
0{9
0o'
0E)
0!.
0S/
0:#
0=$
0|9
0/6
026
0n'
0D)
0T/
0".
09#
0<$
0>5
0@5
0}9
0C)
0m'
0U/
0;$
08#
0B)
0:$
#700000
0"
0'%
0v/
0y*
0w/
#750000
1"
1'%
1v/
1y*
1w/
0J<
1H<
17<
09<
0:<
08<
0F<
1n:
1l:
0z/
1g:
1i:
0q:
0Z0
0\0
1a0
0b:
1r:
1s:
0]0
0[0
1b:
0r:
1j:
0n:
06.
04.
05.
17.
1c0
0s:
121
1:1
1A1
1Z1
1n1
1)2
112
1A2
1Q2
1c2
1j2
1x2
1$3
143
1G3
1T3
1c3
1(4
104
1G4
1i4
1v4
1(5
145
1L5
1T5
1_5
1m5
1!6
1u9
0^0
0/1
091
0@1
0M1
1U1
0Y1
0l1
0(2
002
0?2
0O2
0`2
0i2
0w2
0#3
013
0F3
0Q3
0b3
0'4
0.4
0D4
0h4
0u4
0&5
035
0J5
0S5
0]5
0l5
0~5
0t9
0](
0_(
0^(
1\(
06#
05#
04#
13#
0u9
0!6
0m5
0_5
0T5
0L5
045
0(5
0v4
0i4
0G4
004
0(4
0c3
0T3
0G3
043
0$3
0x2
0j2
0c2
0Q2
0A2
012
0)2
0n1
0Z1
0N1
0A1
0:1
021
0`0
1k0
0l0
0O1
1[1
1\1
0l9
0]1
1\9
0]9
1m0
0P1
1l0
0m0
1P1
0Q1
1$:
1^9
0^1
1N9
0n9
1]1
0\9
1U.
0V.
0T.
1Q*
0P*
1O*
1L*
0K*
1J*
0^9
1^1
0N9
0a9
1O9
0_1
1?9
1R9
13;
0\1
1l9
1Q1
0$:
1~(
0}(
0!)
1T.
1a-
1c-
0b-
0Q*
0O*
1N*
0L*
0J*
1I*
0w#
1v#
0u#
03;
1\1
0l9
1n9
0]1
1\9
1d0
1E1
1J1
1@9
1`1
0h3
1C9
07:
0S1
0f9
0O9
1_1
0?9
0R9
18:
1!)
1.(
1,(
0-(
0c-
07/
1d-
18/
16/
0a-
1P*
0N*
1M*
1K*
0I*
1H*
1w#
1W#
0V#
1U#
1::
0E1
0J1
0@9
0`1
1h3
0C9
17:
0i3
1"9
1a1
199
1^9
0^1
1N9
1a9
08:
0n9
1]1
0\9
0d0
0,(
0`)
1+(
1_)
1a)
0.(
06/
1b-
1e-
19/
0d-
08/
0P*
1O*
0M*
0K*
1J*
0H*
0W#
0U#
1T#
1Y$
0X$
1W$
0^9
1^1
0N9
0a9
0::
1S1
1f9
1O9
0_1
1?9
1R9
1z0
1!1
1.9
07:
1#9
0j3
1u8
1i3
0"9
0a1
099
1;:
0a)
1-(
1*(
1^)
0+(
0_)
0e-
09/
1f-
1:/
1c-
17/
0b-
0O*
1N*
0J*
1I*
0Y$
0W$
1V$
1V#
0T#
1S#
1<:
0z0
0!1
0.9
0#9
1j3
0u8
1v8
0k3
1i8
1$9
1*1
1E1
1J1
1@9
1`1
0h3
1C9
0;:
0S1
0f9
0O9
1_1
0?9
0R9
0*(
0^)
1)(
1])
1,(
1`)
0-(
0c-
07/
1d-
18/
1;/
1g-
0f-
0:/
0N*
1M*
0I*
1H*
0V#
1U#
0S#
1R#
1X$
0V$
1U$
0E1
0J1
0@9
0`1
1h3
0C9
17:
0<:
0i3
1"9
1a1
199
1[3
1&9
1k8
0l3
1]8
1w8
06:
0v8
1k3
0i8
0$9
0*1
1=:
0,(
0`)
1+(
1_)
1\)
1((
0)(
0])
0;/
0g-
1h-
1</
1e-
19/
0d-
08/
0M*
0H*
0U#
1T#
0R#
1Q#
0X$
1W$
0U$
1T$
1h:
0l:
0[3
0&9
0k8
1l3
0]8
0w8
1J3
1M3
1O3
1R3
1x8
1^8
0m3
1Q8
1l8
1z0
1!1
1.9
07:
1#9
0j3
1u8
0=:
18:
1i3
0"9
0a1
099
0\)
0((
1'(
1[)
1*(
1^)
0+(
0_)
0e-
09/
1f-
1:/
1i-
1=/
0h-
0</
0W$
1V$
0T$
1S$
0T#
1S#
0Q#
1P#
0z0
0!1
0.9
17:
0#9
1j3
0u8
0h:
1l:
1v8
0k3
1i8
1$9
08:
1*1
1;3
1B3
1m8
1R8
0o3
1@8
1_8
0J3
0M3
0O3
0R3
0x8
0^8
1m3
0Q8
0l8
0*(
0^)
1)(
1])
1&(
1Z)
0'(
0[)
1..
0i-
0=/
1j-
1>/
1;/
1g-
0f-
0:/
0S#
1R#
0P#
1O#
0V$
1U$
0S$
1R$
0;3
0B3
0m8
0R8
1o3
0@8
0_8
1+3
1a8
1B8
0p3
118
1S8
1[3
1&9
1k8
0l3
1]8
1w8
0v8
1k3
0i8
0$9
18:
0*1
1:(
0&(
0Z)
1%(
1Y)
1\)
1((
0)(
0])
0;/
0g-
0..
1h-
1</
1k-
1?/
0j-
0>/
1*
0R#
1Q#
0O#
1N#
0U$
1T$
0R$
1Q$
1::
0[3
0&9
0k8
1l3
0]8
0w8
1J3
1M3
1O3
1R3
1x8
1^8
0m3
1Q8
1l8
1%3
1'3
128
0q3
1#8
1C8
07:
0+3
0a8
0B8
1p3
018
0S8
0\)
0((
0:(
1'(
1[)
1$(
1X)
0%(
0Y)
0k-
0?/
1l-
1@/
1i-
1=/
0h-
0</
0T$
1S$
0Q$
1P$
0Q#
1P#
0N#
1M#
0*
0%3
0'3
028
1q3
0#8
0C8
08:
1D8
1$8
0r3
1v7
138
1;3
1B3
1m8
1R8
0o3
1@8
1_8
0J3
0M3
0O3
0R3
0x8
0^8
1m3
0Q8
0l8
0$(
0X)
1#(
1W)
1&(
1Z)
0'(
0[)
0i-
0=/
1j-
1>/
1m-
1A/
0l-
0@/
0P#
1O#
0M#
1L#
0S$
1R$
0P$
1O$
0;3
0B3
0m8
0R8
1o3
0@8
0_8
1+3
1a8
1B8
0p3
118
1S8
1f2
1k2
148
198
1w7
0s3
1l7
1%8
0::
0D8
0$8
1r3
0v7
038
17:
0&(
0Z)
1%(
1Y)
1"(
1V)
0#(
0W)
0m-
0A/
1n-
1B/
1k-
1?/
0j-
0>/
0O#
1N#
0L#
1K#
0R$
1Q$
0O$
1N$
0f2
0k2
048
098
0w7
1s3
0l7
0%8
18:
1]2
1'8
1m7
0t3
1_7
1x7
05:
1%3
1'3
128
0q3
1#8
1C8
07:
0+3
0a8
0B8
1p3
018
0S8
16:
0"(
0V)
1!(
1U)
1$(
1X)
0%(
0Y)
0k-
0?/
1l-
1@/
1o-
1C/
0n-
0B/
0N#
1M#
0K#
1J#
0Q$
1P$
0N$
1M$
0%3
0'3
028
1q3
0#8
0C8
08:
1D8
1$8
0r3
1v7
138
1J2
1T2
1y7
1`7
0u3
1T7
1n7
09:
1::
0]2
0'8
0m7
1t3
0_7
0x7
15:
0$(
0X)
1#(
1W)
1~'
1T)
0!(
0U)
0o-
0C/
1p-
1D/
1m-
1A/
0l-
0@/
0M#
1L#
0J#
1I#
0P$
1O$
0M$
1L$
0J2
0T2
0y7
0`7
1u3
0T7
0n7
19:
1;:
1D2
1U7
1v3
054
1a7
03:
1f2
1k2
148
198
1w7
0s3
1l7
1%8
0::
0D8
0$8
1r3
0v7
038
17:
0~'
0T)
1}'
1S)
1"(
1V)
0#(
0W)
0m-
0A/
1n-
1B/
1q-
1E/
0p-
0D/
0L#
1K#
0I#
1H#
0O$
1N$
0L$
1K$
0f2
0k2
048
098
0w7
1s3
0l7
0%8
18:
0;:
1]2
1'8
1m7
0t3
1_7
1x7
05:
1.2
132
1c7
0<4
1B7
1w3
1V7
1<:
0D2
0U7
0v3
154
0a7
0"(
0V)
1!(
1U)
1|'
1R)
0}'
0S)
0q-
0E/
1r-
1F/
1o-
1C/
0n-
0B/
0K#
1J#
0H#
1G#
0N$
1M$
0K$
1J$
0.2
032
0c7
1<4
0B7
0w3
0V7
1=:
1y1
1{1
1K7
1C7
1=4
0-5
1J2
1T2
1y7
1`7
0u3
1T7
1n7
09:
0<:
1::
0]2
0'8
0m7
1t3
0_7
0x7
0|'
0R)
1{'
1Q)
1~'
1T)
0!(
0U)
0o-
0C/
1p-
1D/
1s-
1G/
0r-
0F/
0J#
1I#
0G#
1F#
0M$
1L$
0J$
1I$
0J2
0T2
0y7
0`7
1u3
0T7
0n7
19:
1;:
0=:
0::
1D2
1U7
1v3
054
1a7
0.5
1+7
1>4
1D7
1h:
0l:
0y1
0{1
0K7
0C7
0=4
1-5
0~'
0T)
1}'
1S)
1z'
1P)
0{'
0Q)
0s-
0G/
1H/
1t-
1q-
1E/
0p-
0D/
0I#
1H#
0F#
1E#
0L$
1K$
0I$
1H$
1.5
0+7
0>4
0D7
1,4
174
167
09:
1,7
0/5
1~6
1.2
132
1c7
0<4
1B7
1w3
1V7
0;:
0h:
1l:
1::
0D2
0U7
0v3
154
0a7
0z'
0P)
1O)
1y'
1|'
1R)
0}'
0S)
0q-
0E/
1r-
1F/
1u-
1I/
1..
0H/
0t-
0H#
1G#
0E#
1D#
0K$
1J$
0H$
1G$
0.2
032
0c7
1<4
0B7
0w3
0V7
1;:
1y1
1{1
1K7
1C7
1=4
0-5
1!7
005
1t6
1-7
0::
1|3
1~3
177
1:7
0,4
074
067
0,7
1/5
0~6
0|'
0R)
1{'
1Q)
1x'
1N)
1:(
0O)
0y'
0u-
0I/
1J/
1v-
1s-
1G/
0..
0r-
0F/
0G#
1F#
0D#
1C#
0J$
1I$
0G$
1F$
1*
0!7
105
0t6
0-7
0|3
0~3
077
0:7
0;:
1$5
1/7
1u6
065
1f6
1"7
0.5
1+7
1>4
1D7
0y1
0{1
0K7
0C7
0=4
1-5
0x'
0N)
1M)
1w'
1z'
1P)
0:(
0{'
0Q)
0s-
0G/
1H/
1t-
1w-
1K/
0J/
0v-
0F#
1E#
0C#
1B#
0I$
1H$
0F$
1E$
0*
1.5
0+7
0>4
0D7
13:
1,4
174
167
1,7
0/5
1~6
1l4
1n4
1r4
1g6
175
0&6
1v6
04:
0$5
0/7
0u6
165
0f6
0"7
0z'
0P)
1O)
1y'
1v'
1L)
0M)
0w'
0w-
0K/
1x-
1L/
1u-
1I/
0H/
0t-
0E#
1D#
0B#
1A#
0H$
1G$
0E$
1D$
0l4
0n4
0r4
0g6
075
1&6
0v6
1^4
1f4
0'6
1R6
185
1h6
1!7
005
1t6
1-7
1|3
1~3
177
1:7
0,4
074
067
0,7
1/5
0~6
0v'
0L)
1u'
1K)
1x'
1N)
0O)
0y'
0u-
0I/
1J/
1v-
1y-
1M/
0x-
0L/
0D#
1C#
0A#
1@#
0G$
1F$
0D$
1C$
0!7
105
0t6
0-7
0|3
0~3
077
0:7
1$5
1/7
1u6
065
1f6
1"7
1U4
1i6
1^6
1S6
0(6
1E6
0^4
0f4
1'6
0R6
085
0h6
0x'
0N)
1M)
1w'
1t'
1J)
0u'
0K)
0y-
0M/
1z-
1N/
1w-
1K/
0J/
0v-
0C#
1B#
0@#
1?#
0F$
1E$
0C$
1B$
0U4
0i6
0^6
0S6
1(6
0E6
1F6
0)6
1:6
1T6
1E4
1H4
1M4
1l4
1n4
1r4
1g6
175
0&6
1v6
0$5
0/7
0u6
165
0f6
0"7
19:
0t'
0J)
1s'
1I)
1v'
1L)
0M)
0w'
0w-
0K/
1x-
1L/
1O/
1{-
0z-
0N/
0B#
1A#
0?#
1>#
0E$
1D$
0B$
1A$
1::
0l4
0n4
0r4
0g6
075
1&6
0v6
1^4
1f4
0'6
1R6
185
1h6
1v5
1V6
1;6
0*6
11:
1G6
0F6
1)6
0:6
0T6
0E4
0H4
0M4
0v'
0L)
1u'
1K)
1H)
1r'
0s'
0I)
0O/
0{-
1|-
1P/
1y-
1M/
0x-
0L/
0A#
1@#
0>#
1=#
0D$
1C$
0A$
1@$
0v5
0V6
0;6
1*6
01:
0G6
1g5
1n5
1I6
12:
1+6
0y9
1<6
1U4
1i6
1^6
1S6
0(6
1E6
0^4
0f4
1'6
0R6
085
0h6
0H)
0r'
1q'
1G)
1t'
1J)
0u'
0K)
0y-
0M/
1z-
1N/
1}-
1Q/
0|-
0P/
0C$
1B$
0@$
1?$
0@#
1?#
0=#
1<#
0U4
0i6
0^6
0S6
1(6
0E6
1F6
0)6
1:6
1T6
1E4
1H4
1M4
1a5
1=6
1z9
0G=
1-6
1(:
0g5
0n5
0I6
02:
0+6
1y9
0<6
1;:
0t'
0J)
1s'
1I)
1p'
1F)
0q'
0G)
0}-
0Q/
1~-
1R/
1O/
1{-
0z-
0N/
0?#
1>#
0<#
1;#
0B$
1A$
0?$
1>$
0a5
0=6
0z9
1G=
0-6
0(:
1Q0
1*:
1.6
1{9
1v5
1V6
1;6
0*6
11:
1G6
0F6
1)6
0:6
0T6
14:
0E4
0H4
0M4
0p'
0F)
1o'
1E)
1H)
1r'
0s'
0I)
0O/
0{-
1|-
1P/
1!.
1S/
0~-
0R/
0>#
1=#
0;#
1:#
0A$
1@$
0>$
1=$
0v5
0V6
0;6
1*6
01:
0G6
15:
1g5
1n5
1I6
12:
1+6
0y9
1<6
0;:
1|9
1/6
126
0Q0
0*:
0.6
0{9
0H)
0r'
1q'
1G)
1n'
1D)
0o'
0E)
0!.
0S/
1T/
1".
1}-
1Q/
0|-
0P/
0@$
1?$
0=$
1<$
0=#
1<#
0:#
19#
0|9
0/6
026
1>5
1@5
1}9
1a5
1=6
1z9
0G=
1-6
1(:
0g5
0n5
0I6
02:
0+6
1y9
0<6
1;:
0n'
0D)
1C)
1m'
1p'
1F)
0q'
0G)
0}-
0Q/
1~-
1R/
1U/
0T/
0".
0<#
1;#
09#
18#
0?$
1>$
0<$
1;$
0a5
0=6
0z9
1G=
0-6
0(:
1<:
1Q0
1*:
1.6
1{9
0>5
0@5
0}9
0p'
0F)
1o'
1E)
1B)
0C)
0m'
0U/
1!.
1S/
0~-
0R/
0;#
1:#
08#
0>$
1=$
0;$
1:$
1|9
1/6
126
0Q0
0*:
0.6
0{9
0B)
1n'
1D)
0o'
0E)
0!.
0S/
1T/
1".
0=$
1<$
0:$
0:#
19#
0|9
1=:
0/6
026
1>5
1@5
1}9
0n'
0D)
1C)
1m'
1U/
0T/
0".
09#
18#
0<$
1;$
1h:
0l:
0>5
0@5
0}9
1B)
0C)
0m'
0U/
0;$
1:$
08#
0B)
1..
0:$
1:(
1*
#800000
0"
0'%
0v/
0y*
0w/
#850000
1"
1'%
1v/
1y*
1w/
19<
1y/
0~/
1%0
0g:
0i:
1m:
0';
0(;
1n:
0j:
1&0
1!0
0h:
15.
1>:
0b:
1b0
0c0
1p:
0.0
1;0
1<0
0j9
1k:
0/;
1^(
0G*
0F*
15#
1m0
1r0
10;
0t;
1l:
0k9
0o0
0::
0k0
0[1
0d:
1$.
0%.
0l0
0;:
0p0
1q0
1$:
13(
02(
1).
0/.
02.
1Q*
1L*
1/
0.
0=:
13;
0v;
0<:
0m0
0P1
15(
0;(
0?(
0U.
0u.
0t.
1a-
1&
0!
0{$
0$:
0r0
0Q1
0\1
0]1
0^1
0_1
1`1
0h3
0i3
0j3
0k3
0l3
0m3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
1v3
054
0<4
1=4
0-5
0.5
0/5
005
065
175
0&6
0'6
0(6
0)6
0*6
1+6
1:6
1E6
1R6
1f6
1t6
1~6
1+7
1B7
1T7
1_7
1l7
1v7
1#8
118
1@8
1Q8
1]8
1i8
1u8
1"9
1?9
1N9
1\9
1l9
0y9
1z9
11:
05;
1d0
1d:
1h:
0p:
0~(
0@)
0A)
1.(
16/
0T.
1H=
0Q*
0L*
0v#
09$
08$
1W#
12:
1{9
0z9
15;
1n9
1^9
1O9
1@9
1#9
1v8
1k8
1^8
1R8
1B8
128
1$8
1w7
1m7
1`7
1U7
1C7
1,7
1!7
1u6
1g6
1S6
1F6
1;6
1-6
0+6
01:
0:6
0E6
0R6
185
075
0f6
0t6
0~6
0+7
1>4
0=4
0B7
1w3
0v3
0T7
0_7
0l7
0v7
0#8
018
0@8
0Q8
0]8
0i8
0u8
0"9
1a1
0`1
0?9
0N9
0\9
0l9
03;
1a)
0!)
0a-
0..
0H=
1P*
1O*
1N*
1M*
1K*
1J*
1I*
1H*
1Y$
0w#
0d0
0n9
0^9
0O9
0@9
0a1
1.9
0#9
0v8
0k8
0^8
0R8
0B8
028
0$8
0w7
0m7
0`7
0U7
0w3
1K7
0C7
0>4
167
0,7
0!7
0u6
0g6
085
1^6
0S6
0F6
0;6
02:
0-6
1.6
1<6
1G6
1T6
1h6
1v6
04:
1"7
1-7
1D7
1V7
1a7
03:
1n7
09:
1x7
05:
1%8
138
1C8
1S8
1_8
1l8
1w8
06:
1$9
199
1C9
07:
1R9
1a9
08:
0{9
1|9
1(:
0.(
0:(
1~-
1".
1b-
1c-
1d-
1e-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
1q-
1r-
1t-
1v-
1w-
1x-
1y-
1{-
1|-
1}-
1!.
1z-
1u-
1s-
1f-
06/
0P*
0O*
0N*
0M*
0K*
0J*
0I*
0H*
0W#
0*
1`-
1Q0
1*:
1>5
1@5
1}9
0|9
1S1
1f9
1E1
1J1
1z0
1!1
1[3
1&9
1J3
1M3
1O3
1R3
1x8
1;3
1B3
1m8
1+3
1a8
1%3
1'3
1D8
1f2
1k2
148
198
1]2
1'8
1J2
1T2
1y7
1D2
1.2
132
1c7
1y1
1{1
1,4
174
1$5
1/7
1l4
1n4
1r4
1^4
1f4
1U4
1i6
1v5
1V6
1g5
1n5
1I6
1a5
1=6
1/6
126
0.6
0(:
0<6
0G6
0T6
1E4
1H4
1M4
0^6
0h6
0v6
14:
0"7
0-7
1|3
1~3
177
1:7
067
0D7
0K7
0V7
0a7
13:
0n7
19:
0x7
0%8
038
0C8
0S8
0_8
0l8
0w8
16:
0$9
1*1
0.9
099
0C9
17:
0R9
0a9
1o'
1m'
1-(
1,(
1+(
1*(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
1}'
1|'
1{'
1y'
1w'
1v'
1u'
1t'
1r'
1q'
1p'
1n'
1s'
1x'
1z'
1)(
0a)
0b-
0c-
0d-
0e-
0f-
1;/
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
1H/
0t-
0u-
1J/
0v-
0w-
0x-
0y-
0z-
1O/
0{-
0|-
0}-
0~-
0!.
1T/
1R/
1Q/
1P/
1N/
1M/
1L/
1K/
1I/
1G/
1F/
1E/
1D/
1C/
1B/
1A/
1@/
1?/
1>/
1=/
1</
1:/
19/
18/
17/
0".
1U/
1S/
1l'
1V#
1U#
1T#
1S#
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
1<#
1;#
1:#
19#
18#
0Y$
0`-
0S1
0f9
0E1
0J1
18:
0z0
0!1
0*1
0[3
0&9
0J3
0M3
0O3
0R3
0x8
0;3
0B3
0m8
0+3
0a8
0%3
0'3
0D8
0f2
0k2
048
098
0]2
0'8
0J2
0T2
0y7
0D2
0.2
032
0c7
0y1
0{1
0,4
074
0|3
0~3
077
0:7
0$5
0/7
0l4
0n4
0r4
15:
0^4
0f4
0U4
0i6
0E4
0H4
0M4
0v5
0V6
0g5
0n5
0I6
0a5
0=6
0Q0
0*:
0/6
026
0>5
0@5
0}9
0-(
0,(
0+(
0*(
0)(
1\)
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
1O)
0y'
0x'
1M)
0w'
0v'
0u'
0t'
0s'
1H)
0r'
0q'
0p'
0o'
0n'
1C)
1E)
1F)
1G)
1I)
1J)
1K)
1L)
1N)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1])
1^)
1_)
1`)
0m'
1B)
1D)
17#
0U/
0T/
0S/
0R/
0Q/
0P/
0O/
0N/
0M/
0L/
0K/
0J/
0I/
0H/
0G/
0F/
0E/
0D/
0C/
0B/
0A/
0@/
0?/
0>/
0=/
0</
0;/
0:/
09/
08/
07/
0l'
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
1X$
1W$
1V$
1U$
1T$
1S$
1R$
1Q$
1P$
1O$
1N$
1M$
1L$
1K$
1J$
1I$
1H$
1G$
1F$
1E$
1D$
1C$
1B$
1A$
1@$
1?$
1>$
1=$
1<$
1;$
1:$
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
07#
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
#900000
0"
0'%
0v/
0y*
0w/
#950000
1"
1'%
1v/
1y*
1w/
0H<
09<
1:<
1F<
0a0
1e:
1g:
1i:
0m:
0n:
1j:
1f:
14.
05.
0g:
1m:
1_(
0^(
16#
05#
1n:
#1000000
0"
0'%
0v/
0y*
0w/
#1050000
1"
1'%
1v/
1y*
1w/
19<
0y/
1z/
1~/
0%0
1'0
0e:
1g:
0i:
0m:
1o:
1p:
0j:
0f:
0(0
0&0
0!0
0h:
15.
000
0>:
1b:
0l:
0g:
1"0
1B0
0k:
1^(
15#
1F0
0*0
0A0
1E0
1o0
020
040
0q0
0$.
03(
0).
1+.
1*.
13.
0/
05(
17(
16(
1>(
0&
1$
1'
1z$
#1100000
0"
0'%
0v/
0y*
0w/
#1150000
1"
1'%
1v/
1y*
1w/
09<
0:<
18<
0n:
1a0
1l:
0z/
1n:
16.
04.
05.
1](
0_(
0^(
06#
05#
14#
#1200000
