#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x642fa75499a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x642fa751a640 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x642fa75537f0 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x642fa7553830 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x642fa7553870 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x642fa75538b0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x642fa75538f0 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x642fa7553930 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x642fa7553970 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x642fa75539b0 .param/l "R0" 0 3 89, C4<0000>;
P_0x642fa75539f0 .param/l "R1" 0 3 90, C4<0001>;
P_0x642fa7553a30 .param/l "R10" 0 3 99, C4<1010>;
P_0x642fa7553a70 .param/l "R11" 0 3 100, C4<1011>;
P_0x642fa7553ab0 .param/l "R12" 0 3 101, C4<1100>;
P_0x642fa7553af0 .param/l "R13" 0 3 102, C4<1101>;
P_0x642fa7553b30 .param/l "R14" 0 3 103, C4<1110>;
P_0x642fa7553b70 .param/l "R15" 0 3 104, C4<1111>;
P_0x642fa7553bb0 .param/l "R2" 0 3 91, C4<0010>;
P_0x642fa7553bf0 .param/l "R3" 0 3 92, C4<0011>;
P_0x642fa7553c30 .param/l "R4" 0 3 93, C4<0100>;
P_0x642fa7553c70 .param/l "R5" 0 3 94, C4<0101>;
P_0x642fa7553cb0 .param/l "R6" 0 3 95, C4<0110>;
P_0x642fa7553cf0 .param/l "R7" 0 3 96, C4<0111>;
P_0x642fa7553d30 .param/l "R8" 0 3 97, C4<1000>;
P_0x642fa7553d70 .param/l "R9" 0 3 98, C4<1001>;
enum0x642fa743ab80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x642fa743b4e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x642fa74710e0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x642fa74ebcd0 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x642fa74ed880 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x642fa74ef430 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x642fa74efcc0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x642fa74f0730 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x642fa75268d0 .scope module, "exception_handling_test_tb" "exception_handling_test_tb" 4 6;
 .timescale -9 -12;
P_0x642fa747a990 .param/l "MODE_ABORT" 1 4 13, C4<10111>;
P_0x642fa747a9d0 .param/l "MODE_FIQ" 1 4 10, C4<10001>;
P_0x642fa747aa10 .param/l "MODE_IRQ" 1 4 11, C4<10010>;
P_0x642fa747aa50 .param/l "MODE_SUPERVISOR" 1 4 12, C4<10011>;
P_0x642fa747aa90 .param/l "MODE_SYSTEM" 1 4 15, C4<11111>;
P_0x642fa747aad0 .param/l "MODE_UNDEFINED" 1 4 14, C4<11011>;
P_0x642fa747ab10 .param/l "MODE_USER" 1 4 9, C4<10000>;
P_0x642fa747ab50 .param/l "VECTOR_DATA_ABORT" 0 4 48, C4<00000000000000000000000000010000>;
P_0x642fa747ab90 .param/l "VECTOR_FIQ" 0 4 50, C4<00000000000000000000000000011100>;
P_0x642fa747abd0 .param/l "VECTOR_IRQ" 0 4 49, C4<00000000000000000000000000011000>;
P_0x642fa747ac10 .param/l "VECTOR_PREFETCH_ABORT" 0 4 47, C4<00000000000000000000000000001100>;
P_0x642fa747ac50 .param/l "VECTOR_RESET" 0 4 44, C4<00000000000000000000000000000000>;
P_0x642fa747ac90 .param/l "VECTOR_SWI" 0 4 46, C4<00000000000000000000000000001000>;
P_0x642fa747acd0 .param/l "VECTOR_UNDEFINED" 0 4 45, C4<00000000000000000000000000000100>;
v0x642fa7573a20_0 .var "clk", 0 0;
v0x642fa7573ae0_0 .var "cpsr", 31 0;
v0x642fa7573ba0_0 .var "current_mode", 4 0;
v0x642fa7573c60_0 .var "data_abort_exception", 0 0;
v0x642fa7573d20_0 .net "decode_alu_op", 3 0, L_0x642fa7576be0;  1 drivers
v0x642fa7573de0_0 .net "decode_condition", 3 0, L_0x642fa7511280;  1 drivers
v0x642fa7573e80_0 .net "decode_imm_en", 0 0, L_0x642fa75778a0;  1 drivers
v0x642fa7573f20_0 .net "decode_immediate", 11 0, L_0x642fa7503fd0;  1 drivers
v0x642fa7573fc0_0 .net "decode_instr_type", 3 0, v0x642fa7570be0_0;  1 drivers
v0x642fa7574060_0 .net "decode_is_memory", 0 0, L_0x642fa7579090;  1 drivers
v0x642fa7574130_0 .net "decode_mem_byte", 0 0, L_0x642fa7579910;  1 drivers
v0x642fa7574200_0 .net "decode_mem_load", 0 0, L_0x642fa7579740;  1 drivers
v0x642fa75742d0_0 .net "decode_mem_pre", 0 0, L_0x642fa7579a20;  1 drivers
v0x642fa75743a0_0 .net "decode_mem_up", 0 0, L_0x642fa7579c00;  1 drivers
v0x642fa7574470_0 .net "decode_mem_writeback", 0 0, L_0x642fa7579d10;  1 drivers
v0x642fa7574540_0 .net "decode_pc", 31 0, L_0x642fa757acb0;  1 drivers
v0x642fa7574610_0 .net "decode_rd", 3 0, L_0x642fa7511440;  1 drivers
v0x642fa75746e0_0 .net "decode_rm", 3 0, L_0x642fa750dd40;  1 drivers
v0x642fa75747b0_0 .net "decode_rn", 3 0, L_0x642fa750db80;  1 drivers
v0x642fa7574880_0 .net "decode_set_flags", 0 0, L_0x642fa7577b00;  1 drivers
v0x642fa7574950_0 .net "decode_valid", 0 0, L_0x642fa757ae70;  1 drivers
v0x642fa7574a20_0 .var "exception_mode", 4 0;
v0x642fa7574ac0_0 .var "exception_taken", 0 0;
v0x642fa7574b60_0 .var "exception_vector", 31 0;
v0x642fa7574c00_0 .var "fiq_exception", 0 0;
v0x642fa7574ca0_0 .var "flush", 0 0;
v0x642fa7574d70_0 .var "instr_valid", 0 0;
v0x642fa7574e40_0 .var "instruction", 31 0;
v0x642fa7574f10_0 .var "irq_exception", 0 0;
v0x642fa7574fb0_0 .var "pc_in", 31 0;
v0x642fa7575080_0 .var "prefetch_abort_exception", 0 0;
v0x642fa7575120_0 .var "reset_exception", 0 0;
v0x642fa75751c0_0 .var "rst_n", 0 0;
v0x642fa7575290_0 .var "saved_cpsr", 31 0;
v0x642fa7575330_0 .var "stall", 0 0;
v0x642fa7575400_0 .var "swi_exception", 0 0;
v0x642fa75754a0_0 .var "test_passed", 0 0;
v0x642fa7575540_0 .var/2s "tests_passed", 31 0;
v0x642fa7575600_0 .var/2s "tests_run", 31 0;
v0x642fa75756e0_0 .var "thumb_mode", 0 0;
v0x642fa75757b0_0 .var "undefined_exception", 0 0;
E_0x642fa7488f70 .event edge, v0x642fa7573ae0_0;
E_0x642fa7488930/0 .event edge, v0x642fa7575120_0, v0x642fa7573c60_0, v0x642fa7574c00_0, v0x642fa7574f10_0;
E_0x642fa7488930/1 .event edge, v0x642fa7575080_0, v0x642fa75757b0_0, v0x642fa7575400_0;
E_0x642fa7488930 .event/or E_0x642fa7488930/0, E_0x642fa7488930/1;
E_0x642fa75144b0 .event edge, v0x642fa75721c0_0, v0x642fa7570720_0, v0x642fa7570be0_0;
S_0x642fa7526ca0 .scope task, "test_exception_priorities" "test_exception_priorities" 4 310, 4 310 0, S_0x642fa75268d0;
 .timescale -9 -12;
TD_exception_handling_test_tb.test_exception_priorities ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575600_0, 0, 32;
    %vpi_call/w 4 313 "$display", "Testing: Exception Priority Handling" {0 0 0};
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x642fa7573ae0_0, 0, 32;
    %vpi_call/w 4 320 "$display", "  Exception Priority Order (highest to lowest):" {0 0 0};
    %vpi_call/w 4 321 "$display", "  1. Reset (0x%08x -> %s)", P_0x642fa747ac50, "Supervisor" {0 0 0};
    %vpi_call/w 4 322 "$display", "  2. Data Abort (0x%08x -> %s)", P_0x642fa747ab50, "Abort" {0 0 0};
    %vpi_call/w 4 323 "$display", "  3. FIQ (0x%08x -> %s)", P_0x642fa747ab90, "FIQ" {0 0 0};
    %vpi_call/w 4 324 "$display", "  4. IRQ (0x%08x -> %s)", P_0x642fa747abd0, "IRQ" {0 0 0};
    %vpi_call/w 4 325 "$display", "  5. Prefetch Abort (0x%08x -> %s)", P_0x642fa747ac10, "Abort" {0 0 0};
    %vpi_call/w 4 326 "$display", "  6. Undefined (0x%08x -> %s)", P_0x642fa747acd0, "Undefined" {0 0 0};
    %vpi_call/w 4 327 "$display", "  7. SWI (0x%08x -> %s)", P_0x642fa747ac90, "Supervisor" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575540_0, 0, 32;
    %vpi_call/w 4 330 "$display", "  \342\234\205 PASS (Priority order verified)" {0 0 0};
    %vpi_call/w 4 331 "$display", "\000" {0 0 0};
    %end;
S_0x642fa7527070 .scope task, "test_reset_exception" "test_reset_exception" 4 272, 4 272 0, S_0x642fa75268d0;
 .timescale -9 -12;
E_0x642fa7521d60 .event posedge, v0x642fa756fea0_0;
TD_exception_handling_test_tb.test_reset_exception ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575600_0, 0, 32;
    %vpi_call/w 4 275 "$display", "Testing: Reset Exception" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa75751c0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %wait E_0x642fa7521d60;
    %wait E_0x642fa7521d60;
    %vpi_call/w 4 284 "$display", "  Reset asserted, exception_taken=%b", v0x642fa7574ac0_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "  Exception vector: 0x%08x, mode: %d", v0x642fa7574b60_0, v0x642fa7574a20_0 {0 0 0};
    %load/vec4 v0x642fa7575120_0;
    %load/vec4 v0x642fa7574ac0_0;
    %and;
    %load/vec4 v0x642fa7574b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x642fa7574a20_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642fa75754a0_0, 0, 1;
    %load/vec4 v0x642fa75754a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575540_0, 0, 32;
    %vpi_call/w 4 293 "$display", "  \342\234\205 PASS" {0 0 0};
    %vpi_call/w 4 294 "$display", "  Reset exception properly detected" {0 0 0};
    %vpi_call/w 4 295 "$display", "  CPU will jump to reset vector: 0x%08x", P_0x642fa747ac50 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 4 297 "$display", "  \342\235\214 FAIL" {0 0 0};
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa75751c0_0, 0, 1;
    %wait E_0x642fa7521d60;
    %wait E_0x642fa7521d60;
    %vpi_call/w 4 305 "$display", "  Reset released, normal operation resumed" {0 0 0};
    %vpi_call/w 4 306 "$display", "\000" {0 0 0};
    %end;
S_0x642fa752aa10 .scope task, "test_swi_instruction" "test_swi_instruction" 4 199, 4 199 0, S_0x642fa75268d0;
 .timescale -9 -12;
v0x642fa75113a0_0 .var "expected_comment", 23 0;
v0x642fa7511560_0 .var "instr", 31 0;
v0x642fa750dca0_0 .var/str "name";
TD_exception_handling_test_tb.test_swi_instruction ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575600_0, 0, 32;
    %vpi_call/w 4 202 "$display", "Testing: %s", v0x642fa750dca0_0 {0 0 0};
    %vpi_call/w 4 203 "$display", "  Instruction: 0x%08x", v0x642fa7511560_0 {0 0 0};
    %vpi_call/w 4 204 "$display", "  Expected SWI comment: 0x%06x", v0x642fa75113a0_0 {0 0 0};
    %load/vec4 v0x642fa7511560_0;
    %store/vec4 v0x642fa7574e40_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x642fa7573ae0_0, 0, 32;
    %wait E_0x642fa7521d60;
    %wait E_0x642fa7521d60;
    %vpi_call/w 4 213 "$display", "  Decode: type=%d, swi_exception=%b", v0x642fa7573fc0_0, v0x642fa7575400_0 {0 0 0};
    %vpi_call/w 4 214 "$display", "  Exception vector: 0x%08x, mode: %d", v0x642fa7574b60_0, v0x642fa7574a20_0 {0 0 0};
    %load/vec4 v0x642fa7573fc0_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642fa7575400_0;
    %and;
    %load/vec4 v0x642fa7574b60_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x642fa7574a20_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642fa75754a0_0, 0, 1;
    %load/vec4 v0x642fa75754a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575540_0, 0, 32;
    %vpi_call/w 4 222 "$display", "  \342\234\205 PASS" {0 0 0};
    %load/vec4 v0x642fa7573ae0_0;
    %store/vec4 v0x642fa7575290_0, 0, 32;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x642fa7573ae0_0, 0, 32;
    %vpi_call/w 4 227 "$display", "  Exception entry: User -> Supervisor mode" {0 0 0};
    %vpi_call/w 4 228 "$display", "  Saved CPSR: 0x%08x, New CPSR: 0x%08x", v0x642fa7575290_0, v0x642fa7573ae0_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 4 230 "$display", "  \342\235\214 FAIL" {0 0 0};
T_2.3 ;
    %vpi_call/w 4 232 "$display", "\000" {0 0 0};
    %end;
S_0x642fa752ae40 .scope task, "test_undefined_instruction" "test_undefined_instruction" 4 236, 4 236 0, S_0x642fa75268d0;
 .timescale -9 -12;
v0x642fa750de60_0 .var "instr", 31 0;
v0x642fa7509470_0 .var/str "name";
TD_exception_handling_test_tb.test_undefined_instruction ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575600_0, 0, 32;
    %vpi_call/w 4 239 "$display", "Testing: %s", v0x642fa7509470_0 {0 0 0};
    %vpi_call/w 4 240 "$display", "  Instruction: 0x%08x", v0x642fa750de60_0 {0 0 0};
    %load/vec4 v0x642fa750de60_0;
    %store/vec4 v0x642fa7574e40_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x642fa7573ae0_0, 0, 32;
    %wait E_0x642fa7521d60;
    %wait E_0x642fa7521d60;
    %vpi_call/w 4 249 "$display", "  Decode: type=%d, undefined_exception=%b", v0x642fa7573fc0_0, v0x642fa75757b0_0 {0 0 0};
    %vpi_call/w 4 250 "$display", "  Exception vector: 0x%08x, mode: %d", v0x642fa7574b60_0, v0x642fa7574a20_0 {0 0 0};
    %load/vec4 v0x642fa7573fc0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642fa75757b0_0;
    %and;
    %load/vec4 v0x642fa7574b60_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x642fa7574a20_0;
    %pushi/vec4 27, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642fa75754a0_0, 0, 1;
    %load/vec4 v0x642fa75754a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575540_0, 0, 32;
    %vpi_call/w 4 258 "$display", "  \342\234\205 PASS" {0 0 0};
    %load/vec4 v0x642fa7573ae0_0;
    %store/vec4 v0x642fa7575290_0, 0, 32;
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0x642fa7573ae0_0, 0, 32;
    %vpi_call/w 4 263 "$display", "  Exception entry: User -> Undefined mode" {0 0 0};
    %vpi_call/w 4 264 "$display", "  Saved CPSR: 0x%08x, New CPSR: 0x%08x", v0x642fa7575290_0, v0x642fa7573ae0_0 {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 4 266 "$display", "  \342\235\214 FAIL" {0 0 0};
T_3.5 ;
    %vpi_call/w 4 268 "$display", "\000" {0 0 0};
    %end;
S_0x642fa7519980 .scope module, "u_decode" "arm7tdmi_decode" 4 79, 5 3 0, S_0x642fa75268d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "instr_valid";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 4 "condition";
    .port_info 7 /OUTPUT 4 "instr_type";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 4 "rd";
    .port_info 10 /OUTPUT 4 "rn";
    .port_info 11 /OUTPUT 4 "rm";
    .port_info 12 /OUTPUT 12 "immediate";
    .port_info 13 /OUTPUT 1 "imm_en";
    .port_info 14 /OUTPUT 1 "set_flags";
    .port_info 15 /OUTPUT 2 "shift_type";
    .port_info 16 /OUTPUT 5 "shift_amount";
    .port_info 17 /OUTPUT 1 "shift_reg";
    .port_info 18 /OUTPUT 4 "shift_rs";
    .port_info 19 /OUTPUT 1 "is_branch";
    .port_info 20 /OUTPUT 24 "branch_offset";
    .port_info 21 /OUTPUT 1 "branch_link";
    .port_info 22 /OUTPUT 1 "is_memory";
    .port_info 23 /OUTPUT 1 "mem_load";
    .port_info 24 /OUTPUT 1 "mem_byte";
    .port_info 25 /OUTPUT 1 "mem_pre";
    .port_info 26 /OUTPUT 1 "mem_up";
    .port_info 27 /OUTPUT 1 "mem_writeback";
    .port_info 28 /OUTPUT 1 "psr_to_reg";
    .port_info 29 /OUTPUT 1 "psr_spsr";
    .port_info 30 /OUTPUT 1 "psr_immediate";
    .port_info 31 /OUTPUT 3 "cp_op";
    .port_info 32 /OUTPUT 4 "cp_num";
    .port_info 33 /OUTPUT 4 "cp_rd";
    .port_info 34 /OUTPUT 4 "cp_rn";
    .port_info 35 /OUTPUT 3 "cp_opcode1";
    .port_info 36 /OUTPUT 3 "cp_opcode2";
    .port_info 37 /OUTPUT 1 "cp_load";
    .port_info 38 /OUTPUT 5 "thumb_instr_type";
    .port_info 39 /OUTPUT 3 "thumb_rd";
    .port_info 40 /OUTPUT 3 "thumb_rs";
    .port_info 41 /OUTPUT 3 "thumb_rn";
    .port_info 42 /OUTPUT 8 "thumb_imm8";
    .port_info 43 /OUTPUT 5 "thumb_imm5";
    .port_info 44 /OUTPUT 11 "thumb_offset11";
    .port_info 45 /OUTPUT 8 "thumb_offset8";
    .port_info 46 /OUTPUT 32 "pc_out";
    .port_info 47 /OUTPUT 1 "decode_valid";
    .port_info 48 /INPUT 1 "stall";
    .port_info 49 /INPUT 1 "flush";
L_0x642fa7511280 .functor BUFZ 4, L_0x642fa7575850, C4<0000>, C4<0000>, C4<0000>;
L_0x642fa7511440 .functor BUFZ 4, L_0x642fa7575d70, C4<0000>, C4<0000>, C4<0000>;
L_0x642fa750db80 .functor BUFZ 4, L_0x642fa7575c60, C4<0000>, C4<0000>, C4<0000>;
L_0x642fa750dd40 .functor BUFZ 4, L_0x642fa7575e10, C4<0000>, C4<0000>, C4<0000>;
L_0x642fa7503fd0 .functor BUFZ 12, L_0x642fa7575f30, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x642fa7509530 .functor AND 1, L_0x642fa75759c0, L_0x642fa7576f50, C4<1>, C4<1>;
L_0x642fa750b660 .functor AND 1, L_0x642fa7576b40, L_0x642fa75771d0, C4<1>, C4<1>;
L_0x642fa7577420 .functor OR 1, L_0x642fa7509530, L_0x642fa750b660, C4<0>, C4<0>;
L_0x642fa7577790 .functor AND 1, L_0x642fa7577580, L_0x642fa7577620, C4<1>, C4<1>;
L_0x642fa75778a0 .functor OR 1, L_0x642fa7577420, L_0x642fa7577790, C4<0>, C4<0>;
L_0x642fa7577b00 .functor AND 1, L_0x642fa7575b90, L_0x642fa7577a60, C4<1>, C4<1>;
L_0x642fa7577c60 .functor BUFZ 2, L_0x642fa7576000, C4<00>, C4<00>, C4<00>;
L_0x642fa7578050 .functor AND 1, L_0x642fa7577d90, L_0x642fa7577f60, C4<1>, C4<1>;
L_0x642fa75782f0 .functor AND 1, L_0x642fa7578050, L_0x642fa7578160, C4<1>, C4<1>;
L_0x7f82d20d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x642fa7577d20 .functor XNOR 1, L_0x642fa7578480, L_0x7f82d20d0180, C4<0>, C4<0>;
L_0x642fa75785c0 .functor AND 1, L_0x642fa75782f0, L_0x642fa7577d20, C4<1>, C4<1>;
L_0x642fa7578c90 .functor BUFZ 24, L_0x642fa7576340, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x642fa7578d50 .functor AND 1, L_0x642fa7576200, L_0x642fa7578a90, C4<1>, C4<1>;
L_0x642fa75791b0 .functor OR 1, L_0x642fa7578f00, L_0x642fa7578fa0, C4<0>, C4<0>;
L_0x642fa75793b0 .functor OR 1, L_0x642fa75791b0, L_0x642fa75792c0, C4<0>, C4<0>;
L_0x642fa7579090 .functor OR 1, L_0x642fa75793b0, L_0x642fa7578e60, C4<0>, C4<0>;
L_0x642fa7579740 .functor BUFZ 1, L_0x642fa7576a70, C4<0>, C4<0>, C4<0>;
L_0x642fa7579910 .functor BUFZ 1, L_0x642fa7576840, C4<0>, C4<0>, C4<0>;
L_0x642fa7579a20 .functor BUFZ 1, L_0x642fa7576410, C4<0>, C4<0>, C4<0>;
L_0x642fa7579c00 .functor BUFZ 1, L_0x642fa7576560, C4<0>, C4<0>, C4<0>;
L_0x642fa7579d10 .functor BUFZ 1, L_0x642fa75769a0, C4<0>, C4<0>, C4<0>;
L_0x642fa757a2c0 .functor AND 1, L_0x642fa7579f00, L_0x642fa757a1d0, C4<1>, C4<1>;
L_0x642fa757a6b0 .functor AND 1, L_0x642fa757a3d0, L_0x642fa757a610, C4<1>, C4<1>;
L_0x642fa757aba0 .functor AND 1, L_0x642fa757a8b0, L_0x642fa757ab00, C4<1>, C4<1>;
L_0x642fa757acb0 .functor BUFZ 32, v0x642fa7571960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x642fa757ae70 .functor BUFZ 1, v0x642fa7573260_0, C4<0>, C4<0>, C4<0>;
L_0x7f82d20d01c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x642fa7509650_0 .net/2u *"_ivl_104", 4 0, L_0x7f82d20d01c8;  1 drivers
L_0x7f82d20d0210 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x642fa750b7c0_0 .net/2u *"_ivl_108", 3 0, L_0x7f82d20d0210;  1 drivers
L_0x7f82d20d0258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x642fa756d7b0_0 .net/2u *"_ivl_116", 3 0, L_0x7f82d20d0258;  1 drivers
v0x642fa756d870_0 .net *"_ivl_118", 0 0, L_0x642fa7578f00;  1 drivers
L_0x7f82d20d02a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x642fa756d930_0 .net/2u *"_ivl_120", 3 0, L_0x7f82d20d02a0;  1 drivers
v0x642fa756da60_0 .net *"_ivl_122", 0 0, L_0x642fa7578fa0;  1 drivers
v0x642fa756db20_0 .net *"_ivl_125", 0 0, L_0x642fa75791b0;  1 drivers
L_0x7f82d20d02e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x642fa756dbe0_0 .net/2u *"_ivl_126", 3 0, L_0x7f82d20d02e8;  1 drivers
v0x642fa756dcc0_0 .net *"_ivl_128", 0 0, L_0x642fa75792c0;  1 drivers
v0x642fa756dd80_0 .net *"_ivl_131", 0 0, L_0x642fa75793b0;  1 drivers
L_0x7f82d20d0330 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x642fa756de40_0 .net/2u *"_ivl_132", 3 0, L_0x7f82d20d0330;  1 drivers
v0x642fa756df20_0 .net *"_ivl_134", 0 0, L_0x642fa7578e60;  1 drivers
L_0x7f82d20d0378 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x642fa756dfe0_0 .net/2u *"_ivl_148", 3 0, L_0x7f82d20d0378;  1 drivers
v0x642fa756e0c0_0 .net *"_ivl_150", 0 0, L_0x642fa7579f00;  1 drivers
v0x642fa756e180_0 .net *"_ivl_153", 0 0, L_0x642fa7579ff0;  1 drivers
v0x642fa756e260_0 .net *"_ivl_155", 0 0, L_0x642fa757a1d0;  1 drivers
L_0x7f82d20d03c0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x642fa756e320_0 .net/2u *"_ivl_158", 3 0, L_0x7f82d20d03c0;  1 drivers
v0x642fa756e400_0 .net *"_ivl_160", 0 0, L_0x642fa757a3d0;  1 drivers
v0x642fa756e4c0_0 .net *"_ivl_163", 0 0, L_0x642fa757a610;  1 drivers
L_0x7f82d20d0408 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x642fa756e5a0_0 .net/2u *"_ivl_166", 3 0, L_0x7f82d20d0408;  1 drivers
v0x642fa756e680_0 .net *"_ivl_168", 0 0, L_0x642fa757a8b0;  1 drivers
v0x642fa756e740_0 .net *"_ivl_171", 0 0, L_0x642fa757ab00;  1 drivers
L_0x7f82d20d0018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x642fa756e820_0 .net/2u *"_ivl_48", 3 0, L_0x7f82d20d0018;  1 drivers
v0x642fa756e900_0 .net *"_ivl_50", 0 0, L_0x642fa7576f50;  1 drivers
v0x642fa756e9c0_0 .net *"_ivl_53", 0 0, L_0x642fa7509530;  1 drivers
v0x642fa756ea80_0 .net *"_ivl_55", 0 0, L_0x642fa7576b40;  1 drivers
L_0x7f82d20d0060 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x642fa756eb40_0 .net/2u *"_ivl_56", 3 0, L_0x7f82d20d0060;  1 drivers
v0x642fa756ec20_0 .net *"_ivl_58", 0 0, L_0x642fa75771d0;  1 drivers
v0x642fa756ece0_0 .net *"_ivl_61", 0 0, L_0x642fa750b660;  1 drivers
v0x642fa756eda0_0 .net *"_ivl_63", 0 0, L_0x642fa7577420;  1 drivers
v0x642fa756ee60_0 .net *"_ivl_65", 0 0, L_0x642fa7577580;  1 drivers
L_0x7f82d20d00a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x642fa756ef40_0 .net/2u *"_ivl_66", 3 0, L_0x7f82d20d00a8;  1 drivers
v0x642fa756f020_0 .net *"_ivl_68", 0 0, L_0x642fa7577620;  1 drivers
v0x642fa756f0e0_0 .net *"_ivl_71", 0 0, L_0x642fa7577790;  1 drivers
L_0x7f82d20d00f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x642fa756f1a0_0 .net/2u *"_ivl_74", 3 0, L_0x7f82d20d00f0;  1 drivers
v0x642fa756f280_0 .net *"_ivl_76", 0 0, L_0x642fa7577a60;  1 drivers
v0x642fa756f340_0 .net *"_ivl_83", 0 0, L_0x642fa7577d90;  1 drivers
L_0x7f82d20d0138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x642fa756f400_0 .net/2u *"_ivl_84", 3 0, L_0x7f82d20d0138;  1 drivers
v0x642fa756f4e0_0 .net *"_ivl_86", 0 0, L_0x642fa7577f60;  1 drivers
v0x642fa756f5a0_0 .net *"_ivl_89", 0 0, L_0x642fa7578050;  1 drivers
v0x642fa756f660_0 .net *"_ivl_91", 0 0, L_0x642fa7578160;  1 drivers
v0x642fa756f740_0 .net *"_ivl_93", 0 0, L_0x642fa75782f0;  1 drivers
v0x642fa756f800_0 .net *"_ivl_95", 0 0, L_0x642fa7578480;  1 drivers
v0x642fa756f8e0_0 .net/2u *"_ivl_96", 0 0, L_0x7f82d20d0180;  1 drivers
v0x642fa756f9c0_0 .net *"_ivl_98", 0 0, L_0x642fa7577d20;  1 drivers
v0x642fa756fa80_0 .net "alu_op", 3 0, L_0x642fa7576be0;  alias, 1 drivers
v0x642fa756fb60_0 .net "b_bit", 0 0, L_0x642fa7576840;  1 drivers
v0x642fa756fc20_0 .net "branch_link", 0 0, L_0x642fa7578d50;  1 drivers
v0x642fa756fce0_0 .net "branch_offset", 23 0, L_0x642fa7578c90;  1 drivers
v0x642fa756fdc0_0 .net "branch_offset_field", 23 0, L_0x642fa7576340;  1 drivers
v0x642fa756fea0_0 .net "clk", 0 0, v0x642fa7573a20_0;  1 drivers
v0x642fa756ff60_0 .net "cond_field", 3 0, L_0x642fa7575850;  1 drivers
v0x642fa7570040_0 .net "condition", 3 0, L_0x642fa7511280;  alias, 1 drivers
v0x642fa7570120_0 .var "cp_load", 0 0;
v0x642fa75701e0_0 .var "cp_num", 3 0;
v0x642fa75702c0_0 .var "cp_op", 2 0;
v0x642fa75703a0_0 .var "cp_opcode1", 2 0;
v0x642fa7570480_0 .var "cp_opcode2", 2 0;
v0x642fa7570560_0 .var "cp_rd", 3 0;
v0x642fa7570640_0 .var "cp_rn", 3 0;
v0x642fa7570720_0 .net "decode_valid", 0 0, L_0x642fa757ae70;  alias, 1 drivers
v0x642fa75707e0_0 .net "flush", 0 0, v0x642fa7574ca0_0;  1 drivers
v0x642fa75708a0_0 .net "i_bit", 0 0, L_0x642fa75759c0;  1 drivers
v0x642fa7570960_0 .net "imm_en", 0 0, L_0x642fa75778a0;  alias, 1 drivers
v0x642fa7570a20_0 .net "imm_field", 11 0, L_0x642fa7575f30;  1 drivers
v0x642fa7570b00_0 .net "immediate", 11 0, L_0x642fa7503fd0;  alias, 1 drivers
v0x642fa7570be0_0 .var "instr_type", 3 0;
v0x642fa7570cc0_0 .net "instr_valid", 0 0, v0x642fa7574d70_0;  1 drivers
v0x642fa7570d80_0 .net "instruction", 31 0, v0x642fa7574e40_0;  1 drivers
v0x642fa7570e60_0 .net "is_branch", 0 0, L_0x642fa7578a90;  1 drivers
v0x642fa7570f20_0 .net "is_memory", 0 0, L_0x642fa7579090;  alias, 1 drivers
v0x642fa7570fe0_0 .net "l_bit", 0 0, L_0x642fa7576200;  1 drivers
v0x642fa75710a0_0 .net "l_bit_mem", 0 0, L_0x642fa7576a70;  1 drivers
v0x642fa7571160_0 .net "mem_byte", 0 0, L_0x642fa7579910;  alias, 1 drivers
v0x642fa7571220_0 .net "mem_load", 0 0, L_0x642fa7579740;  alias, 1 drivers
v0x642fa75712e0_0 .net "mem_pre", 0 0, L_0x642fa7579a20;  alias, 1 drivers
v0x642fa75713a0_0 .net "mem_up", 0 0, L_0x642fa7579c00;  alias, 1 drivers
v0x642fa7571460_0 .net "mem_writeback", 0 0, L_0x642fa7579d10;  alias, 1 drivers
v0x642fa7571520_0 .net "op_class", 1 0, L_0x642fa7575920;  1 drivers
v0x642fa7571600_0 .net "op_code", 5 0, L_0x642fa7575a90;  1 drivers
v0x642fa75716e0_0 .net "p_bit", 0 0, L_0x642fa7576410;  1 drivers
v0x642fa75717a0_0 .net "pc_in", 31 0, v0x642fa7574fb0_0;  1 drivers
v0x642fa7571880_0 .net "pc_out", 31 0, L_0x642fa757acb0;  alias, 1 drivers
v0x642fa7571960_0 .var "pc_reg", 31 0;
v0x642fa7571a40_0 .net "psr_immediate", 0 0, L_0x642fa757aba0;  1 drivers
v0x642fa7571b00_0 .net "psr_spsr", 0 0, L_0x642fa757a6b0;  1 drivers
v0x642fa7571bc0_0 .net "psr_to_reg", 0 0, L_0x642fa757a2c0;  1 drivers
v0x642fa7571c80_0 .net "rd", 3 0, L_0x642fa7511440;  alias, 1 drivers
v0x642fa7571d60_0 .net "rd_field", 3 0, L_0x642fa7575d70;  1 drivers
v0x642fa7571e40_0 .net "rm", 3 0, L_0x642fa750dd40;  alias, 1 drivers
v0x642fa7571f20_0 .net "rm_field", 3 0, L_0x642fa7575e10;  1 drivers
v0x642fa7572000_0 .net "rn", 3 0, L_0x642fa750db80;  alias, 1 drivers
v0x642fa75720e0_0 .net "rn_field", 3 0, L_0x642fa7575c60;  1 drivers
v0x642fa75721c0_0 .net "rst_n", 0 0, v0x642fa75751c0_0;  1 drivers
v0x642fa7572280_0 .net "s_bit", 0 0, L_0x642fa7575b90;  1 drivers
v0x642fa7572340_0 .net "set_flags", 0 0, L_0x642fa7577b00;  alias, 1 drivers
v0x642fa7572400_0 .net "shift_amount", 4 0, L_0x642fa7578900;  1 drivers
v0x642fa75724e0_0 .net "shift_amt_field", 4 0, L_0x642fa7576130;  1 drivers
v0x642fa75725c0_0 .net "shift_reg", 0 0, L_0x642fa75785c0;  1 drivers
v0x642fa7572680_0 .net "shift_rs", 3 0, L_0x642fa7578760;  1 drivers
v0x642fa7572760_0 .net "shift_type", 1 0, L_0x642fa7577c60;  1 drivers
v0x642fa7572840_0 .net "shift_type_field", 1 0, L_0x642fa7576000;  1 drivers
v0x642fa7572920_0 .net "stall", 0 0, v0x642fa7575330_0;  1 drivers
v0x642fa75729e0_0 .var "thumb_imm5", 4 0;
v0x642fa7572ac0_0 .var "thumb_imm8", 7 0;
v0x642fa7572ba0_0 .var "thumb_instr_type", 4 0;
v0x642fa7572c80_0 .net "thumb_mode", 0 0, v0x642fa75756e0_0;  1 drivers
v0x642fa7572d40_0 .var "thumb_offset11", 10 0;
v0x642fa7572e20_0 .var "thumb_offset8", 7 0;
v0x642fa7572f00_0 .var "thumb_rd", 2 0;
v0x642fa7572fe0_0 .var "thumb_rn", 2 0;
v0x642fa75730c0_0 .var "thumb_rs", 2 0;
v0x642fa75731a0_0 .net "u_bit", 0 0, L_0x642fa7576560;  1 drivers
v0x642fa7573260_0 .var "valid_reg", 0 0;
v0x642fa7573320_0 .net "w_bit", 0 0, L_0x642fa75769a0;  1 drivers
E_0x642fa75223e0/0 .event edge, v0x642fa7572c80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa75223e0/1 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa75223e0/2 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa75223e0/3 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa75223e0/4 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa75223e0 .event/or E_0x642fa75223e0/0, E_0x642fa75223e0/1, E_0x642fa75223e0/2, E_0x642fa75223e0/3, E_0x642fa75223e0/4;
E_0x642fa745e3f0/0 .event edge, v0x642fa7570be0_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa745e3f0/1 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa745e3f0/2 .event edge, v0x642fa7570d80_0;
E_0x642fa745e3f0 .event/or E_0x642fa745e3f0/0, E_0x642fa745e3f0/1, E_0x642fa745e3f0/2;
E_0x642fa7552a50/0 .event edge, v0x642fa7572c80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa7552a50/1 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa7552a50/2 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa7552a50/3 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa7552a50/4 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa7552a50/5 .event edge, v0x642fa7570d80_0, v0x642fa7570d80_0;
E_0x642fa7552a50 .event/or E_0x642fa7552a50/0, E_0x642fa7552a50/1, E_0x642fa7552a50/2, E_0x642fa7552a50/3, E_0x642fa7552a50/4, E_0x642fa7552a50/5;
E_0x642fa7552ec0/0 .event negedge, v0x642fa75721c0_0;
E_0x642fa7552ec0/1 .event posedge, v0x642fa756fea0_0;
E_0x642fa7552ec0 .event/or E_0x642fa7552ec0/0, E_0x642fa7552ec0/1;
L_0x642fa7575850 .part v0x642fa7574e40_0, 28, 4;
L_0x642fa7575920 .part v0x642fa7574e40_0, 26, 2;
L_0x642fa75759c0 .part v0x642fa7574e40_0, 25, 1;
L_0x642fa7575a90 .part v0x642fa7574e40_0, 19, 6;
L_0x642fa7575b90 .part v0x642fa7574e40_0, 20, 1;
L_0x642fa7575c60 .part v0x642fa7574e40_0, 16, 4;
L_0x642fa7575d70 .part v0x642fa7574e40_0, 12, 4;
L_0x642fa7575e10 .part v0x642fa7574e40_0, 0, 4;
L_0x642fa7575f30 .part v0x642fa7574e40_0, 0, 12;
L_0x642fa7576000 .part v0x642fa7574e40_0, 5, 2;
L_0x642fa7576130 .part v0x642fa7574e40_0, 7, 5;
L_0x642fa7576200 .part v0x642fa7574e40_0, 24, 1;
L_0x642fa7576340 .part v0x642fa7574e40_0, 0, 24;
L_0x642fa7576410 .part v0x642fa7574e40_0, 24, 1;
L_0x642fa7576560 .part v0x642fa7574e40_0, 23, 1;
L_0x642fa7576840 .part v0x642fa7574e40_0, 22, 1;
L_0x642fa75769a0 .part v0x642fa7574e40_0, 21, 1;
L_0x642fa7576a70 .part v0x642fa7574e40_0, 20, 1;
L_0x642fa7576be0 .part v0x642fa7574e40_0, 21, 4;
L_0x642fa7576f50 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0018;
L_0x642fa7576b40 .reduce/nor L_0x642fa75759c0;
L_0x642fa75771d0 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0060;
L_0x642fa7577580 .part v0x642fa7574e40_0, 22, 1;
L_0x642fa7577620 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d00a8;
L_0x642fa7577a60 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d00f0;
L_0x642fa7577d90 .reduce/nor L_0x642fa75778a0;
L_0x642fa7577f60 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0138;
L_0x642fa7578160 .part v0x642fa7574e40_0, 4, 1;
L_0x642fa7578480 .part v0x642fa7574e40_0, 7, 1;
L_0x642fa7578760 .part v0x642fa7574e40_0, 8, 4;
L_0x642fa7578900 .functor MUXZ 5, L_0x642fa7576130, L_0x7f82d20d01c8, L_0x642fa75785c0, C4<>;
L_0x642fa7578a90 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0210;
L_0x642fa7578f00 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0258;
L_0x642fa7578fa0 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d02a0;
L_0x642fa75792c0 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d02e8;
L_0x642fa7578e60 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0330;
L_0x642fa7579f00 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0378;
L_0x642fa7579ff0 .part v0x642fa7574e40_0, 21, 1;
L_0x642fa757a1d0 .reduce/nor L_0x642fa7579ff0;
L_0x642fa757a3d0 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d03c0;
L_0x642fa757a610 .part v0x642fa7574e40_0, 22, 1;
L_0x642fa757a8b0 .cmp/eq 4, v0x642fa7570be0_0, L_0x7f82d20d0408;
L_0x642fa757ab00 .part v0x642fa7574e40_0, 25, 1;
    .scope S_0x642fa7519980;
T_4 ;
    %wait E_0x642fa7552ec0;
    %load/vec4 v0x642fa75721c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642fa7571960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642fa7573260_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x642fa75707e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x642fa7571960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x642fa7573260_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x642fa7572920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x642fa75717a0_0;
    %assign/vec4 v0x642fa7571960_0, 0;
    %load/vec4 v0x642fa7570cc0_0;
    %assign/vec4 v0x642fa7573260_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x642fa7519980;
T_5 ;
Ewait_0 .event/or E_0x642fa7552a50, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %load/vec4 v0x642fa7572c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/z;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_5.9, 4;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 16, 6;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 12, 0, 2;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 21, 6;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 21, 6;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.20 ;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 24, 4, 4;
    %cmpi/e 1245169, 0, 24;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 20, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.26 ;
T_5.24 ;
T_5.22 ;
T_5.18 ;
T_5.16 ;
T_5.14 ;
T_5.12 ;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.28 ;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 20, 6;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.30 ;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 28, 6;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.32;
T_5.31 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.34 ;
T_5.32 ;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %jmp T_5.43;
T_5.35 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.44, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.45;
T_5.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.45 ;
    %jmp T_5.43;
T_5.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.43;
T_5.37 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.46, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.47;
T_5.46 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.48, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.51;
T_5.50 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.51 ;
    %jmp T_5.49;
T_5.48 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.49 ;
T_5.47 ;
    %jmp T_5.43;
T_5.38 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.43;
T_5.39 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.52, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.53;
T_5.52 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.53 ;
    %jmp T_5.43;
T_5.40 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.54, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.55;
T_5.54 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.55 ;
    %jmp T_5.43;
T_5.41 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.56, 8;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.58, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.59;
T_5.58 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.59 ;
    %jmp T_5.57;
T_5.56 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.57 ;
    %jmp T_5.43;
T_5.42 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.60, 8;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.62, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.63;
T_5.62 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.63 ;
    %jmp T_5.61;
T_5.60 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.64, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
    %jmp T_5.65;
T_5.64 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x642fa7570be0_0, 0, 4;
T_5.65 ;
T_5.61 ;
    %jmp T_5.43;
T_5.43 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x642fa7519980;
T_6 ;
Ewait_1 .event/or E_0x642fa745e3f0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642fa75702c0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa75701e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570560_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642fa7570640_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642fa75703a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642fa7570480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7570120_0, 0, 1;
    %load/vec4 v0x642fa7570be0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x642fa75701e0_0, 0, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 25, 6;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x642fa7570560_0, 0, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x642fa75703a0_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x642fa7570120_0, 0, 1;
    %load/vec4 v0x642fa7570120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x642fa75702c0_0, 0, 3;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x642fa75702c0_0, 0, 3;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 25, 6;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x642fa7570560_0, 0, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x642fa7570640_0, 0, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x642fa75703a0_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x642fa7570480_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x642fa75702c0_0, 0, 3;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x642fa75702c0_0, 0, 3;
T_6.11 ;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642fa75702c0_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x642fa7570560_0, 0, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x642fa7570640_0, 0, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x642fa75703a0_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x642fa7570480_0, 0, 3;
T_6.9 ;
T_6.6 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x642fa7519980;
T_7 ;
Ewait_2 .event/or E_0x642fa75223e0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642fa75730c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642fa7572fe0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x642fa75729e0_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x642fa7572d40_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x642fa7572e20_0, 0, 8;
    %load/vec4 v0x642fa7572c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 11, 5;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x642fa7572d40_0, 0, 11;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 11, 5;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x642fa7572d40_0, 0, 11;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x642fa75730c0_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x642fa7572fe0_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.14;
T_7.6 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.15, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x642fa75729e0_0, 0, 5;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x642fa75729e0_0, 0, 5;
T_7.16 ;
    %jmp T_7.14;
T_7.7 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
    %jmp T_7.14;
T_7.8 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 3, 3;
    %pad/u 3;
    %store/vec4 v0x642fa75730c0_0, 0, 3;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
T_7.22 ;
T_7.20 ;
T_7.18 ;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x642fa75729e0_0, 0, 5;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 11, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x642fa75729e0_0, 0, 5;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x642fa75729e0_0, 0, 5;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
T_7.26 ;
T_7.24 ;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 12, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.27, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 2, 10, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.29, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 9, 5;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 9, 5;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
T_7.32 ;
T_7.30 ;
T_7.28 ;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
    %jmp T_7.38;
T_7.37 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572e20_0, 0, 8;
T_7.38 ;
T_7.36 ;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x642fa7572f00_0, 0, 3;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
T_7.34 ;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.41, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572ac0_0, 0, 8;
    %jmp T_7.42;
T_7.41 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x642fa7572e20_0, 0, 8;
T_7.42 ;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x642fa7572ba0_0, 0, 5;
    %load/vec4 v0x642fa7570d80_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x642fa7572d40_0, 0, 11;
T_7.40 ;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
T_7.5 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x642fa75268d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7573a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa75751c0_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x642fa7574fb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7575330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7574ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa75756e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642fa7575600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642fa7575540_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x642fa75268d0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x642fa7573a20_0;
    %inv;
    %store/vec4 v0x642fa7573a20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x642fa75268d0;
T_10 ;
Ewait_3 .event/or E_0x642fa75144b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x642fa75751c0_0;
    %nor/r;
    %store/vec4 v0x642fa7575120_0, 0, 1;
    %load/vec4 v0x642fa7574950_0;
    %load/vec4 v0x642fa7573fc0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642fa75757b0_0, 0, 1;
    %load/vec4 v0x642fa7574950_0;
    %load/vec4 v0x642fa7573fc0_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642fa7575400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7575080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7573c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7574f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7574c00_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x642fa75268d0;
T_11 ;
Ewait_4 .event/or E_0x642fa7488930, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
    %load/vec4 v0x642fa7575120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x642fa7573c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x642fa7574c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x642fa7574f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x642fa7575080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x642fa75757b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x642fa7575400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa7574ac0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x642fa7574b60_0, 0, 32;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x642fa7574a20_0, 0, 5;
T_11.12 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x642fa75268d0;
T_12 ;
Ewait_5 .event/or E_0x642fa7488f70, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x642fa7573ae0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x642fa75268d0;
T_13 ;
    %vpi_call/w 4 335 "$dumpfile", "exception_handling_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 336 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x642fa75268d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642fa75751c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642fa7521d60;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642fa75751c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x642fa7521d60;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 344 "$display", "=== ARM7TDMI Exception Handling Test ===" {0 0 0};
    %fork TD_exception_handling_test_tb.test_reset_exception, S_0x642fa7527070;
    %join;
    %vpi_call/w 4 350 "$display", "\012=== Software Interrupt (SWI) Tests ===" {0 0 0};
    %pushi/vec4 4009829189, 0, 32;
    %store/vec4 v0x642fa7511560_0, 0, 32;
    %pushi/str "SWI 0x12345";
    %store/str v0x642fa750dca0_0;
    %pushi/vec4 74565, 0, 24;
    %store/vec4 v0x642fa75113a0_0, 0, 24;
    %fork TD_exception_handling_test_tb.test_swi_instruction, S_0x642fa752aa10;
    %join;
    %pushi/vec4 4009754624, 0, 32;
    %store/vec4 v0x642fa7511560_0, 0, 32;
    %pushi/str "SWI 0x0";
    %store/str v0x642fa750dca0_0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x642fa75113a0_0, 0, 24;
    %fork TD_exception_handling_test_tb.test_swi_instruction, S_0x642fa752aa10;
    %join;
    %pushi/vec4 4026531839, 0, 32;
    %store/vec4 v0x642fa7511560_0, 0, 32;
    %pushi/str "SWI 0xFFFFFF";
    %store/str v0x642fa750dca0_0;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v0x642fa75113a0_0, 0, 24;
    %fork TD_exception_handling_test_tb.test_swi_instruction, S_0x642fa752aa10;
    %join;
    %vpi_call/w 4 361 "$display", "\012=== Undefined Instruction Tests ===" {0 0 0};
    %pushi/vec4 134217727, 0, 32;
    %store/vec4 v0x642fa750de60_0, 0, 32;
    %pushi/str "Undefined #1";
    %store/str v0x642fa7509470_0;
    %fork TD_exception_handling_test_tb.test_undefined_instruction, S_0x642fa752ae40;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x642fa750de60_0, 0, 32;
    %pushi/str "Undefined #2";
    %store/str v0x642fa7509470_0;
    %fork TD_exception_handling_test_tb.test_undefined_instruction, S_0x642fa752ae40;
    %join;
    %vpi_call/w 4 369 "$display", "\012=== Exception Priority Tests ===" {0 0 0};
    %fork TD_exception_handling_test_tb.test_exception_priorities, S_0x642fa7526ca0;
    %join;
    %vpi_call/w 4 373 "$display", "\012=== Mode Switching Tests ===" {0 0 0};
    %vpi_call/w 4 374 "$display", "Testing processor mode transitions:" {0 0 0};
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %vpi_call/w 4 377 "$display", "  Initial mode: User (0x%02x)", P_0x642fa747ab10 {0 0 0};
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %vpi_call/w 4 380 "$display", "  After SWI: Supervisor (0x%02x)", P_0x642fa747aa50 {0 0 0};
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %vpi_call/w 4 383 "$display", "  After IRQ: IRQ (0x%02x)", P_0x642fa747aa10 {0 0 0};
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %vpi_call/w 4 386 "$display", "  After FIQ: FIQ (0x%02x)", P_0x642fa747a9d0 {0 0 0};
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %vpi_call/w 4 389 "$display", "  After Abort: Abort (0x%02x)", P_0x642fa747a990 {0 0 0};
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x642fa7573ba0_0, 0, 5;
    %vpi_call/w 4 392 "$display", "  After Undefined: Undefined (0x%02x)", P_0x642fa747aad0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575600_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642fa7575540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x642fa7575540_0, 0, 32;
    %vpi_call/w 4 396 "$display", "  \342\234\205 PASS (Mode transitions verified)" {0 0 0};
    %wait E_0x642fa7521d60;
    %vpi_call/w 4 400 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 401 "$display", "Tests Run: %d", v0x642fa7575600_0 {0 0 0};
    %vpi_call/w 4 402 "$display", "Tests Passed: %d", v0x642fa7575540_0 {0 0 0};
    %load/vec4 v0x642fa7575540_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x642fa7575600_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 403 "$display", "Pass Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x642fa7575540_0;
    %load/vec4 v0x642fa7575600_0;
    %cmp/e;
    %jmp/0xz  T_13.4, 4;
    %vpi_call/w 4 406 "$display", "\342\234\205 ALL EXCEPTION HANDLING TESTS PASSED!" {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 4 408 "$display", "\342\235\214 SOME EXCEPTION HANDLING TESTS FAILED" {0 0 0};
T_13.5 ;
    %vpi_call/w 4 412 "$display", "\012=== ARM7TDMI Exception Vector Table ===" {0 0 0};
    %vpi_call/w 4 413 "$display", "Reset:          0x%08x", P_0x642fa747ac50 {0 0 0};
    %vpi_call/w 4 414 "$display", "Undefined:      0x%08x", P_0x642fa747acd0 {0 0 0};
    %vpi_call/w 4 415 "$display", "SWI:            0x%08x", P_0x642fa747ac90 {0 0 0};
    %vpi_call/w 4 416 "$display", "Prefetch Abort: 0x%08x", P_0x642fa747ac10 {0 0 0};
    %vpi_call/w 4 417 "$display", "Data Abort:     0x%08x", P_0x642fa747ab50 {0 0 0};
    %vpi_call/w 4 418 "$display", "IRQ:            0x%08x", P_0x642fa747abd0 {0 0 0};
    %vpi_call/w 4 419 "$display", "FIQ:            0x%08x", P_0x642fa747ab90 {0 0 0};
    %vpi_call/w 4 421 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "exception_handling_test_tb.sv";
    "../rtl/arm7tdmi_decode.sv";
