# Technology Setup is done in hammer-tstech28-plugin/bwrc.yml.
vlsi.core.max_threads: 24

# File inputs
synthesis.inputs:
  input_files: [
                "src/SEFUAM_SRAM_Channel_Count_Experiment/hdc_sensor_fusion.sv",
                "src/SEFUAM_SRAM_Channel_Count_Experiment/associative_memory.sv",
                "src/SEFUAM_SRAM_Channel_Count_Experiment/spatial_encoder.sv",
                "src/SEFUAM_SRAM_Channel_Count_Experiment/temporal_encoder.sv",
                "src/SEFUAM_SRAM_Channel_Count_Experiment/fuser.sv",
                "src/SEFUAM_SRAM_Channel_Count_Experiment/hv_binary_adder.sv",
                "src/SEFUAM_SRAM_Channel_Count_Experiment/hv_generator_serial_circular.sv",
                "src/SEFUAM_SRAM_Channel_Count_Experiment/memory_wrapper.sv"                
               ]
  top_module: "hdc_sensor_fusion"
 
# General Hammer Inputs
vlsi.inputs.sram_parameters: "src/sram_inputs.json"
vlsi.inputs.sram_parameters_meta: ["transclude", "json2list"]

# Hammer will auto-generate a CPF for simple power designs; see hammer/src/hammer-vlsi/defaults.yml for more info
vlsi.inputs.power_spec_mode: "auto"
vlsi.inputs.power_spec_type: "cpf"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: "1100ns", uncertainty: "0.1ns"}
]

vlsi.inputs.custom_sdc_constraints: [
  "set_input_delay -clock clk 0 [all_inputs]",
  "set_output_delay -clock clk 0 [all_outputs]"
]

# Generate Make include to aid in flow 
vlsi.core.build_system: make

# Power Straps
par.power_straps_mode: generate
par.generate_power_straps_method: by_tracks
par.blockage_spacing: 2.0
par.generate_power_straps_options:
  by_tracks:
    strap_layers:
      - M3
      - M4
      - M5
      - M6
      - M7
      - M8
      - M9
    pin_layers:
      - M9
    track_width: 7 # minimum allowed for M2 & M3
    track_spacing: 0
    track_spacing_M3: 1 # to avoid M2 shorts at higher density
    track_start: 10
    power_utilization: 0.05
    power_utilization_M8: 1.0
    power_utilization_M9: 1.0

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "hdc_sensor_fusion"
    type: toplevel
    x: 0
    y: 0
    width: 500 
    height: 500
    margins:
      left: 0
      right: 0
      top: 0
      bottom: 0
  - path: "hdc_sensor_fusion/HV_GEN/MW/IM_SRAM1"
    type: hardmacro
    x: 50
    y: 25
    master: "imem1"
  - path: "hdc_sensor_fusion/HV_GEN/MW/IM_SRAM2"
    type: hardmacro
    x: 150
    y: 25
    master: "imem2"
  - path: "hdc_sensor_fusion/HV_GEN/MW/IM_SRAM3"
    type: hardmacro
    x: 250
    y: 25
    master: "imem3"
  - path: "hdc_sensor_fusion/HV_GEN/MW/IM_SRAM4"
    type: hardmacro
    x: 350
    y: 25
    master: "imem4"
  - path: "hdc_sensor_fusion/place_obs_bottom"
    type: obstruction
    obs_types: ["place"]
    x: 0
    y: 0
    width: 500
    height: 1.08 # 1 core site tall, necessary to avoid shorts

# VDD supply constraints
vlsi.inputs.supplies:
  VDD: "0.90 V"
  GND: "0 V"
vlsi.inputs.mmmc_corners: [
  {
    "name": "ss0p81v125c",
    "type": "setup",
    "voltage": "0.81 V",
    "temp": "125 C"
  },
  {
    "name": "ff0p99v0c",
    "type": "hold",
    "voltage": "0.99 V",
    "temp": "0 C"
  },
  {
    "name": "tt0p9v25c",
    "type": "extra",
    "voltage": "0.90 V",
    "temp": "25 C"
  }
]

# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["M5", "M7"], side: "bottom"}
]

# SRAM Compiler compiler options
vlsi.core.sram_generator_tool: "sram_compiler"
vlsi.core.sram_generator_tool_path: ["hammer-tstech28-plugin"]
vlsi.core.sram_generator_tool_path_meta: "append"


