-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Sun Jan  6 00:17:05 2019
-- Host        : puyaa running 64-bit Debian GNU/Linux 9.6 (stretch)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Zynq_RealFFT_hls_xfft2real_0_0_sim_netlist.vhdl
-- Design      : Zynq_RealFFT_hls_xfft2real_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buffer_proc86 is
  port (
    din_TREADY : out STD_LOGIC;
    push_buf : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf_1 : out STD_LOGIC;
    push_buf_2 : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_sync_channel_write_descramble_buf_1_M_real_V : out STD_LOGIC;
    ap_sync_channel_write_descramble_buf_0_M_imag_V : out STD_LOGIC;
    ap_sync_channel_write_descramble_buf_0_M_real_V : out STD_LOGIC;
    ap_sync_channel_write_descramble_buf_1_M_imag_V : out STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_ap_done : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_reg : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_8 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    descramble_buf_0_M_real_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_real_V : in STD_LOGIC;
    descramble_buf_1_M_real_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg : in STD_LOGIC;
    iptr : in STD_LOGIC;
    descramble_buf_0_M_imag_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_imag_V : in STD_LOGIC;
    descramble_buf_1_M_imag_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_imag_V : in STD_LOGIC;
    iptr_3 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    din_TVALID : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_ap_continue : in STD_LOGIC;
    \i2_0_i_reg_236_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i2_0_i_reg_236_reg[3]\ : in STD_LOGIC;
    \i2_0_i_reg_236_reg[4]\ : in STD_LOGIC;
    \i2_0_i_reg_236_reg[5]\ : in STD_LOGIC;
    din_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buffer_proc86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buffer_proc86 is
  signal \^loop_realfft_be_buffer_proc86_u0_descramble_buf_1_m_real_v_ce0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_condition_204__0\ : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_3_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_4_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_5_n_0 : STD_LOGIC;
  signal \^din_tready\ : STD_LOGIC;
  signal din_V_data_0_ack_in : STD_LOGIC;
  signal din_V_data_0_load_B : STD_LOGIC;
  signal din_V_data_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din_V_data_0_payload_A[31]_i_1_n_0\ : STD_LOGIC;
  signal din_V_data_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din_V_data_0_sel : STD_LOGIC;
  signal din_V_data_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal din_V_data_0_sel_wr : STD_LOGIC;
  signal din_V_data_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \din_V_data_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \din_V_data_0_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \din_V_data_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \din_V_last_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \din_V_last_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \din_V_last_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond1302_i_fu_156_p2 : STD_LOGIC;
  signal exitcond1302_i_reg_207 : STD_LOGIC;
  signal \exitcond1302_i_reg_207[0]_i_2_n_0\ : STD_LOGIC;
  signal i_fu_150_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_202 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_202[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_202[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_202[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_202[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_202[8]_i_3_n_0\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_42_reg_198 : STD_LOGIC;
  signal val_assign_reg_118 : STD_LOGIC;
  signal \val_assign_reg_118[8]_i_2_n_0\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[0]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[1]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[2]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[3]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[4]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[5]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[6]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[7]\ : STD_LOGIC;
  signal \val_assign_reg_118_reg_n_0_[8]\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i_reg_202[5]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_reg_202[7]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i_reg_202[8]_i_3\ : label is "soft_lutpair1";
begin
  Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 <= \^loop_realfft_be_buffer_proc86_u0_descramble_buf_1_m_real_v_ce0\;
  Q(0) <= \^q\(0);
  din_TREADY <= \^din_tready\;
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000F0B"
    )
        port map (
      I0 => \din_V_data_0_state_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_start,
      I3 => \^q\(0),
      I4 => ap_done_reg,
      O => \ap_CS_fsm[0]_i_1_n_0\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF5504"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_done_reg,
      I4 => ap_start,
      O => \ap_CS_fsm[1]_i_1__2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1_n_0\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__2_n_0\,
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_ready_INST_0_i_1_n_0,
      I3 => exitcond1302_i_reg_207,
      I4 => ap_rst_n,
      I5 => Loop_realfft_be_buffer_proc86_U0_ap_continue,
      O => ap_done_reg_i_1_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCB04CCCCCFC4C"
    )
        port map (
      I0 => \din_V_data_0_state_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_start,
      I4 => ap_done_reg,
      I5 => \^q\(0),
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => ap_rst_n_inv
    );
ap_ready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_ready_INST_0_i_1_n_0,
      I1 => ap_start,
      I2 => sel0(7),
      I3 => ap_ready_INST_0_i_3_n_0,
      O => ap_ready
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_done_reg,
      O => ap_ready_INST_0_i_1_n_0
    );
ap_ready_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_202(7),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \val_assign_reg_118_reg_n_0_[7]\,
      O => sel0(7)
    );
ap_ready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => ap_ready_INST_0_i_4_n_0,
      I3 => ap_ready_INST_0_i_5_n_0,
      I4 => sel0(3),
      I5 => sel0(2),
      O => ap_ready_INST_0_i_3_n_0
    );
ap_ready_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F335FFF5FFF5F"
    )
        port map (
      I0 => \val_assign_reg_118_reg_n_0_[8]\,
      I1 => i_reg_202(8),
      I2 => \val_assign_reg_118_reg_n_0_[6]\,
      I3 => \ap_condition_204__0\,
      I4 => exitcond1302_i_reg_207,
      I5 => i_reg_202(6),
      O => ap_ready_INST_0_i_4_n_0
    );
ap_ready_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F335FFF5FFF5F"
    )
        port map (
      I0 => \val_assign_reg_118_reg_n_0_[1]\,
      I1 => i_reg_202(1),
      I2 => \val_assign_reg_118_reg_n_0_[0]\,
      I3 => \ap_condition_204__0\,
      I4 => exitcond1302_i_reg_207,
      I5 => i_reg_202(0),
      O => ap_ready_INST_0_i_5_n_0
    );
ap_sync_reg_channel_write_descramble_buf_0_M_imag_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => descramble_buf_0_M_imag_V_i_full_n,
      I1 => ap_done_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => exitcond1302_i_reg_207,
      I5 => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      O => ap_sync_channel_write_descramble_buf_0_M_imag_V
    );
ap_sync_reg_channel_write_descramble_buf_0_M_real_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => descramble_buf_0_M_real_V_i_full_n,
      I1 => ap_done_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => exitcond1302_i_reg_207,
      I5 => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      O => ap_sync_channel_write_descramble_buf_0_M_real_V
    );
ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8000FFFFFFFF"
    )
        port map (
      I0 => Loop_realfft_be_buffer_proc86_U0_ap_continue,
      I1 => exitcond1302_i_reg_207,
      I2 => ap_ready_INST_0_i_1_n_0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_done_reg,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_reg
    );
ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => descramble_buf_1_M_imag_V_i_full_n,
      I1 => ap_done_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => exitcond1302_i_reg_207,
      I5 => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      O => ap_sync_channel_write_descramble_buf_1_M_imag_V
    );
ap_sync_reg_channel_write_descramble_buf_1_M_real_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
        port map (
      I0 => descramble_buf_1_M_real_V_i_full_n,
      I1 => ap_done_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => exitcond1302_i_reg_207,
      I5 => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg,
      O => ap_sync_channel_write_descramble_buf_1_M_real_V
    );
\count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => exitcond1302_i_reg_207,
      I1 => \din_V_data_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_done_reg,
      O => Loop_realfft_be_buffer_proc86_U0_ap_done
    );
\count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220000000"
    )
        port map (
      I0 => descramble_buf_0_M_real_V_i_full_n,
      I1 => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      I2 => exitcond1302_i_reg_207,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_done_reg,
      O => push_buf
    );
\count[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220000000"
    )
        port map (
      I0 => descramble_buf_1_M_real_V_i_full_n,
      I1 => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg,
      I2 => exitcond1302_i_reg_207,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_done_reg,
      O => push_buf_0
    );
\count[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220000000"
    )
        port map (
      I0 => descramble_buf_0_M_imag_V_i_full_n,
      I1 => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      I2 => exitcond1302_i_reg_207,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_done_reg,
      O => push_buf_1
    );
\count[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220000000"
    )
        port map (
      I0 => descramble_buf_1_M_imag_V_i_full_n,
      I1 => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      I2 => exitcond1302_i_reg_207,
      I3 => ap_ready_INST_0_i_1_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_done_reg,
      O => push_buf_2
    );
\din_V_data_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \din_V_data_0_state_reg_n_0_[0]\,
      I1 => din_V_data_0_ack_in,
      I2 => din_V_data_0_sel_wr,
      O => \din_V_data_0_payload_A[31]_i_1_n_0\
    );
\din_V_data_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(0),
      Q => din_V_data_0_payload_A(0),
      R => '0'
    );
\din_V_data_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(10),
      Q => din_V_data_0_payload_A(10),
      R => '0'
    );
\din_V_data_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(11),
      Q => din_V_data_0_payload_A(11),
      R => '0'
    );
\din_V_data_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(12),
      Q => din_V_data_0_payload_A(12),
      R => '0'
    );
\din_V_data_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(13),
      Q => din_V_data_0_payload_A(13),
      R => '0'
    );
\din_V_data_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(14),
      Q => din_V_data_0_payload_A(14),
      R => '0'
    );
\din_V_data_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(15),
      Q => din_V_data_0_payload_A(15),
      R => '0'
    );
\din_V_data_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(16),
      Q => din_V_data_0_payload_A(16),
      R => '0'
    );
\din_V_data_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(17),
      Q => din_V_data_0_payload_A(17),
      R => '0'
    );
\din_V_data_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(18),
      Q => din_V_data_0_payload_A(18),
      R => '0'
    );
\din_V_data_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(19),
      Q => din_V_data_0_payload_A(19),
      R => '0'
    );
\din_V_data_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(1),
      Q => din_V_data_0_payload_A(1),
      R => '0'
    );
\din_V_data_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(20),
      Q => din_V_data_0_payload_A(20),
      R => '0'
    );
\din_V_data_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(21),
      Q => din_V_data_0_payload_A(21),
      R => '0'
    );
\din_V_data_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(22),
      Q => din_V_data_0_payload_A(22),
      R => '0'
    );
\din_V_data_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(23),
      Q => din_V_data_0_payload_A(23),
      R => '0'
    );
\din_V_data_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(24),
      Q => din_V_data_0_payload_A(24),
      R => '0'
    );
\din_V_data_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(25),
      Q => din_V_data_0_payload_A(25),
      R => '0'
    );
\din_V_data_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(26),
      Q => din_V_data_0_payload_A(26),
      R => '0'
    );
\din_V_data_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(27),
      Q => din_V_data_0_payload_A(27),
      R => '0'
    );
\din_V_data_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(28),
      Q => din_V_data_0_payload_A(28),
      R => '0'
    );
\din_V_data_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(29),
      Q => din_V_data_0_payload_A(29),
      R => '0'
    );
\din_V_data_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(2),
      Q => din_V_data_0_payload_A(2),
      R => '0'
    );
\din_V_data_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(30),
      Q => din_V_data_0_payload_A(30),
      R => '0'
    );
\din_V_data_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(31),
      Q => din_V_data_0_payload_A(31),
      R => '0'
    );
\din_V_data_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(3),
      Q => din_V_data_0_payload_A(3),
      R => '0'
    );
\din_V_data_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(4),
      Q => din_V_data_0_payload_A(4),
      R => '0'
    );
\din_V_data_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(5),
      Q => din_V_data_0_payload_A(5),
      R => '0'
    );
\din_V_data_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(6),
      Q => din_V_data_0_payload_A(6),
      R => '0'
    );
\din_V_data_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(7),
      Q => din_V_data_0_payload_A(7),
      R => '0'
    );
\din_V_data_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(8),
      Q => din_V_data_0_payload_A(8),
      R => '0'
    );
\din_V_data_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \din_V_data_0_payload_A[31]_i_1_n_0\,
      D => din_TDATA(9),
      Q => din_V_data_0_payload_A(9),
      R => '0'
    );
\din_V_data_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => din_V_data_0_sel_wr,
      I1 => \din_V_data_0_state_reg_n_0_[0]\,
      I2 => din_V_data_0_ack_in,
      O => din_V_data_0_load_B
    );
\din_V_data_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(0),
      Q => din_V_data_0_payload_B(0),
      R => '0'
    );
\din_V_data_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(10),
      Q => din_V_data_0_payload_B(10),
      R => '0'
    );
\din_V_data_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(11),
      Q => din_V_data_0_payload_B(11),
      R => '0'
    );
\din_V_data_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(12),
      Q => din_V_data_0_payload_B(12),
      R => '0'
    );
\din_V_data_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(13),
      Q => din_V_data_0_payload_B(13),
      R => '0'
    );
\din_V_data_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(14),
      Q => din_V_data_0_payload_B(14),
      R => '0'
    );
\din_V_data_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(15),
      Q => din_V_data_0_payload_B(15),
      R => '0'
    );
\din_V_data_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(16),
      Q => din_V_data_0_payload_B(16),
      R => '0'
    );
\din_V_data_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(17),
      Q => din_V_data_0_payload_B(17),
      R => '0'
    );
\din_V_data_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(18),
      Q => din_V_data_0_payload_B(18),
      R => '0'
    );
\din_V_data_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(19),
      Q => din_V_data_0_payload_B(19),
      R => '0'
    );
\din_V_data_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(1),
      Q => din_V_data_0_payload_B(1),
      R => '0'
    );
\din_V_data_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(20),
      Q => din_V_data_0_payload_B(20),
      R => '0'
    );
\din_V_data_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(21),
      Q => din_V_data_0_payload_B(21),
      R => '0'
    );
\din_V_data_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(22),
      Q => din_V_data_0_payload_B(22),
      R => '0'
    );
\din_V_data_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(23),
      Q => din_V_data_0_payload_B(23),
      R => '0'
    );
\din_V_data_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(24),
      Q => din_V_data_0_payload_B(24),
      R => '0'
    );
\din_V_data_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(25),
      Q => din_V_data_0_payload_B(25),
      R => '0'
    );
\din_V_data_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(26),
      Q => din_V_data_0_payload_B(26),
      R => '0'
    );
\din_V_data_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(27),
      Q => din_V_data_0_payload_B(27),
      R => '0'
    );
\din_V_data_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(28),
      Q => din_V_data_0_payload_B(28),
      R => '0'
    );
\din_V_data_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(29),
      Q => din_V_data_0_payload_B(29),
      R => '0'
    );
\din_V_data_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(2),
      Q => din_V_data_0_payload_B(2),
      R => '0'
    );
\din_V_data_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(30),
      Q => din_V_data_0_payload_B(30),
      R => '0'
    );
\din_V_data_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(31),
      Q => din_V_data_0_payload_B(31),
      R => '0'
    );
\din_V_data_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(3),
      Q => din_V_data_0_payload_B(3),
      R => '0'
    );
\din_V_data_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(4),
      Q => din_V_data_0_payload_B(4),
      R => '0'
    );
\din_V_data_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(5),
      Q => din_V_data_0_payload_B(5),
      R => '0'
    );
\din_V_data_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(6),
      Q => din_V_data_0_payload_B(6),
      R => '0'
    );
\din_V_data_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(7),
      Q => din_V_data_0_payload_B(7),
      R => '0'
    );
\din_V_data_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(8),
      Q => din_V_data_0_payload_B(8),
      R => '0'
    );
\din_V_data_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_V_data_0_load_B,
      D => din_TDATA(9),
      Q => din_V_data_0_payload_B(9),
      R => '0'
    );
din_V_data_0_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \din_V_data_0_state_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => din_V_data_0_sel,
      O => din_V_data_0_sel_rd_i_1_n_0
    );
din_V_data_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => din_V_data_0_sel_rd_i_1_n_0,
      Q => din_V_data_0_sel,
      R => ap_rst_n_inv
    );
din_V_data_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => din_V_data_0_ack_in,
      I1 => din_TVALID,
      I2 => din_V_data_0_sel_wr,
      O => din_V_data_0_sel_wr_i_1_n_0
    );
din_V_data_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => din_V_data_0_sel_wr_i_1_n_0,
      Q => din_V_data_0_sel_wr,
      R => ap_rst_n_inv
    );
\din_V_data_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => din_V_data_0_ack_in,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => \^loop_realfft_be_buffer_proc86_u0_descramble_buf_1_m_real_v_ce0\,
      I4 => din_TVALID,
      O => \din_V_data_0_state[0]_i_1_n_0\
    );
\din_V_data_0_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF4040FFFFFFFF"
    )
        port map (
      I0 => ap_done_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => din_TVALID,
      I4 => din_V_data_0_ack_in,
      I5 => \din_V_data_0_state_reg_n_0_[0]\,
      O => \din_V_data_0_state[1]_i_1_n_0\
    );
\din_V_data_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \din_V_data_0_state[0]_i_1_n_0\,
      Q => \din_V_data_0_state_reg_n_0_[0]\,
      R => '0'
    );
\din_V_data_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \din_V_data_0_state[1]_i_1_n_0\,
      Q => din_V_data_0_ack_in,
      R => ap_rst_n_inv
    );
\din_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^loop_realfft_be_buffer_proc86_u0_descramble_buf_1_m_real_v_ce0\,
      I2 => \^din_tready\,
      I3 => \din_V_last_V_0_state_reg_n_0_[0]\,
      I4 => din_TVALID,
      O => \din_V_last_V_0_state[0]_i_1_n_0\
    );
\din_V_last_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => \^loop_realfft_be_buffer_proc86_u0_descramble_buf_1_m_real_v_ce0\,
      I1 => din_TVALID,
      I2 => \^din_tready\,
      I3 => \din_V_last_V_0_state_reg_n_0_[0]\,
      O => \din_V_last_V_0_state[1]_i_2_n_0\
    );
\din_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \din_V_last_V_0_state[0]_i_1_n_0\,
      Q => \din_V_last_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\din_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \din_V_last_V_0_state[1]_i_2_n_0\,
      Q => \^din_tready\,
      R => ap_rst_n_inv
    );
\exitcond1302_i_reg_207[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => sel0(7),
      I1 => \exitcond1302_i_reg_207[0]_i_2_n_0\,
      I2 => sel0(6),
      I3 => sel0(8),
      I4 => sel0(4),
      I5 => sel0(5),
      O => exitcond1302_i_fu_156_p2
    );
\exitcond1302_i_reg_207[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF755F7FF"
    )
        port map (
      I0 => sel0(2),
      I1 => i_reg_202(3),
      I2 => exitcond1302_i_reg_207,
      I3 => \ap_condition_204__0\,
      I4 => \val_assign_reg_118_reg_n_0_[3]\,
      I5 => ap_ready_INST_0_i_5_n_0,
      O => \exitcond1302_i_reg_207[0]_i_2_n_0\
    );
\exitcond1302_i_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => exitcond1302_i_fu_156_p2,
      Q => exitcond1302_i_reg_207,
      R => '0'
    );
\i_reg_202[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D1DD"
    )
        port map (
      I0 => \val_assign_reg_118_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => exitcond1302_i_reg_207,
      I3 => i_reg_202(0),
      O => i_fu_150_p2(0)
    );
\i_reg_202[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005A335A005ACC5A"
    )
        port map (
      I0 => \val_assign_reg_118_reg_n_0_[0]\,
      I1 => i_reg_202(0),
      I2 => \val_assign_reg_118_reg_n_0_[1]\,
      I3 => \ap_condition_204__0\,
      I4 => exitcond1302_i_reg_207,
      I5 => i_reg_202(1),
      O => i_fu_150_p2(1)
    );
\i_reg_202[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59A95959"
    )
        port map (
      I0 => ap_ready_INST_0_i_5_n_0,
      I1 => \val_assign_reg_118_reg_n_0_[2]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => exitcond1302_i_reg_207,
      I4 => i_reg_202(2),
      O => \i_reg_202[2]_i_1_n_0\
    );
\i_reg_202[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A656A6A6"
    )
        port map (
      I0 => \i_reg_202[3]_i_2_n_0\,
      I1 => \val_assign_reg_118_reg_n_0_[3]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => exitcond1302_i_reg_207,
      I4 => i_reg_202(3),
      O => i_fu_150_p2(3)
    );
\i_reg_202[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => \val_assign_reg_118_reg_n_0_[2]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond1302_i_reg_207,
      I4 => i_reg_202(2),
      I5 => ap_ready_INST_0_i_5_n_0,
      O => \i_reg_202[3]_i_2_n_0\
    );
\i_reg_202[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A656A6A6"
    )
        port map (
      I0 => \i_reg_202[4]_i_2_n_0\,
      I1 => \val_assign_reg_118_reg_n_0_[4]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => exitcond1302_i_reg_207,
      I4 => i_reg_202(4),
      O => i_fu_150_p2(4)
    );
\i_reg_202[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002E2200000000"
    )
        port map (
      I0 => \val_assign_reg_118_reg_n_0_[3]\,
      I1 => \ap_condition_204__0\,
      I2 => exitcond1302_i_reg_207,
      I3 => i_reg_202(3),
      I4 => ap_ready_INST_0_i_5_n_0,
      I5 => sel0(2),
      O => \i_reg_202[4]_i_2_n_0\
    );
\i_reg_202[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A656A6A6"
    )
        port map (
      I0 => \i_reg_202[5]_i_2_n_0\,
      I1 => \val_assign_reg_118_reg_n_0_[5]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => exitcond1302_i_reg_207,
      I4 => i_reg_202(5),
      O => i_fu_150_p2(5)
    );
\i_reg_202[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(2),
      I2 => ap_ready_INST_0_i_5_n_0,
      I3 => sel0(3),
      O => \i_reg_202[5]_i_2_n_0\
    );
\i_reg_202[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A656A6A6"
    )
        port map (
      I0 => \i_reg_202[8]_i_3_n_0\,
      I1 => \val_assign_reg_118_reg_n_0_[6]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => exitcond1302_i_reg_207,
      I4 => i_reg_202(6),
      O => i_fu_150_p2(6)
    );
\i_reg_202[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F755F7FF08AA0800"
    )
        port map (
      I0 => \i_reg_202[8]_i_3_n_0\,
      I1 => i_reg_202(6),
      I2 => exitcond1302_i_reg_207,
      I3 => \ap_condition_204__0\,
      I4 => \val_assign_reg_118_reg_n_0_[6]\,
      I5 => sel0(7),
      O => i_fu_150_p2(7)
    );
\i_reg_202[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_condition_204__0\
    );
\i_reg_202[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220000"
    )
        port map (
      I0 => ap_start,
      I1 => ap_done_reg,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter1
    );
\i_reg_202[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sel0(6),
      I1 => \i_reg_202[8]_i_3_n_0\,
      I2 => sel0(7),
      I3 => sel0(8),
      O => i_fu_150_p2(8)
    );
\i_reg_202[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => ap_ready_INST_0_i_5_n_0,
      I3 => sel0(2),
      I4 => sel0(4),
      O => \i_reg_202[8]_i_3_n_0\
    );
\i_reg_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(0),
      Q => i_reg_202(0),
      R => '0'
    );
\i_reg_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(1),
      Q => i_reg_202(1),
      R => '0'
    );
\i_reg_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \i_reg_202[2]_i_1_n_0\,
      Q => i_reg_202(2),
      R => '0'
    );
\i_reg_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(3),
      Q => i_reg_202(3),
      R => '0'
    );
\i_reg_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(4),
      Q => i_reg_202(4),
      R => '0'
    );
\i_reg_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(5),
      Q => i_reg_202(5),
      R => '0'
    );
\i_reg_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(6),
      Q => i_reg_202(6),
      R => '0'
    );
\i_reg_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(7),
      Q => i_reg_202(7),
      R => '0'
    );
\i_reg_202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => i_fu_150_p2(8),
      Q => i_reg_202(8),
      R => '0'
    );
\newIndex_reg_193[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_202(8),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \val_assign_reg_118_reg_n_0_[8]\,
      O => sel0(8)
    );
\newIndex_reg_193[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_202(6),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \val_assign_reg_118_reg_n_0_[6]\,
      O => sel0(6)
    );
\newIndex_reg_193[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_202(5),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \val_assign_reg_118_reg_n_0_[5]\,
      O => sel0(5)
    );
\newIndex_reg_193[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_202(4),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \val_assign_reg_118_reg_n_0_[4]\,
      O => sel0(4)
    );
\newIndex_reg_193[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_202(3),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \val_assign_reg_118_reg_n_0_[3]\,
      O => sel0(3)
    );
\newIndex_reg_193[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_202(2),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \val_assign_reg_118_reg_n_0_[2]\,
      O => sel0(2)
    );
\newIndex_reg_193[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => i_reg_202(1),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \val_assign_reg_118_reg_n_0_[1]\,
      O => sel0(1)
    );
\newIndex_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(8),
      Q => \^ram_reg_0\(0),
      R => '0'
    );
\newIndex_reg_193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(7),
      Q => \^ram_reg_0\(1),
      R => '0'
    );
\newIndex_reg_193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(6),
      Q => \^ram_reg_0\(2),
      R => '0'
    );
\newIndex_reg_193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(5),
      Q => \^ram_reg_0\(3),
      R => '0'
    );
\newIndex_reg_193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(4),
      Q => \^ram_reg_0\(4),
      R => '0'
    );
\newIndex_reg_193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(3),
      Q => \^ram_reg_0\(5),
      R => '0'
    );
\newIndex_reg_193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(2),
      Q => \^ram_reg_0\(6),
      R => '0'
    );
\newIndex_reg_193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(1),
      Q => \^ram_reg_0\(7),
      R => '0'
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \i2_0_i_reg_236_reg[0]\(0),
      I2 => iptr,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \i2_0_i_reg_236_reg[0]\(0),
      I2 => iptr_3,
      O => ram_reg_1(0)
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(9),
      I1 => din_V_data_0_payload_A(9),
      I2 => din_V_data_0_sel,
      O => DIADI(9)
    );
\ram_reg_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(22),
      I1 => din_V_data_0_payload_A(22),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(6)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(8),
      I1 => din_V_data_0_payload_A(8),
      I2 => din_V_data_0_sel,
      O => DIADI(8)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(21),
      I1 => din_V_data_0_payload_A(21),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(5)
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(15),
      I2 => din_V_data_0_payload_B(15),
      I3 => iptr,
      O => ram_reg_6(15)
    );
\ram_reg_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(15),
      I2 => din_V_data_0_payload_B(15),
      I3 => iptr,
      O => ram_reg_7(15)
    );
\ram_reg_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(31),
      I2 => din_V_data_0_payload_B(31),
      I3 => iptr_3,
      O => ram_reg_8(15)
    );
\ram_reg_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(31),
      I2 => din_V_data_0_payload_B(31),
      I3 => iptr_3,
      O => ram_reg_9(15)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(7),
      I1 => din_V_data_0_payload_A(7),
      I2 => din_V_data_0_sel,
      O => DIADI(7)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(20),
      I1 => din_V_data_0_payload_A(20),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(4)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(14),
      I2 => din_V_data_0_payload_B(14),
      I3 => iptr,
      O => ram_reg_6(14)
    );
\ram_reg_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(14),
      I2 => din_V_data_0_payload_B(14),
      I3 => iptr,
      O => ram_reg_7(14)
    );
\ram_reg_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(30),
      I2 => din_V_data_0_payload_B(30),
      I3 => iptr_3,
      O => ram_reg_8(14)
    );
\ram_reg_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(30),
      I2 => din_V_data_0_payload_B(30),
      I3 => iptr_3,
      O => ram_reg_9(14)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(6),
      I1 => din_V_data_0_payload_A(6),
      I2 => din_V_data_0_sel,
      O => DIADI(6)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(19),
      I1 => din_V_data_0_payload_A(19),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(3)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(13),
      I2 => din_V_data_0_payload_B(13),
      I3 => iptr,
      O => ram_reg_6(13)
    );
\ram_reg_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(13),
      I2 => din_V_data_0_payload_B(13),
      I3 => iptr,
      O => ram_reg_7(13)
    );
\ram_reg_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(29),
      I2 => din_V_data_0_payload_B(29),
      I3 => iptr_3,
      O => ram_reg_8(13)
    );
\ram_reg_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(29),
      I2 => din_V_data_0_payload_B(29),
      I3 => iptr_3,
      O => ram_reg_9(13)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(5),
      I1 => din_V_data_0_payload_A(5),
      I2 => din_V_data_0_sel,
      O => DIADI(5)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(18),
      I1 => din_V_data_0_payload_A(18),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(2)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(12),
      I2 => din_V_data_0_payload_B(12),
      I3 => iptr,
      O => ram_reg_6(12)
    );
\ram_reg_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(12),
      I2 => din_V_data_0_payload_B(12),
      I3 => iptr,
      O => ram_reg_7(12)
    );
\ram_reg_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(28),
      I2 => din_V_data_0_payload_B(28),
      I3 => iptr_3,
      O => ram_reg_8(12)
    );
\ram_reg_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(28),
      I2 => din_V_data_0_payload_B(28),
      I3 => iptr_3,
      O => ram_reg_9(12)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(4),
      I1 => din_V_data_0_payload_A(4),
      I2 => din_V_data_0_sel,
      O => DIADI(4)
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(17),
      I1 => din_V_data_0_payload_A(17),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(1)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(11),
      I2 => din_V_data_0_payload_B(11),
      I3 => iptr,
      O => ram_reg_6(11)
    );
\ram_reg_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(11),
      I2 => din_V_data_0_payload_B(11),
      I3 => iptr,
      O => ram_reg_7(11)
    );
\ram_reg_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(27),
      I2 => din_V_data_0_payload_B(27),
      I3 => iptr_3,
      O => ram_reg_8(11)
    );
\ram_reg_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(27),
      I2 => din_V_data_0_payload_B(27),
      I3 => iptr_3,
      O => ram_reg_9(11)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(3),
      I1 => din_V_data_0_payload_A(3),
      I2 => din_V_data_0_sel,
      O => DIADI(3)
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(16),
      I1 => din_V_data_0_payload_A(16),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(0)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(10),
      I2 => din_V_data_0_payload_B(10),
      I3 => iptr,
      O => ram_reg_6(10)
    );
\ram_reg_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(10),
      I2 => din_V_data_0_payload_B(10),
      I3 => iptr,
      O => ram_reg_7(10)
    );
\ram_reg_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(26),
      I2 => din_V_data_0_payload_B(26),
      I3 => iptr_3,
      O => ram_reg_8(10)
    );
\ram_reg_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(26),
      I2 => din_V_data_0_payload_B(26),
      I3 => iptr_3,
      O => ram_reg_9(10)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(2),
      I1 => din_V_data_0_payload_A(2),
      I2 => din_V_data_0_sel,
      O => DIADI(2)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(9),
      I2 => din_V_data_0_payload_B(9),
      I3 => iptr,
      O => ram_reg_6(9)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(9),
      I2 => din_V_data_0_payload_B(9),
      I3 => iptr,
      O => ram_reg_7(9)
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(25),
      I2 => din_V_data_0_payload_B(25),
      I3 => iptr_3,
      O => ram_reg_8(9)
    );
\ram_reg_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(25),
      I2 => din_V_data_0_payload_B(25),
      I3 => iptr_3,
      O => ram_reg_9(9)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(1),
      I1 => din_V_data_0_payload_A(1),
      I2 => din_V_data_0_sel,
      O => DIADI(1)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(8),
      I2 => din_V_data_0_payload_B(8),
      I3 => iptr,
      O => ram_reg_6(8)
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(8),
      I2 => din_V_data_0_payload_B(8),
      I3 => iptr,
      O => ram_reg_7(8)
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(24),
      I2 => din_V_data_0_payload_B(24),
      I3 => iptr_3,
      O => ram_reg_8(8)
    );
\ram_reg_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(24),
      I2 => din_V_data_0_payload_B(24),
      I3 => iptr_3,
      O => ram_reg_9(8)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(0),
      I1 => din_V_data_0_payload_A(0),
      I2 => din_V_data_0_sel,
      O => DIADI(0)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(7),
      I2 => din_V_data_0_payload_B(7),
      I3 => iptr,
      O => ram_reg_6(7)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(7),
      I2 => din_V_data_0_payload_B(7),
      I3 => iptr,
      O => ram_reg_7(7)
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(23),
      I2 => din_V_data_0_payload_B(23),
      I3 => iptr_3,
      O => ram_reg_8(7)
    );
\ram_reg_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(23),
      I2 => din_V_data_0_payload_B(23),
      I3 => iptr_3,
      O => ram_reg_9(7)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \din_V_data_0_state_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^loop_realfft_be_buffer_proc86_u0_descramble_buf_1_m_real_v_ce0\
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(31),
      I1 => din_V_data_0_payload_A(31),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(15)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_done_reg,
      I4 => tmp_42_reg_198,
      O => ram_reg_3(0)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(6),
      I2 => din_V_data_0_payload_B(6),
      I3 => iptr,
      O => ram_reg_6(6)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(6),
      I2 => din_V_data_0_payload_B(6),
      I3 => iptr,
      O => ram_reg_7(6)
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(22),
      I2 => din_V_data_0_payload_B(22),
      I3 => iptr_3,
      O => ram_reg_8(6)
    );
\ram_reg_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(22),
      I2 => din_V_data_0_payload_B(22),
      I3 => iptr_3,
      O => ram_reg_9(6)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(5),
      I2 => din_V_data_0_payload_B(5),
      I3 => iptr,
      O => ram_reg_6(5)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(5),
      I2 => din_V_data_0_payload_B(5),
      I3 => iptr,
      O => ram_reg_7(5)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(21),
      I2 => din_V_data_0_payload_B(21),
      I3 => iptr_3,
      O => ram_reg_8(5)
    );
\ram_reg_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(21),
      I2 => din_V_data_0_payload_B(21),
      I3 => iptr_3,
      O => ram_reg_9(5)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(4),
      I2 => din_V_data_0_payload_B(4),
      I3 => iptr,
      O => ram_reg_6(4)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(4),
      I2 => din_V_data_0_payload_B(4),
      I3 => iptr,
      O => ram_reg_7(4)
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(20),
      I2 => din_V_data_0_payload_B(20),
      I3 => iptr_3,
      O => ram_reg_8(4)
    );
\ram_reg_i_22__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(20),
      I2 => din_V_data_0_payload_B(20),
      I3 => iptr_3,
      O => ram_reg_9(4)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(3),
      I2 => din_V_data_0_payload_B(3),
      I3 => iptr,
      O => ram_reg_6(3)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(3),
      I2 => din_V_data_0_payload_B(3),
      I3 => iptr,
      O => ram_reg_7(3)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(19),
      I2 => din_V_data_0_payload_B(19),
      I3 => iptr_3,
      O => ram_reg_8(3)
    );
\ram_reg_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(19),
      I2 => din_V_data_0_payload_B(19),
      I3 => iptr_3,
      O => ram_reg_9(3)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(2),
      I2 => din_V_data_0_payload_B(2),
      I3 => iptr,
      O => ram_reg_6(2)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(2),
      I2 => din_V_data_0_payload_B(2),
      I3 => iptr,
      O => ram_reg_7(2)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(18),
      I2 => din_V_data_0_payload_B(18),
      I3 => iptr_3,
      O => ram_reg_8(2)
    );
\ram_reg_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(18),
      I2 => din_V_data_0_payload_B(18),
      I3 => iptr_3,
      O => ram_reg_9(2)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(1),
      I2 => din_V_data_0_payload_B(1),
      I3 => iptr,
      O => ram_reg_6(1)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(1),
      I2 => din_V_data_0_payload_B(1),
      I3 => iptr,
      O => ram_reg_7(1)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(17),
      I2 => din_V_data_0_payload_B(17),
      I3 => iptr_3,
      O => ram_reg_8(1)
    );
\ram_reg_i_25__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(17),
      I2 => din_V_data_0_payload_B(17),
      I3 => iptr_3,
      O => ram_reg_9(1)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(0),
      I2 => din_V_data_0_payload_B(0),
      I3 => iptr,
      O => ram_reg_6(0)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(0),
      I2 => din_V_data_0_payload_B(0),
      I3 => iptr,
      O => ram_reg_7(0)
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(16),
      I2 => din_V_data_0_payload_B(16),
      I3 => iptr_3,
      O => ram_reg_8(0)
    );
\ram_reg_i_26__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => din_V_data_0_sel,
      I1 => din_V_data_0_payload_A(16),
      I2 => din_V_data_0_payload_B(16),
      I3 => iptr_3,
      O => ram_reg_9(0)
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => iptr,
      I1 => tmp_42_reg_198,
      I2 => ap_done_reg,
      I3 => \din_V_data_0_state_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => WEA(0)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => iptr_3,
      I1 => tmp_42_reg_198,
      I2 => ap_done_reg,
      I3 => \din_V_data_0_state_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ram_reg(0)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => tmp_42_reg_198,
      I1 => ap_done_reg,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => iptr,
      O => ram_reg_4(0)
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => tmp_42_reg_198,
      I1 => ap_done_reg,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => iptr_3,
      O => ram_reg_5(0)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(30),
      I1 => din_V_data_0_payload_A(30),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(14)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(29),
      I1 => din_V_data_0_payload_A(29),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(13)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \i2_0_i_reg_236_reg[5]\,
      I2 => iptr,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \i2_0_i_reg_236_reg[5]\,
      I2 => iptr_3,
      O => ram_reg_1(3)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(15),
      I1 => din_V_data_0_payload_A(15),
      I2 => din_V_data_0_sel,
      O => DIADI(15)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(28),
      I1 => din_V_data_0_payload_A(28),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(12)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \i2_0_i_reg_236_reg[4]\,
      I2 => iptr,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \i2_0_i_reg_236_reg[4]\,
      I2 => iptr_3,
      O => ram_reg_1(2)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(14),
      I1 => din_V_data_0_payload_A(14),
      I2 => din_V_data_0_sel,
      O => DIADI(14)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(27),
      I1 => din_V_data_0_payload_A(27),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(11)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \i2_0_i_reg_236_reg[3]\,
      I2 => iptr,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \i2_0_i_reg_236_reg[3]\,
      I2 => iptr_3,
      O => ram_reg_1(1)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(13),
      I1 => din_V_data_0_payload_A(13),
      I2 => din_V_data_0_sel,
      O => DIADI(13)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(26),
      I1 => din_V_data_0_payload_A(26),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(10)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(12),
      I1 => din_V_data_0_payload_A(12),
      I2 => din_V_data_0_sel,
      O => DIADI(12)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(25),
      I1 => din_V_data_0_payload_A(25),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(9)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(11),
      I1 => din_V_data_0_payload_A(11),
      I2 => din_V_data_0_sel,
      O => DIADI(11)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(24),
      I1 => din_V_data_0_payload_A(24),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(8)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(10),
      I1 => din_V_data_0_payload_A(10),
      I2 => din_V_data_0_sel,
      O => DIADI(10)
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => din_V_data_0_payload_B(23),
      I1 => din_V_data_0_payload_A(23),
      I2 => din_V_data_0_sel,
      O => ram_reg_2(7)
    );
\tmp_42_reg_198[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => i_reg_202(0),
      I1 => exitcond1302_i_reg_207,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \val_assign_reg_118_reg_n_0_[0]\,
      O => sel0(0)
    );
\tmp_42_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ready_INST_0_i_1_n_0,
      D => sel0(0),
      Q => tmp_42_reg_198,
      R => '0'
    );
\val_assign_reg_118[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000202020"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => ap_start,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_ready_INST_0_i_1_n_0,
      I5 => exitcond1302_i_reg_207,
      O => val_assign_reg_118
    );
\val_assign_reg_118[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \din_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_done_reg,
      I4 => exitcond1302_i_reg_207,
      O => \val_assign_reg_118[8]_i_2_n_0\
    );
\val_assign_reg_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(0),
      Q => \val_assign_reg_118_reg_n_0_[0]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(1),
      Q => \val_assign_reg_118_reg_n_0_[1]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(2),
      Q => \val_assign_reg_118_reg_n_0_[2]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(3),
      Q => \val_assign_reg_118_reg_n_0_[3]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(4),
      Q => \val_assign_reg_118_reg_n_0_[4]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(5),
      Q => \val_assign_reg_118_reg_n_0_[5]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(6),
      Q => \val_assign_reg_118_reg_n_0_[6]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(7),
      Q => \val_assign_reg_118_reg_n_0_[7]\,
      R => val_assign_reg_118
    );
\val_assign_reg_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \val_assign_reg_118[8]_i_2_n_0\,
      D => i_reg_202(8),
      Q => \val_assign_reg_118_reg_n_0_[8]\,
      R => val_assign_reg_118
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_real_hi_proc88 is
  port (
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    ap_reg_pp0_iter1_exitcond1300_i_reg_135 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    real_spectrum_hi_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_hi_V_M_real_V_full_n : in STD_LOGIC;
    real_spectrum_hi_buf_i_1_t_empty_n : in STD_LOGIC;
    real_spectrum_hi_buf_i_0_t_empty_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_real_hi_proc88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_real_hi_proc88 is
  signal \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \ap_block_pp0_stage0_subdone7_out__1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\ : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond1300_i_reg_135[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond1300_i_fu_117_p2 : STD_LOGIC;
  signal exitcond1300_i_reg_135 : STD_LOGIC;
  signal \exitcond1300_i_reg_135[0]_i_1_n_0\ : STD_LOGIC;
  signal \i3_0_i_reg_1060__1\ : STD_LOGIC;
  signal \i3_0_i_reg_106[0]_i_1_n_0\ : STD_LOGIC;
  signal \i3_0_i_reg_106[8]_i_6_n_0\ : STD_LOGIC;
  signal \i3_0_i_reg_106[8]_i_7_n_0\ : STD_LOGIC;
  signal i3_0_i_reg_106_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal i_fu_123_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair52";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \i3_0_i_reg_106[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i3_0_i_reg_106[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i3_0_i_reg_106[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i3_0_i_reg_106[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i3_0_i_reg_106[8]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i3_0_i_reg_106[8]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i3_0_i_reg_106[8]_i_7\ : label is "soft_lutpair55";
begin
  Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0) <= \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(7 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  ap_reg_pp0_iter1_exitcond1300_i_reg_135 <= \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\;
\SRL_SIG_reg[8][0]_srl9_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_full_n,
      I1 => real_spectrum_hi_V_M_real_V_full_n,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[8][0]_srl9_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_full_n,
      I1 => real_spectrum_hi_V_M_imag_V_full_n,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\,
      O => shiftReg_ce_0
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => real_spectrum_hi_buf_i_0_t_empty_n,
      I4 => real_spectrum_hi_buf_i_1_t_empty_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F800F0"
    )
        port map (
      I0 => real_spectrum_hi_buf_i_1_t_empty_n,
      I1 => real_spectrum_hi_buf_i_0_t_empty_n,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[2]_i_2__0_n_0\,
      I4 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[2]_i_1__0_n_0\
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond1300_i_fu_117_p2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => \ap_block_pp0_stage0_subdone7_out__1\,
      O => \ap_CS_fsm[2]_i_2__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__0_n_0\,
      Q => \^q\(1),
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_NS_fsm1,
      I2 => ap_rst_n,
      I3 => \ap_block_pp0_stage0_subdone7_out__1\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => exitcond1300_i_fu_117_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_block_pp0_stage0_subdone7_out__1\,
      I3 => exitcond1300_i_fu_117_p2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm1,
      I4 => \ap_block_pp0_stage0_subdone7_out__1\,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond1300_i_reg_135[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B0B8B0B8B0B8"
    )
        port map (
      I0 => exitcond1300_i_reg_135,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => real_spectrum_hi_V_M_imag_V_full_n,
      I5 => real_spectrum_hi_V_M_real_V_full_n,
      O => \ap_reg_pp0_iter1_exitcond1300_i_reg_135[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_exitcond1300_i_reg_135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_exitcond1300_i_reg_135[0]_i_1_n_0\,
      Q => \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\,
      R => '0'
    );
\exitcond1300_i_reg_135[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond1300_i_fu_117_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_block_pp0_stage0_subdone7_out__1\,
      I3 => exitcond1300_i_reg_135,
      O => \exitcond1300_i_reg_135[0]_i_1_n_0\
    );
\exitcond1300_i_reg_135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond1300_i_reg_135[0]_i_1_n_0\,
      Q => exitcond1300_i_reg_135,
      R => '0'
    );
\i3_0_i_reg_106[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => exitcond1300_i_fu_117_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_block_pp0_stage0_subdone7_out__1\,
      I4 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      O => \i3_0_i_reg_106[0]_i_1_n_0\
    );
\i3_0_i_reg_106[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      O => i_fu_123_p2(1)
    );
\i3_0_i_reg_106[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(2),
      O => i_fu_123_p2(2)
    );
\i3_0_i_reg_106[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(2),
      I3 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(3),
      O => i_fu_123_p2(3)
    );
\i3_0_i_reg_106[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(2),
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      I3 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(3),
      I4 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(4),
      O => i_fu_123_p2(4)
    );
\i3_0_i_reg_106[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(3),
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      I3 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(2),
      I4 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(4),
      I5 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(5),
      O => i_fu_123_p2(5)
    );
\i3_0_i_reg_106[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i3_0_i_reg_106[8]_i_6_n_0\,
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(6),
      O => i_fu_123_p2(6)
    );
\i3_0_i_reg_106[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i3_0_i_reg_106[8]_i_6_n_0\,
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(6),
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(7),
      O => i_fu_123_p2(7)
    );
\i3_0_i_reg_106[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => real_spectrum_hi_buf_i_0_t_empty_n,
      I2 => real_spectrum_hi_buf_i_1_t_empty_n,
      O => ap_NS_fsm1
    );
\i3_0_i_reg_106[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => exitcond1300_i_fu_117_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_block_pp0_stage0_subdone7_out__1\,
      O => \i3_0_i_reg_1060__1\
    );
\i3_0_i_reg_106[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(6),
      I1 => \i3_0_i_reg_106[8]_i_6_n_0\,
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(7),
      I3 => i3_0_i_reg_106_reg(8),
      O => i_fu_123_p2(8)
    );
\i3_0_i_reg_106[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => i3_0_i_reg_106_reg(8),
      I1 => \i3_0_i_reg_106[8]_i_7_n_0\,
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      I3 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(7),
      I4 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(5),
      I5 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(6),
      O => exitcond1300_i_fu_117_p2
    );
\i3_0_i_reg_106[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_full_n,
      I1 => real_spectrum_hi_V_M_imag_V_full_n,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\,
      O => \ap_block_pp0_stage0_subdone7_out__1\
    );
\i3_0_i_reg_106[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(5),
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(3),
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      I3 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      I4 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(2),
      I5 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(4),
      O => \i3_0_i_reg_106[8]_i_6_n_0\
    );
\i3_0_i_reg_106[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(3),
      I1 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(4),
      I2 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      I3 => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(2),
      O => \i3_0_i_reg_106[8]_i_7_n_0\
    );
\i3_0_i_reg_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i3_0_i_reg_106[0]_i_1_n_0\,
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(0),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(1),
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(1),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(2),
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(2),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(3),
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(3),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(4),
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(4),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(5),
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(5),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(6),
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(6),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(7),
      Q => \^loop_realfft_be_rev_real_hi_proc88_u0_real_spectrum_hi_buf_i_1_address0\(7),
      R => ap_NS_fsm1
    );
\i3_0_i_reg_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i3_0_i_reg_1060__1\,
      D => i_fu_123_p2(8),
      Q => i3_0_i_reg_106_reg(8),
      R => ap_NS_fsm1
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808880888088"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => real_spectrum_hi_V_M_imag_V_full_n,
      I5 => real_spectrum_hi_V_M_real_V_full_n,
      O => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F0000"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_full_n,
      I1 => real_spectrum_hi_V_M_imag_V_full_n,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \^ap_reg_pp0_iter1_exitcond1300_i_reg_135\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => exitcond1300_i_reg_135,
      O => ram_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stream_output_proc89 is
  port (
    dout_TVALID : out STD_LOGIC;
    tmp_reg_219 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    mOutPtr110_out_1 : out STD_LOGIC;
    mOutPtr110_out_2 : out STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read : out STD_LOGIC;
    mOutPtr110_out_3 : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_ap_ready : out STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_ap_start : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_empty_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_empty_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    real_spectrum_hi_V_M_real_V_full_n : in STD_LOGIC;
    real_spectrum_hi_V_M_real_V_empty_n : in STD_LOGIC;
    real_spectrum_hi_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_hi_V_M_imag_V_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_Loop_realfft_be_stream_output_proc89_U0_full_n : in STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stream_output_proc89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stream_output_proc89 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \ap_condition_210__0\ : STD_LOGIC;
  signal ap_done_INST_0_i_2_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_dout_val_last_V_reg_228 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_dout_val_last_V_reg_228[0]_i_1_n_0\ : STD_LOGIC;
  signal \^dout_tvalid\ : STD_LOGIC;
  signal dout_V_data_1_ack_in : STD_LOGIC;
  signal dout_V_data_1_load_B : STD_LOGIC;
  signal dout_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_V_data_1_payload_A[31]_i_1_n_0\ : STD_LOGIC;
  signal dout_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dout_V_data_1_sel : STD_LOGIC;
  signal dout_V_data_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal dout_V_data_1_sel_wr : STD_LOGIC;
  signal dout_V_data_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \dout_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_V_data_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal dout_V_last_V_1_ack_in : STD_LOGIC;
  signal dout_V_last_V_1_payload_A : STD_LOGIC;
  signal \dout_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal dout_V_last_V_1_payload_B : STD_LOGIC;
  signal \dout_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal dout_V_last_V_1_sel : STD_LOGIC;
  signal dout_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal dout_V_last_V_1_sel_wr : STD_LOGIC;
  signal dout_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \dout_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_V_last_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal dout_val_last_V_fu_182_p2 : STD_LOGIC;
  signal dout_val_last_V_reg_228 : STD_LOGIC;
  signal \dout_val_last_V_reg_228[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_val_last_V_reg_228[0]_i_3_n_0\ : STD_LOGIC;
  signal i4_0_i1_reg_136 : STD_LOGIC;
  signal \i4_0_i1_reg_136[8]_i_2_n_0\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[0]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[1]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[2]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[3]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[4]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[5]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[6]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[7]\ : STD_LOGIC;
  signal \i4_0_i1_reg_136_reg_n_0_[8]\ : STD_LOGIC;
  signal i_fu_176_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_223 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_223[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_223[2]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_223[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_223[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_223[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_223[8]_i_10_n_0\ : STD_LOGIC;
  signal \i_reg_223[8]_i_3_n_0\ : STD_LOGIC;
  signal \i_reg_223[8]_i_4_n_0\ : STD_LOGIC;
  signal \i_reg_223[8]_i_5_n_0\ : STD_LOGIC;
  signal \i_reg_223[8]_i_7_n_0\ : STD_LOGIC;
  signal \i_reg_223[8]_i_8_n_0\ : STD_LOGIC;
  signal \i_reg_223[8]_i_9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_9_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^tmp_reg_219\ : STD_LOGIC;
  signal \tmp_reg_219[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair62";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_dout_val_last_V_reg_228[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout_TDATA[0]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dout_TDATA[10]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_TDATA[11]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dout_TDATA[12]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dout_TDATA[13]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dout_TDATA[14]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dout_TDATA[15]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dout_TDATA[16]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dout_TDATA[17]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dout_TDATA[18]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_TDATA[19]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_TDATA[1]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dout_TDATA[20]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_TDATA[21]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_TDATA[22]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_TDATA[23]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dout_TDATA[24]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_TDATA[25]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_TDATA[26]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_TDATA[27]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_TDATA[28]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_TDATA[29]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_TDATA[2]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout_TDATA[30]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_TDATA[3]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout_TDATA[4]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout_TDATA[5]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout_TDATA[6]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dout_TDATA[7]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dout_TDATA[8]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_TDATA[9]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout_TLAST[0]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of dout_V_data_1_sel_rd_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of dout_V_data_1_sel_wr_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of dout_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of dout_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_val_last_V_reg_228[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_reg_223[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_reg_223[5]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_reg_223[7]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_reg_223[8]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_reg_223[8]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__2\ : label is "soft_lutpair61";
begin
  Q(0) <= \^q\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  dout_TVALID <= \^dout_tvalid\;
  tmp_reg_219 <= \^tmp_reg_219\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \^q\(0),
      O => \ap_CS_fsm[0]_i_1__0_n_0\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      O => \ap_CS_fsm[1]_i_1__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__1_n_0\,
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
ap_done_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_reg_pp0_iter1_dout_val_last_V_reg_228,
      O => ap_done
    );
ap_done_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => dout_V_last_V_1_ack_in,
      I1 => dout_V_data_1_ack_in,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ap_done_INST_0_i_2_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_block_pp0_stage0_subdone
    );
ap_done_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \^tmp_reg_219\,
      I1 => real_spectrum_hi_V_M_real_V_empty_n,
      I2 => real_spectrum_hi_V_M_imag_V_empty_n,
      I3 => real_spectrum_lo_V_M_real_V_empty_n,
      I4 => real_spectrum_lo_V_M_imag_V_empty_n,
      I5 => dout_V_data_1_ack_in,
      O => ap_done_INST_0_i_2_n_0
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9D88"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0C0C0A0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_rst_n,
      I3 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      I4 => \^q\(0),
      I5 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_dout_val_last_V_reg_228[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout_val_last_V_reg_228,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_reg_pp0_iter1_dout_val_last_V_reg_228,
      O => \ap_reg_pp0_iter1_dout_val_last_V_reg_228[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_dout_val_last_V_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_dout_val_last_V_reg_228[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_dout_val_last_V_reg_228,
      R => '0'
    );
\dout_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(0),
      I1 => dout_V_data_1_payload_A(0),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(0)
    );
\dout_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(10),
      I1 => dout_V_data_1_payload_A(10),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(10)
    );
\dout_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(11),
      I1 => dout_V_data_1_payload_A(11),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(11)
    );
\dout_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(12),
      I1 => dout_V_data_1_payload_A(12),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(12)
    );
\dout_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(13),
      I1 => dout_V_data_1_payload_A(13),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(13)
    );
\dout_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(14),
      I1 => dout_V_data_1_payload_A(14),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(14)
    );
\dout_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(15),
      I1 => dout_V_data_1_payload_A(15),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(15)
    );
\dout_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(16),
      I1 => dout_V_data_1_payload_A(16),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(16)
    );
\dout_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(17),
      I1 => dout_V_data_1_payload_A(17),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(17)
    );
\dout_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(18),
      I1 => dout_V_data_1_payload_A(18),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(18)
    );
\dout_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(19),
      I1 => dout_V_data_1_payload_A(19),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(19)
    );
\dout_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(1),
      I1 => dout_V_data_1_payload_A(1),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(1)
    );
\dout_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(20),
      I1 => dout_V_data_1_payload_A(20),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(20)
    );
\dout_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(21),
      I1 => dout_V_data_1_payload_A(21),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(21)
    );
\dout_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(22),
      I1 => dout_V_data_1_payload_A(22),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(22)
    );
\dout_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(23),
      I1 => dout_V_data_1_payload_A(23),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(23)
    );
\dout_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(24),
      I1 => dout_V_data_1_payload_A(24),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(24)
    );
\dout_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(25),
      I1 => dout_V_data_1_payload_A(25),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(25)
    );
\dout_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(26),
      I1 => dout_V_data_1_payload_A(26),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(26)
    );
\dout_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(27),
      I1 => dout_V_data_1_payload_A(27),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(27)
    );
\dout_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(28),
      I1 => dout_V_data_1_payload_A(28),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(28)
    );
\dout_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(29),
      I1 => dout_V_data_1_payload_A(29),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(29)
    );
\dout_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(2),
      I1 => dout_V_data_1_payload_A(2),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(2)
    );
\dout_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(30),
      I1 => dout_V_data_1_payload_A(30),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(30)
    );
\dout_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(31),
      I1 => dout_V_data_1_payload_A(31),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(31)
    );
\dout_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(3),
      I1 => dout_V_data_1_payload_A(3),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(3)
    );
\dout_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(4),
      I1 => dout_V_data_1_payload_A(4),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(4)
    );
\dout_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(5),
      I1 => dout_V_data_1_payload_A(5),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(5)
    );
\dout_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(6),
      I1 => dout_V_data_1_payload_A(6),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(6)
    );
\dout_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(7),
      I1 => dout_V_data_1_payload_A(7),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(7)
    );
\dout_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(8),
      I1 => dout_V_data_1_payload_A(8),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(8)
    );
\dout_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dout_V_data_1_payload_B(9),
      I1 => dout_V_data_1_payload_A(9),
      I2 => dout_V_data_1_sel,
      O => dout_TDATA(9)
    );
\dout_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout_V_last_V_1_payload_B,
      I1 => dout_V_last_V_1_sel,
      I2 => dout_V_last_V_1_payload_A,
      O => dout_TLAST(0)
    );
\dout_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \dout_V_data_1_state_reg_n_0_[0]\,
      I1 => dout_V_data_1_ack_in,
      I2 => dout_V_data_1_sel_wr,
      O => \dout_V_data_1_payload_A[31]_i_1_n_0\
    );
\dout_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(0),
      Q => dout_V_data_1_payload_A(0),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(10),
      Q => dout_V_data_1_payload_A(10),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(11),
      Q => dout_V_data_1_payload_A(11),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(12),
      Q => dout_V_data_1_payload_A(12),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(13),
      Q => dout_V_data_1_payload_A(13),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(14),
      Q => dout_V_data_1_payload_A(14),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(15),
      Q => dout_V_data_1_payload_A(15),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(16),
      Q => dout_V_data_1_payload_A(16),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(17),
      Q => dout_V_data_1_payload_A(17),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(18),
      Q => dout_V_data_1_payload_A(18),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(19),
      Q => dout_V_data_1_payload_A(19),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(1),
      Q => dout_V_data_1_payload_A(1),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(20),
      Q => dout_V_data_1_payload_A(20),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(21),
      Q => dout_V_data_1_payload_A(21),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(22),
      Q => dout_V_data_1_payload_A(22),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(23),
      Q => dout_V_data_1_payload_A(23),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(24),
      Q => dout_V_data_1_payload_A(24),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(25),
      Q => dout_V_data_1_payload_A(25),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(26),
      Q => dout_V_data_1_payload_A(26),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(27),
      Q => dout_V_data_1_payload_A(27),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(28),
      Q => dout_V_data_1_payload_A(28),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(29),
      Q => dout_V_data_1_payload_A(29),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(2),
      Q => dout_V_data_1_payload_A(2),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(30),
      Q => dout_V_data_1_payload_A(30),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(31),
      Q => dout_V_data_1_payload_A(31),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(3),
      Q => dout_V_data_1_payload_A(3),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(4),
      Q => dout_V_data_1_payload_A(4),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(5),
      Q => dout_V_data_1_payload_A(5),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(6),
      Q => dout_V_data_1_payload_A(6),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(7),
      Q => dout_V_data_1_payload_A(7),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(8),
      Q => dout_V_data_1_payload_A(8),
      R => '0'
    );
\dout_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \dout_V_data_1_payload_A[31]_i_1_n_0\,
      D => D(9),
      Q => dout_V_data_1_payload_A(9),
      R => '0'
    );
\dout_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => dout_V_data_1_sel_wr,
      I1 => \dout_V_data_1_state_reg_n_0_[0]\,
      I2 => dout_V_data_1_ack_in,
      O => dout_V_data_1_load_B
    );
\dout_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(0),
      Q => dout_V_data_1_payload_B(0),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(10),
      Q => dout_V_data_1_payload_B(10),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(11),
      Q => dout_V_data_1_payload_B(11),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(12),
      Q => dout_V_data_1_payload_B(12),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(13),
      Q => dout_V_data_1_payload_B(13),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(14),
      Q => dout_V_data_1_payload_B(14),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(15),
      Q => dout_V_data_1_payload_B(15),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(16),
      Q => dout_V_data_1_payload_B(16),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(17),
      Q => dout_V_data_1_payload_B(17),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(18),
      Q => dout_V_data_1_payload_B(18),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(19),
      Q => dout_V_data_1_payload_B(19),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(1),
      Q => dout_V_data_1_payload_B(1),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(20),
      Q => dout_V_data_1_payload_B(20),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(21),
      Q => dout_V_data_1_payload_B(21),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(22),
      Q => dout_V_data_1_payload_B(22),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(23),
      Q => dout_V_data_1_payload_B(23),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(24),
      Q => dout_V_data_1_payload_B(24),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(25),
      Q => dout_V_data_1_payload_B(25),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(26),
      Q => dout_V_data_1_payload_B(26),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(27),
      Q => dout_V_data_1_payload_B(27),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(28),
      Q => dout_V_data_1_payload_B(28),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(29),
      Q => dout_V_data_1_payload_B(29),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(2),
      Q => dout_V_data_1_payload_B(2),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(30),
      Q => dout_V_data_1_payload_B(30),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(31),
      Q => dout_V_data_1_payload_B(31),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(3),
      Q => dout_V_data_1_payload_B(3),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(4),
      Q => dout_V_data_1_payload_B(4),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(5),
      Q => dout_V_data_1_payload_B(5),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(6),
      Q => dout_V_data_1_payload_B(6),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(7),
      Q => dout_V_data_1_payload_B(7),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(8),
      Q => dout_V_data_1_payload_B(8),
      R => '0'
    );
\dout_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dout_V_data_1_load_B,
      D => D(9),
      Q => dout_V_data_1_payload_B(9),
      R => '0'
    );
dout_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_TREADY,
      I1 => \dout_V_data_1_state_reg_n_0_[0]\,
      I2 => dout_V_data_1_sel,
      O => dout_V_data_1_sel_rd_i_1_n_0
    );
dout_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_V_data_1_sel_rd_i_1_n_0,
      Q => dout_V_data_1_sel,
      R => SS(0)
    );
dout_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_V_data_1_ack_in,
      I3 => dout_V_data_1_sel_wr,
      O => dout_V_data_1_sel_wr_i_1_n_0
    );
dout_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_V_data_1_sel_wr_i_1_n_0,
      Q => dout_V_data_1_sel_wr,
      R => SS(0)
    );
\dout_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F0F0F080800000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => dout_TREADY,
      I4 => dout_V_data_1_ack_in,
      I5 => \dout_V_data_1_state_reg_n_0_[0]\,
      O => \dout_V_data_1_state[0]_i_1_n_0\
    );
\dout_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFF0FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_TREADY,
      I3 => \dout_V_data_1_state_reg_n_0_[0]\,
      I4 => dout_V_data_1_ack_in,
      O => \dout_V_data_1_state[1]_i_1_n_0\
    );
\dout_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_V_data_1_state[0]_i_1_n_0\,
      Q => \dout_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\dout_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_V_data_1_state[1]_i_1_n_0\,
      Q => dout_V_data_1_ack_in,
      R => SS(0)
    );
\dout_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => dout_val_last_V_reg_228,
      I1 => \^dout_tvalid\,
      I2 => dout_V_last_V_1_ack_in,
      I3 => dout_V_last_V_1_sel_wr,
      I4 => dout_V_last_V_1_payload_A,
      O => \dout_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\dout_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => dout_V_last_V_1_payload_A,
      R => '0'
    );
\dout_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => dout_val_last_V_reg_228,
      I1 => dout_V_last_V_1_sel_wr,
      I2 => \^dout_tvalid\,
      I3 => dout_V_last_V_1_ack_in,
      I4 => dout_V_last_V_1_payload_B,
      O => \dout_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\dout_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => dout_V_last_V_1_payload_B,
      R => '0'
    );
dout_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^dout_tvalid\,
      I1 => dout_TREADY,
      I2 => dout_V_last_V_1_sel,
      O => dout_V_last_V_1_sel_rd_i_1_n_0
    );
dout_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_V_last_V_1_sel_rd_i_1_n_0,
      Q => dout_V_last_V_1_sel,
      R => SS(0)
    );
dout_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_V_last_V_1_ack_in,
      I3 => dout_V_last_V_1_sel_wr,
      O => dout_V_last_V_1_sel_wr_i_1_n_0
    );
dout_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_V_last_V_1_sel_wr_i_1_n_0,
      Q => dout_V_last_V_1_sel_wr,
      R => SS(0)
    );
\dout_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080F000F080F000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => \^dout_tvalid\,
      I4 => dout_V_last_V_1_ack_in,
      I5 => dout_TREADY,
      O => \dout_V_last_V_1_state[0]_i_1_n_0\
    );
\dout_V_last_V_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A002A002A002A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_done_INST_0_i_2_n_0,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => dout_V_data_1_ack_in,
      I5 => dout_V_last_V_1_ack_in,
      O => \^ap_enable_reg_pp0_iter1_reg_0\
    );
\dout_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFF0FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_TREADY,
      I3 => \^dout_tvalid\,
      I4 => dout_V_last_V_1_ack_in,
      O => \dout_V_last_V_1_state[1]_i_1_n_0\
    );
\dout_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_V_last_V_1_state[0]_i_1_n_0\,
      Q => \^dout_tvalid\,
      R => '0'
    );
\dout_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_V_last_V_1_state[1]_i_1_n_0\,
      Q => dout_V_last_V_1_ack_in,
      R => SS(0)
    );
\dout_val_last_V_reg_228[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout_val_last_V_fu_182_p2,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => dout_val_last_V_reg_228,
      O => \dout_val_last_V_reg_228[0]_i_1_n_0\
    );
\dout_val_last_V_reg_228[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \i_reg_223[8]_i_5_n_0\,
      I1 => \mOutPtr[1]_i_3_n_0\,
      I2 => \i_reg_223[2]_i_2_n_0\,
      I3 => \i_reg_223[8]_i_3_n_0\,
      I4 => p_0_in,
      I5 => \dout_val_last_V_reg_228[0]_i_3_n_0\,
      O => dout_val_last_V_fu_182_p2
    );
\dout_val_last_V_reg_228[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F335FFF5FFF5F"
    )
        port map (
      I0 => \i4_0_i1_reg_136_reg_n_0_[5]\,
      I1 => i_reg_223(5),
      I2 => \i4_0_i1_reg_136_reg_n_0_[4]\,
      I3 => \ap_condition_210__0\,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(4),
      O => \dout_val_last_V_reg_228[0]_i_3_n_0\
    );
\dout_val_last_V_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_val_last_V_reg_228[0]_i_1_n_0\,
      Q => dout_val_last_V_reg_228,
      R => '0'
    );
\i4_0_i1_reg_136[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => dout_val_last_V_reg_228,
      I3 => \^q\(0),
      I4 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      O => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => dout_val_last_V_reg_228,
      O => \i4_0_i1_reg_136[8]_i_2_n_0\
    );
\i4_0_i1_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(0),
      Q => \i4_0_i1_reg_136_reg_n_0_[0]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(1),
      Q => \i4_0_i1_reg_136_reg_n_0_[1]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(2),
      Q => \i4_0_i1_reg_136_reg_n_0_[2]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(3),
      Q => \i4_0_i1_reg_136_reg_n_0_[3]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(4),
      Q => \i4_0_i1_reg_136_reg_n_0_[4]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(5),
      Q => \i4_0_i1_reg_136_reg_n_0_[5]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(6),
      Q => \i4_0_i1_reg_136_reg_n_0_[6]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(7),
      Q => \i4_0_i1_reg_136_reg_n_0_[7]\,
      R => i4_0_i1_reg_136
    );
\i4_0_i1_reg_136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i4_0_i1_reg_136[8]_i_2_n_0\,
      D => i_reg_223(8),
      Q => \i4_0_i1_reg_136_reg_n_0_[8]\,
      R => i4_0_i1_reg_136
    );
\i_reg_223[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D515D5D5"
    )
        port map (
      I0 => \i4_0_i1_reg_136_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => dout_val_last_V_reg_228,
      I4 => i_reg_223(0),
      O => i_fu_176_p2(0)
    );
\i_reg_223[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005A335A005ACC5A"
    )
        port map (
      I0 => \i4_0_i1_reg_136_reg_n_0_[0]\,
      I1 => i_reg_223(0),
      I2 => \i4_0_i1_reg_136_reg_n_0_[1]\,
      I3 => \ap_condition_210__0\,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(1),
      O => i_fu_176_p2(1)
    );
\i_reg_223[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999A99959995999"
    )
        port map (
      I0 => \i_reg_223[2]_i_2_n_0\,
      I1 => \i4_0_i1_reg_136_reg_n_0_[2]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(2),
      O => \i_reg_223[2]_i_1_n_0\
    );
\i_reg_223[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F335FFF5FFF5F"
    )
        port map (
      I0 => \i4_0_i1_reg_136_reg_n_0_[1]\,
      I1 => i_reg_223(1),
      I2 => \i4_0_i1_reg_136_reg_n_0_[0]\,
      I3 => \ap_condition_210__0\,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(0),
      O => \i_reg_223[2]_i_2_n_0\
    );
\i_reg_223[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6665666A666A666"
    )
        port map (
      I0 => \i_reg_223[3]_i_2_n_0\,
      I1 => \i4_0_i1_reg_136_reg_n_0_[3]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(3),
      O => i_fu_176_p2(3)
    );
\i_reg_223[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => \i4_0_i1_reg_136_reg_n_0_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => dout_val_last_V_reg_228,
      I4 => i_reg_223(2),
      I5 => \i_reg_223[2]_i_2_n_0\,
      O => \i_reg_223[3]_i_2_n_0\
    );
\i_reg_223[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6665666A666A666"
    )
        port map (
      I0 => \i_reg_223[4]_i_2_n_0\,
      I1 => \i4_0_i1_reg_136_reg_n_0_[4]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(4),
      O => i_fu_176_p2(4)
    );
\i_reg_223[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002E2200000000"
    )
        port map (
      I0 => \i4_0_i1_reg_136_reg_n_0_[3]\,
      I1 => \ap_condition_210__0\,
      I2 => dout_val_last_V_reg_228,
      I3 => i_reg_223(3),
      I4 => \i_reg_223[2]_i_2_n_0\,
      I5 => \i_reg_223[8]_i_9_n_0\,
      O => \i_reg_223[4]_i_2_n_0\
    );
\i_reg_223[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6665666A666A666"
    )
        port map (
      I0 => \i_reg_223[5]_i_2_n_0\,
      I1 => \i4_0_i1_reg_136_reg_n_0_[5]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(5),
      O => i_fu_176_p2(5)
    );
\i_reg_223[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \i_reg_223[8]_i_10_n_0\,
      I1 => \i_reg_223[8]_i_9_n_0\,
      I2 => \i_reg_223[2]_i_2_n_0\,
      I3 => \i_reg_223[8]_i_8_n_0\,
      O => \i_reg_223[5]_i_2_n_0\
    );
\i_reg_223[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6665666A666A666"
    )
        port map (
      I0 => \i_reg_223[8]_i_4_n_0\,
      I1 => \i4_0_i1_reg_136_reg_n_0_[6]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(6),
      O => i_fu_176_p2(6)
    );
\i_reg_223[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F755F7FF08AA0800"
    )
        port map (
      I0 => \i_reg_223[8]_i_4_n_0\,
      I1 => i_reg_223(6),
      I2 => dout_val_last_V_reg_228,
      I3 => \ap_condition_210__0\,
      I4 => \i4_0_i1_reg_136_reg_n_0_[6]\,
      I5 => \i_reg_223[8]_i_5_n_0\,
      O => i_fu_176_p2(7)
    );
\i_reg_223[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ap_condition_210__0\
    );
\i_reg_223[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(4),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[4]\,
      O => \i_reg_223[8]_i_10_n_0\
    );
\i_reg_223[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_223[8]_i_3_n_0\,
      I1 => \i_reg_223[8]_i_4_n_0\,
      I2 => \i_reg_223[8]_i_5_n_0\,
      I3 => p_0_in,
      O => i_fu_176_p2(8)
    );
\i_reg_223[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(6),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[6]\,
      O => \i_reg_223[8]_i_3_n_0\
    );
\i_reg_223[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \i_reg_223[8]_i_7_n_0\,
      I1 => \i_reg_223[8]_i_8_n_0\,
      I2 => \i_reg_223[2]_i_2_n_0\,
      I3 => \i_reg_223[8]_i_9_n_0\,
      I4 => \i_reg_223[8]_i_10_n_0\,
      O => \i_reg_223[8]_i_4_n_0\
    );
\i_reg_223[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(7),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[7]\,
      O => \i_reg_223[8]_i_5_n_0\
    );
\i_reg_223[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(8),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[8]\,
      O => p_0_in
    );
\i_reg_223[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(5),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[5]\,
      O => \i_reg_223[8]_i_7_n_0\
    );
\i_reg_223[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(3),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[3]\,
      O => \i_reg_223[8]_i_8_n_0\
    );
\i_reg_223[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(2),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[2]\,
      O => \i_reg_223[8]_i_9_n_0\
    );
\i_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(0),
      Q => i_reg_223(0),
      R => '0'
    );
\i_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(1),
      Q => i_reg_223(1),
      R => '0'
    );
\i_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \i_reg_223[2]_i_1_n_0\,
      Q => i_reg_223(2),
      R => '0'
    );
\i_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(3),
      Q => i_reg_223(3),
      R => '0'
    );
\i_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(4),
      Q => i_reg_223(4),
      R => '0'
    );
\i_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(5),
      Q => i_reg_223(5),
      R => '0'
    );
\i_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(6),
      Q => i_reg_223(6),
      R => '0'
    );
\i_reg_223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(7),
      Q => i_reg_223(7),
      R => '0'
    );
\i_reg_223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => i_fu_176_p2(8),
      Q => i_reg_223(8),
      R => '0'
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      I2 => \i_reg_223[8]_i_5_n_0\,
      I3 => \mOutPtr[1]_i_3_n_0\,
      I4 => \i_reg_223[2]_i_2_n_0\,
      I5 => \mOutPtr[2]_i_5_n_0\,
      O => Loop_realfft_be_stream_output_proc89_U0_ap_ready
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F335FFF5FFF5F"
    )
        port map (
      I0 => \i4_0_i1_reg_136_reg_n_0_[3]\,
      I1 => i_reg_223(3),
      I2 => \i4_0_i1_reg_136_reg_n_0_[2]\,
      I3 => \ap_condition_210__0\,
      I4 => dout_val_last_V_reg_228,
      I5 => i_reg_223(2),
      O => \mOutPtr[1]_i_3_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \mOutPtr[2]_i_5_n_0\,
      I1 => \mOutPtr[2]_i_6_n_0\,
      I2 => \i_reg_223[8]_i_5_n_0\,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => start_once_reg_reg,
      I5 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      O => mOutPtr110_out_3
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => start_for_Loop_realfft_be_stream_output_proc89_U0_full_n,
      I1 => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \i_reg_223[8]_i_5_n_0\,
      I4 => \mOutPtr[2]_i_6_n_0\,
      I5 => \mOutPtr[2]_i_5_n_0\,
      O => \mOutPtr_reg[2]\
    );
\mOutPtr[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \i_reg_223[8]_i_3_n_0\,
      I1 => p_0_in,
      I2 => \i_reg_223[8]_i_10_n_0\,
      I3 => \i_reg_223[8]_i_7_n_0\,
      O => \mOutPtr[2]_i_5_n_0\
    );
\mOutPtr[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \i_reg_223[8]_i_9_n_0\,
      I1 => \i_reg_223[8]_i_8_n_0\,
      I2 => \mOutPtr[2]_i_8_n_0\,
      I3 => \mOutPtr[2]_i_9_n_0\,
      O => \mOutPtr[2]_i_6_n_0\
    );
\mOutPtr[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(0),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[0]\,
      O => \mOutPtr[2]_i_8_n_0\
    );
\mOutPtr[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => i_reg_223(1),
      I1 => dout_val_last_V_reg_228,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i4_0_i1_reg_136_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_9_n_0\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => \^tmp_reg_219\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => WEA(0),
      I4 => real_spectrum_lo_V_M_imag_V_full_n,
      I5 => real_spectrum_lo_V_M_imag_V_empty_n,
      O => mOutPtr110_out
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \^tmp_reg_219\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => shiftReg_ce,
      I4 => real_spectrum_hi_V_M_imag_V_full_n,
      I5 => real_spectrum_hi_V_M_imag_V_empty_n,
      O => mOutPtr110_out_2
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \^tmp_reg_219\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \^tmp_reg_219\,
      O => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => \^tmp_reg_219\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => WEA(0),
      I4 => real_spectrum_lo_V_M_real_V_full_n,
      I5 => real_spectrum_lo_V_M_real_V_empty_n,
      O => mOutPtr110_out_0
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \^tmp_reg_219\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => shiftReg_ce,
      I4 => real_spectrum_hi_V_M_real_V_full_n,
      I5 => real_spectrum_hi_V_M_real_V_empty_n,
      O => mOutPtr110_out_1
    );
\tmp_reg_219[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => i_reg_223(8),
      I1 => dout_val_last_V_reg_228,
      I2 => \ap_condition_210__0\,
      I3 => \i4_0_i1_reg_136_reg_n_0_[8]\,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => \^tmp_reg_219\,
      O => \tmp_reg_219[0]_i_1_n_0\
    );
\tmp_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_219[0]_i_1_n_0\,
      Q => \^tmp_reg_219\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg is
  signal \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][0]_srl9 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_2__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_3__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_4__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_5__1\ : label is "soft_lutpair136";
  attribute srl_bus_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][10]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][11]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][12]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][13]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][14]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][15]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][1]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][2]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][3]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][4]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][5]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][6]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][7]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][8]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_lo_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][9]_srl9 ";
begin
\SRL_SIG_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[8][0]_srl9_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\
    );
\SRL_SIG_reg[8][10]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[8][11]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[8][12]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[8][13]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[8][14]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[8][15]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[8][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[8][2]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[8][3]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[8][4]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[8][5]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[8][6]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[8][7]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[8][8]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[8][9]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__1_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__1_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__1_n_0\,
      CE => WEA(0),
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp_reg_219 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10 : entity is "fifo_w16_d8_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10 is
  signal \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\ : STD_LOGIC;
  signal real_spectrum_hi_V_M_real_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][0]_srl9 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_2__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_3__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_4__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_5__2\ : label is "soft_lutpair123";
  attribute srl_bus_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][10]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][11]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][12]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][13]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][14]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][15]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][1]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][2]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][3]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][4]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][5]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][6]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][7]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][8]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_hi_V_M_real_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][9]_srl9 ";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair119";
begin
\SRL_SIG_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => real_spectrum_hi_V_M_real_V_dout(0)
    );
\SRL_SIG_reg[8][0]_srl9_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\
    );
\SRL_SIG_reg[8][10]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => real_spectrum_hi_V_M_real_V_dout(10)
    );
\SRL_SIG_reg[8][11]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => real_spectrum_hi_V_M_real_V_dout(11)
    );
\SRL_SIG_reg[8][12]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => real_spectrum_hi_V_M_real_V_dout(12)
    );
\SRL_SIG_reg[8][13]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => real_spectrum_hi_V_M_real_V_dout(13)
    );
\SRL_SIG_reg[8][14]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => real_spectrum_hi_V_M_real_V_dout(14)
    );
\SRL_SIG_reg[8][15]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => real_spectrum_hi_V_M_real_V_dout(15)
    );
\SRL_SIG_reg[8][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => real_spectrum_hi_V_M_real_V_dout(1)
    );
\SRL_SIG_reg[8][2]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => real_spectrum_hi_V_M_real_V_dout(2)
    );
\SRL_SIG_reg[8][3]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => real_spectrum_hi_V_M_real_V_dout(3)
    );
\SRL_SIG_reg[8][4]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => real_spectrum_hi_V_M_real_V_dout(4)
    );
\SRL_SIG_reg[8][5]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => real_spectrum_hi_V_M_real_V_dout(5)
    );
\SRL_SIG_reg[8][6]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => real_spectrum_hi_V_M_real_V_dout(6)
    );
\SRL_SIG_reg[8][7]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => real_spectrum_hi_V_M_real_V_dout(7)
    );
\SRL_SIG_reg[8][8]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => real_spectrum_hi_V_M_real_V_dout(8)
    );
\SRL_SIG_reg[8][9]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__2_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__2_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__2_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => real_spectrum_hi_V_M_real_V_dout(9)
    );
\dout_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(0),
      I1 => \out\(0),
      I2 => tmp_reg_219,
      O => D(0)
    );
\dout_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(10),
      I1 => \out\(10),
      I2 => tmp_reg_219,
      O => D(10)
    );
\dout_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(11),
      I1 => \out\(11),
      I2 => tmp_reg_219,
      O => D(11)
    );
\dout_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(12),
      I1 => \out\(12),
      I2 => tmp_reg_219,
      O => D(12)
    );
\dout_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(13),
      I1 => \out\(13),
      I2 => tmp_reg_219,
      O => D(13)
    );
\dout_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(14),
      I1 => \out\(14),
      I2 => tmp_reg_219,
      O => D(14)
    );
\dout_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(15),
      I1 => \out\(15),
      I2 => tmp_reg_219,
      O => D(15)
    );
\dout_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(1),
      I1 => \out\(1),
      I2 => tmp_reg_219,
      O => D(1)
    );
\dout_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(2),
      I1 => \out\(2),
      I2 => tmp_reg_219,
      O => D(2)
    );
\dout_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(3),
      I1 => \out\(3),
      I2 => tmp_reg_219,
      O => D(3)
    );
\dout_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(4),
      I1 => \out\(4),
      I2 => tmp_reg_219,
      O => D(4)
    );
\dout_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(5),
      I1 => \out\(5),
      I2 => tmp_reg_219,
      O => D(5)
    );
\dout_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(6),
      I1 => \out\(6),
      I2 => tmp_reg_219,
      O => D(6)
    );
\dout_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(7),
      I1 => \out\(7),
      I2 => tmp_reg_219,
      O => D(7)
    );
\dout_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(8),
      I1 => \out\(8),
      I2 => tmp_reg_219,
      O => D(8)
    );
\dout_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_real_V_dout(9),
      I1 => \out\(9),
      I2 => tmp_reg_219,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp_reg_219 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11 : entity is "fifo_w16_d8_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11 is
  signal \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\ : STD_LOGIC;
  signal real_spectrum_hi_V_M_imag_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][0]_srl9 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_2__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_3__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_4__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_5__0\ : label is "soft_lutpair110";
  attribute srl_bus_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][10]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][11]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][12]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][13]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][14]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][15]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][1]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][2]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][3]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][4]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][5]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][6]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][7]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][8]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_hi_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][9]_srl9 ";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[23]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[24]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[25]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[26]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[28]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[29]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[30]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dout_V_data_1_payload_A[31]_i_2\ : label is "soft_lutpair109";
begin
\SRL_SIG_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => real_spectrum_hi_V_M_imag_V_dout(0)
    );
\SRL_SIG_reg[8][0]_srl9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\
    );
\SRL_SIG_reg[8][10]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => real_spectrum_hi_V_M_imag_V_dout(10)
    );
\SRL_SIG_reg[8][11]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(11),
      Q => real_spectrum_hi_V_M_imag_V_dout(11)
    );
\SRL_SIG_reg[8][12]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(12),
      Q => real_spectrum_hi_V_M_imag_V_dout(12)
    );
\SRL_SIG_reg[8][13]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(13),
      Q => real_spectrum_hi_V_M_imag_V_dout(13)
    );
\SRL_SIG_reg[8][14]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(14),
      Q => real_spectrum_hi_V_M_imag_V_dout(14)
    );
\SRL_SIG_reg[8][15]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(15),
      Q => real_spectrum_hi_V_M_imag_V_dout(15)
    );
\SRL_SIG_reg[8][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => real_spectrum_hi_V_M_imag_V_dout(1)
    );
\SRL_SIG_reg[8][2]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => real_spectrum_hi_V_M_imag_V_dout(2)
    );
\SRL_SIG_reg[8][3]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => real_spectrum_hi_V_M_imag_V_dout(3)
    );
\SRL_SIG_reg[8][4]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => real_spectrum_hi_V_M_imag_V_dout(4)
    );
\SRL_SIG_reg[8][5]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => real_spectrum_hi_V_M_imag_V_dout(5)
    );
\SRL_SIG_reg[8][6]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => real_spectrum_hi_V_M_imag_V_dout(6)
    );
\SRL_SIG_reg[8][7]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => real_spectrum_hi_V_M_imag_V_dout(7)
    );
\SRL_SIG_reg[8][8]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => real_spectrum_hi_V_M_imag_V_dout(8)
    );
\SRL_SIG_reg[8][9]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_2__0_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_3__0_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_5__0_n_0\,
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => real_spectrum_hi_V_M_imag_V_dout(9)
    );
\dout_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(0),
      I1 => \out\(0),
      I2 => tmp_reg_219,
      O => D(0)
    );
\dout_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(1),
      I1 => \out\(1),
      I2 => tmp_reg_219,
      O => D(1)
    );
\dout_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(2),
      I1 => \out\(2),
      I2 => tmp_reg_219,
      O => D(2)
    );
\dout_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(3),
      I1 => \out\(3),
      I2 => tmp_reg_219,
      O => D(3)
    );
\dout_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(4),
      I1 => \out\(4),
      I2 => tmp_reg_219,
      O => D(4)
    );
\dout_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(5),
      I1 => \out\(5),
      I2 => tmp_reg_219,
      O => D(5)
    );
\dout_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(6),
      I1 => \out\(6),
      I2 => tmp_reg_219,
      O => D(6)
    );
\dout_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(7),
      I1 => \out\(7),
      I2 => tmp_reg_219,
      O => D(7)
    );
\dout_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(8),
      I1 => \out\(8),
      I2 => tmp_reg_219,
      O => D(8)
    );
\dout_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(9),
      I1 => \out\(9),
      I2 => tmp_reg_219,
      O => D(9)
    );
\dout_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(10),
      I1 => \out\(10),
      I2 => tmp_reg_219,
      O => D(10)
    );
\dout_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(11),
      I1 => \out\(11),
      I2 => tmp_reg_219,
      O => D(11)
    );
\dout_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(12),
      I1 => \out\(12),
      I2 => tmp_reg_219,
      O => D(12)
    );
\dout_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(13),
      I1 => \out\(13),
      I2 => tmp_reg_219,
      O => D(13)
    );
\dout_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(14),
      I1 => \out\(14),
      I2 => tmp_reg_219,
      O => D(14)
    );
\dout_V_data_1_payload_A[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => real_spectrum_hi_V_M_imag_V_dout(15),
      I1 => \out\(15),
      I2 => tmp_reg_219,
      O => D(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7 : entity is "fifo_w16_d8_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7 is
  signal \SRL_SIG_reg[8][0]_srl9_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[8][0]_srl9_i_6_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[8][0]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][0]_srl9 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_6\ : label is "soft_lutpair131";
  attribute srl_bus_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][10]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][10]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][11]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][11]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][12]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][12]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][13]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][13]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][14]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][14]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][15]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][15]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][1]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][1]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][2]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][2]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][3]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][3]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][4]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][4]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][5]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][5]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][6]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][6]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][7]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][7]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][8]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][8]_srl9 ";
  attribute srl_bus_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8] ";
  attribute srl_name of \SRL_SIG_reg[8][9]_srl9\ : label is "inst/\real_spectrum_lo_V_M_imag_V_U/U_fifo_w16_d8_A_ram/SRL_SIG_reg[8][9]_srl9 ";
begin
\SRL_SIG_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[8][0]_srl9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\
    );
\SRL_SIG_reg[8][0]_srl9_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\
    );
\SRL_SIG_reg[8][10]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[8][11]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[8][12]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[8][13]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[8][14]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[8][15]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[8][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[8][2]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[8][3]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[8][4]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[8][5]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[8][6]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[8][7]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[8][8]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[8][9]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[8][0]_srl9_i_3_n_0\,
      A1 => \SRL_SIG_reg[8][0]_srl9_i_4_n_0\,
      A2 => \SRL_SIG_reg[8][0]_srl9_i_5_n_0\,
      A3 => \SRL_SIG_reg[8][0]_srl9_i_6_n_0\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_40_reg_1175_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \tmp_40_reg_1175_reg[0]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \in\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      ENBWREN => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      REGCEAREGCE => '0',
      REGCEB => internal_full_n_reg,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19 : entity is "hls_xfft2real_deshbi_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19 is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => D(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      ENBWREN => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => internal_full_n_reg,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ap_enable_reg_pp0_iter1_reg(0),
      WEA(0) => ap_enable_reg_pp0_iter1_reg(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_5_reg_972_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \din_V_data_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21 : entity is "hls_xfft2real_deshbi_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
  DOBDO(15 downto 0) <= \^dobdo\(15 downto 0);
\p_Val2_5_fu_341_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[8]\(3),
      I1 => \^dobdo\(7),
      O => \p_Val2_5_reg_972_reg[7]\(3)
    );
\p_Val2_5_fu_341_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[8]\(2),
      I1 => \^dobdo\(6),
      O => \p_Val2_5_reg_972_reg[7]\(2)
    );
\p_Val2_5_fu_341_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[8]\(1),
      I1 => \^dobdo\(5),
      O => \p_Val2_5_reg_972_reg[7]\(1)
    );
\p_Val2_5_fu_341_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[8]\(0),
      I1 => \^dobdo\(4),
      O => \p_Val2_5_reg_972_reg[7]\(0)
    );
\p_Val2_5_fu_341_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[12]\(3),
      I1 => \^dobdo\(11),
      O => \p_Val2_5_reg_972_reg[11]\(3)
    );
\p_Val2_5_fu_341_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[12]\(2),
      I1 => \^dobdo\(10),
      O => \p_Val2_5_reg_972_reg[11]\(2)
    );
\p_Val2_5_fu_341_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[12]\(1),
      I1 => \^dobdo\(9),
      O => \p_Val2_5_reg_972_reg[11]\(1)
    );
\p_Val2_5_fu_341_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[12]\(0),
      I1 => \^dobdo\(8),
      O => \p_Val2_5_reg_972_reg[11]\(0)
    );
\p_Val2_5_fu_341_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => O(0),
      I1 => \^dobdo\(15),
      O => \p_Val2_5_reg_972_reg[15]\(3)
    );
\p_Val2_5_fu_341_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[15]\(2),
      I1 => \^dobdo\(14),
      O => \p_Val2_5_reg_972_reg[15]\(2)
    );
\p_Val2_5_fu_341_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[15]\(1),
      I1 => \^dobdo\(13),
      O => \p_Val2_5_reg_972_reg[15]\(1)
    );
\p_Val2_5_fu_341_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_Val2_2_reg_947_reg[15]\(0),
      I1 => \^dobdo\(12),
      O => \p_Val2_5_reg_972_reg[15]\(0)
    );
p_Val2_5_fu_341_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(3),
      I1 => \^dobdo\(3),
      O => S(3)
    );
p_Val2_5_fu_341_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(2),
      I1 => \^dobdo\(2),
      O => S(2)
    );
p_Val2_5_fu_341_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(1),
      I1 => \^dobdo\(1),
      O => S(1)
    );
p_Val2_5_fu_341_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(0),
      I1 => \^dobdo\(0),
      O => S(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \din_V_data_0_payload_B_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \^dobdo\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      ENBWREN => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => internal_full_n_reg,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ap_enable_reg_pp0_iter1_reg(0),
      WEA(0) => ap_enable_reg_pp0_iter1_reg(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9 : entity is "hls_xfft2real_deshbi_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9 is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \in\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      ENBWREN => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      REGCEAREGCE => '0',
      REGCEB => internal_full_n_reg,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram is
  port (
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_3_reg_942_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    \tptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram is
  signal \buf_ce0[1]_2\ : STD_LOGIC;
  signal \buf_q0[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_i_2__5_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[12]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[13]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[14]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[15]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_Val2_3_reg_942[9]_i_1\ : label is "soft_lutpair97";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
\p_Val2_3_reg_942[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(0),
      I1 => DOADO(0),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(0)
    );
\p_Val2_3_reg_942[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(10),
      I1 => DOADO(10),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(10)
    );
\p_Val2_3_reg_942[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(11),
      I1 => DOADO(11),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(11)
    );
\p_Val2_3_reg_942[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(12),
      I1 => DOADO(12),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(12)
    );
\p_Val2_3_reg_942[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(13),
      I1 => DOADO(13),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(13)
    );
\p_Val2_3_reg_942[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(14),
      I1 => DOADO(14),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(14)
    );
\p_Val2_3_reg_942[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(15),
      I1 => DOADO(15),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(15)
    );
\p_Val2_3_reg_942[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(1),
      I1 => DOADO(1),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(1)
    );
\p_Val2_3_reg_942[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(2),
      I1 => DOADO(2),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(2)
    );
\p_Val2_3_reg_942[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(3),
      I1 => DOADO(3),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(3)
    );
\p_Val2_3_reg_942[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(4),
      I1 => DOADO(4),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(4)
    );
\p_Val2_3_reg_942[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(5),
      I1 => DOADO(5),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(5)
    );
\p_Val2_3_reg_942[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(6),
      I1 => DOADO(6),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(6)
    );
\p_Val2_3_reg_942[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(7),
      I1 => DOADO(7),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(7)
    );
\p_Val2_3_reg_942[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(8),
      I1 => DOADO(8),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(8)
    );
\p_Val2_3_reg_942[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(9),
      I1 => DOADO(9),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_3_reg_942_reg[15]\(9)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \buf_q0[1]_1\(15 downto 0),
      DOBDO(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_2\,
      ENBWREN => \ram_reg_i_2__5_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      I1 => \iptr_reg[0]\,
      I2 => empty_n_reg,
      I3 => \tptr_reg[0]\,
      I4 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      O => \buf_ce0[1]_2\
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => \ap_block_pp0_stage0_subdone16_out__1\,
      I2 => \tptr_reg[0]\,
      I3 => empty_n_reg,
      I4 => \iptr_reg[0]\,
      O => \ram_reg_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \i2_0_i_reg_236_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_42_reg_198_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13 : entity is "hls_xfft2real_desibs_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13 is
  signal \buf_ce0[0]_3\ : STD_LOGIC;
  signal \buf_ce1[0]_4\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => \i2_0_i_reg_236_reg[6]\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_3\,
      ENBWREN => \buf_ce1[0]_4\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \tmp_42_reg_198_reg[0]\(0),
      WEA(0) => \tmp_42_reg_198_reg[0]\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \tptr_reg[0]\,
      I1 => empty_n_reg,
      I2 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      I3 => \iptr_reg[0]\,
      I4 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      O => \buf_ce0[0]_3\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \iptr_reg[0]\,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => \ap_block_pp0_stage0_subdone16_out__1\,
      I3 => empty_n_reg,
      I4 => \tptr_reg[0]\,
      O => \buf_ce1[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16 is
  port (
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_2_reg_947_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \i2_0_i_reg_236_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    \tptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16 : entity is "hls_xfft2real_desibs_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16 is
  signal \buf_ce0[1]_2\ : STD_LOGIC;
  signal \buf_q0[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_i_2__6_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[14]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[15]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_947[9]_i_1\ : label is "soft_lutpair87";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
\p_Val2_2_reg_947[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(0),
      I1 => DOADO(0),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(0)
    );
\p_Val2_2_reg_947[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(10),
      I1 => DOADO(10),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(10)
    );
\p_Val2_2_reg_947[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(11),
      I1 => DOADO(11),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(11)
    );
\p_Val2_2_reg_947[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(12),
      I1 => DOADO(12),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(12)
    );
\p_Val2_2_reg_947[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(13),
      I1 => DOADO(13),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(13)
    );
\p_Val2_2_reg_947[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(14),
      I1 => DOADO(14),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(14)
    );
\p_Val2_2_reg_947[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(15),
      I1 => DOADO(15),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(15)
    );
\p_Val2_2_reg_947[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(1),
      I1 => DOADO(1),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(1)
    );
\p_Val2_2_reg_947[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(2),
      I1 => DOADO(2),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(2)
    );
\p_Val2_2_reg_947[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(3),
      I1 => DOADO(3),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(3)
    );
\p_Val2_2_reg_947[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(4),
      I1 => DOADO(4),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(4)
    );
\p_Val2_2_reg_947[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(5),
      I1 => DOADO(5),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(5)
    );
\p_Val2_2_reg_947[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(6),
      I1 => DOADO(6),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(6)
    );
\p_Val2_2_reg_947[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(7),
      I1 => DOADO(7),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(7)
    );
\p_Val2_2_reg_947[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(8),
      I1 => DOADO(8),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(8)
    );
\p_Val2_2_reg_947[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_1\(9),
      I1 => DOADO(9),
      I2 => \tptr_reg[0]\,
      O => \p_Val2_2_reg_947_reg[15]\(9)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => \i2_0_i_reg_236_reg[6]\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \buf_q0[1]_1\(15 downto 0),
      DOBDO(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_2\,
      ENBWREN => \ram_reg_i_2__6_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \iptr_reg[0]\(0),
      WEA(0) => \iptr_reg[0]\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      I1 => \iptr_reg[0]_0\,
      I2 => empty_n_reg,
      I3 => \tptr_reg[0]\,
      I4 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      O => \buf_ce0[1]_2\
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => \ap_block_pp0_stage0_subdone16_out__1\,
      I2 => \tptr_reg[0]\,
      I3 => empty_n_reg,
      I4 => \iptr_reg[0]_0\,
      O => \ram_reg_i_2__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_42_reg_198_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17 : entity is "hls_xfft2real_desibs_memcore_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17 is
  signal \buf_ce0[0]_3\ : STD_LOGIC;
  signal \buf_ce1[0]_4\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_3\,
      ENBWREN => \buf_ce1[0]_4\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \tmp_42_reg_198_reg[0]\(0),
      WEA(0) => \tmp_42_reg_198_reg[0]\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \tptr_reg[0]\,
      I1 => empty_n_reg,
      I2 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      I3 => \iptr_reg[0]\,
      I4 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      O => \buf_ce0[0]_3\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \iptr_reg[0]\,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => \ap_block_pp0_stage0_subdone16_out__1\,
      I3 => empty_n_reg,
      I4 => \tptr_reg[0]\,
      O => \buf_ce1[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi_DSP48_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_20_reg_1033_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    cdata2_M_real_V_1_fu_601_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_reg_pp0_iter7_tmp_2_reg_899 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter3_exitcond1301_i_reg_880 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_2_reg_899 : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC;
    ap_reg_pp0_iter5_exitcond1301_i_reg_880 : in STD_LOGIC;
    ap_reg_pp0_iter5_tmp_2_reg_899 : in STD_LOGIC;
    \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_20_reg_1033 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdata1_M_real_V_fu_609_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi_DSP48_2 is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^p_0\ : STD_LOGIC;
  signal p_Val2_11_reg_1078 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal p_n_92 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \NLW_ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  B(0) <= \^b\(0);
  E(0) <= \^e\(0);
  p_0 <= \^p_0\;
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(11),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(10),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(9),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(8),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(11),
      I1 => cdata1_M_real_V_fu_609_p2(11),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(11),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(10),
      I1 => cdata1_M_real_V_fu_609_p2(10),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(10),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(9),
      I1 => cdata1_M_real_V_fu_609_p2(9),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(9),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(8),
      I1 => cdata1_M_real_V_fu_609_p2(8),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(8),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(14),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(13),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(12),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(15),
      I1 => cdata1_M_real_V_fu_609_p2(15),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(15),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(14),
      I1 => cdata1_M_real_V_fu_609_p2(14),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(14),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(13),
      I1 => cdata1_M_real_V_fu_609_p2(13),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(13),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(12),
      I1 => cdata1_M_real_V_fu_609_p2(12),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(12),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(3),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(2),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(1),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(0),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(3),
      I1 => cdata1_M_real_V_fu_609_p2(3),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(3),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(2),
      I1 => cdata1_M_real_V_fu_609_p2(2),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(2),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(1),
      I1 => cdata1_M_real_V_fu_609_p2(1),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(1),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(0),
      I1 => cdata1_M_real_V_fu_609_p2(0),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(0),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(7),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(6),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(5),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_11_reg_1078(4),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(7),
      I1 => cdata1_M_real_V_fu_609_p2(7),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(7),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(6),
      I1 => cdata1_M_real_V_fu_609_p2(6),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(6),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(5),
      I1 => cdata1_M_real_V_fu_609_p2(5),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(5),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_11_reg_1078(4),
      I1 => cdata1_M_real_V_fu_609_p2(4),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(4),
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_0\,
      CO(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_0\,
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_2_n_0\,
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_3_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_4_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_5_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(11 downto 8),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_6_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_7_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_8_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[11]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]_i_1_n_0\,
      CO(3) => \NLW_ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_3_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_4_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_5_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(15 downto 12),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_6_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_7_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_8_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_0\,
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_2_n_0\,
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_3_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_4_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_5_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(3 downto 0),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_6_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_7_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_8_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[3]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]_i_1_n_0\,
      CO(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_0\,
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_2_n_0\,
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_3_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_4_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_5_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(7 downto 4),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_6_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_7_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_8_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[7]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(0),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(0),
      I5 => ram_reg_0(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(10),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(10),
      I5 => ram_reg_0(10),
      O => D(10)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(11),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(11),
      I5 => ram_reg_0(11),
      O => D(11)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(12),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(12),
      I5 => ram_reg_0(12),
      O => D(12)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(13),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(13),
      I5 => ram_reg_0(13),
      O => D(13)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(14),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(14),
      I5 => ram_reg_0(14),
      O => D(14)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(15),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(15),
      I5 => ram_reg_0(15),
      O => D(15)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(1),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(1),
      I5 => ram_reg_0(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(2),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(2),
      I5 => ram_reg_0(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(3),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(3),
      I5 => ram_reg_0(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(4),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(4),
      I5 => ram_reg_0(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(5),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(5),
      I5 => ram_reg_0(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(6),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(6),
      I5 => ram_reg_0(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(7),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(7),
      I5 => ram_reg_0(7),
      O => D(7)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(8),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(8),
      I5 => ram_reg_0(8),
      O => D(8)
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_real_V_1_fu_601_p2(9),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr,
      I4 => ram_reg(9),
      I5 => ram_reg_0(9),
      O => D(9)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(7),
      I1 => p_Val2_11_reg_1078(7),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(3)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(6),
      I1 => p_Val2_11_reg_1078(6),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(2)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(5),
      I1 => p_Val2_11_reg_1078(5),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(1)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(4),
      I1 => p_Val2_11_reg_1078(4),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(0)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(11),
      I1 => p_Val2_11_reg_1078(11),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(3)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(10),
      I1 => p_Val2_11_reg_1078(10),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(2)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(9),
      I1 => p_Val2_11_reg_1078(9),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(1)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(8),
      I1 => p_Val2_11_reg_1078(8),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(0)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(15),
      I1 => p_Val2_11_reg_1078(15),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(3)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(14),
      I1 => p_Val2_11_reg_1078(14),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(2)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(13),
      I1 => p_Val2_11_reg_1078(13),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(1)
    );
\cdata2_M_real_V_1_fu_601_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(12),
      I1 => p_Val2_11_reg_1078(12),
      O => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(0)
    );
cdata2_M_real_V_1_fu_601_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(3),
      I1 => p_Val2_11_reg_1078(3),
      O => S(3)
    );
cdata2_M_real_V_1_fu_601_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(2),
      I1 => p_Val2_11_reg_1078(2),
      O => S(2)
    );
cdata2_M_real_V_1_fu_601_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(1),
      I1 => p_Val2_11_reg_1078(1),
      O => S(1)
    );
cdata2_M_real_V_1_fu_601_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(0),
      I1 => p_Val2_11_reg_1078(0),
      O => S(0)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17) => \^b\(0),
      B(16) => \^b\(0),
      B(15) => \^b\(0),
      B(14 downto 0) => \tmp_20_reg_1033_reg[14]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \out\(30),
      C(46) => \out\(30),
      C(45) => \out\(30),
      C(44) => \out\(30),
      C(43) => \out\(30),
      C(42) => \out\(30),
      C(41) => \out\(30),
      C(40) => \out\(30),
      C(39) => \out\(30),
      C(38) => \out\(30),
      C(37) => \out\(30),
      C(36) => \out\(30),
      C(35) => \out\(30),
      C(34) => \out\(30),
      C(33) => \out\(30),
      C(32) => \out\(30),
      C(31) => \out\(30),
      C(30 downto 0) => \out\(30 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => \ap_CS_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[1]\,
      CEC => \^p_0\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \ap_CS_fsm_reg[1]\,
      CEP => \ap_reg_pp0_iter6_exitcond1301_i_reg_880_reg[0]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => p_Val2_11_reg_1078(15 downto 0),
      P(14) => p_n_91,
      P(13) => p_n_92,
      P(12) => p_n_93,
      P(11) => p_n_94,
      P(10) => p_n_95,
      P(9) => p_n_96,
      P(8) => p_n_97,
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101110111011"
    )
        port map (
      I0 => ap_reg_pp0_iter5_exitcond1301_i_reg_880,
      I1 => ap_reg_pp0_iter5_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      I3 => ap_enable_reg_pp0_iter10_reg,
      I4 => real_spectrum_lo_V_M_imag_V_full_n,
      I5 => real_spectrum_lo_V_M_real_V_full_n,
      O => \^p_0\
    );
p_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => tmp_20_reg_1033(0),
      O => \^b\(0)
    );
\tmp_5_reg_1012[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101110111011"
    )
        port map (
      I0 => ap_reg_pp0_iter3_exitcond1301_i_reg_880,
      I1 => ap_reg_pp0_iter3_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      I3 => ap_enable_reg_pp0_iter10_reg,
      I4 => real_spectrum_lo_V_M_imag_V_full_n,
      I5 => real_spectrum_lo_V_M_real_V_full_n,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_reg_pp0_iter5_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    cdata2_M_imag_V_1_fu_605_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_reg_pp0_iter7_tmp_2_reg_899 : in STD_LOGIC;
    tptr_2 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter6_exitcond1301_i_reg_880 : in STD_LOGIC;
    ap_reg_pp0_iter6_tmp_2_reg_899 : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC;
    ap_reg_pp0_iter7_f_M_imag_V_reg_1017 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cdata1_M_imag_V_fu_613_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j_DSP48_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j_DSP48_3 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_5_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_6_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_7_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_8_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_9_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^p_0\ : STD_LOGIC;
  signal p_Val2_13_reg_1084 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal p_n_92 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \NLW_ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
  p_0 <= \^p_0\;
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(11),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(10),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(9),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(8),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(11),
      I1 => cdata1_M_imag_V_fu_613_p2(11),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(11),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(10),
      I1 => cdata1_M_imag_V_fu_613_p2(10),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(10),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(9),
      I1 => cdata1_M_imag_V_fu_613_p2(9),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(9),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(8),
      I1 => cdata1_M_imag_V_fu_613_p2(8),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(8),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(14),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(13),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(12),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => p_Val2_13_reg_1084(15),
      I1 => cdata1_M_imag_V_fu_613_p2(15),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(15),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(14),
      I1 => cdata1_M_imag_V_fu_613_p2(14),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(14),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(13),
      I1 => cdata1_M_imag_V_fu_613_p2(13),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(13),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(12),
      I1 => cdata1_M_imag_V_fu_613_p2(12),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(12),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(3),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(2),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(1),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(0),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(3),
      I1 => cdata1_M_imag_V_fu_613_p2(3),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(3),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(2),
      I1 => cdata1_M_imag_V_fu_613_p2(2),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(2),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(1),
      I1 => cdata1_M_imag_V_fu_613_p2(1),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(1),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(0),
      I1 => cdata1_M_imag_V_fu_613_p2(0),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(0),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(7),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(6),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(5),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^p\(4),
      I1 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(7),
      I1 => cdata1_M_imag_V_fu_613_p2(7),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(7),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_6_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(6),
      I1 => cdata1_M_imag_V_fu_613_p2(6),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(6),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_7_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(5),
      I1 => cdata1_M_imag_V_fu_613_p2(5),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(5),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C500CA"
    )
        port map (
      I0 => \^p\(4),
      I1 => cdata1_M_imag_V_fu_613_p2(4),
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I4 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(4),
      O => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_0\,
      CO(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_0\,
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_2_n_0\,
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_3_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_4_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_5_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(11 downto 8),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_6_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_7_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_8_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[11]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]_i_1_n_0\,
      CO(3) => \NLW_ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_2_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_3_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_4_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(15 downto 12),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_5_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_6_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_7_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[15]_i_8_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_0\,
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_2_n_0\,
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_3_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_4_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_5_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(3 downto 0),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_6_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_7_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_8_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[3]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]_i_1_n_0\,
      CO(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_0\,
      CO(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_1\,
      CO(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_2\,
      CO(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_2_n_0\,
      DI(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_3_n_0\,
      DI(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_4_n_0\,
      DI(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_5_n_0\,
      O(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(7 downto 4),
      S(3) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_6_n_0\,
      S(2) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_7_n_0\,
      S(1) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_8_n_0\,
      S(0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265[7]_i_9_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(0),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(0),
      I5 => ram_reg_0(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(10),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(10),
      I5 => ram_reg_0(10),
      O => D(10)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(11),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(11),
      I5 => ram_reg_0(11),
      O => D(11)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(12),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(12),
      I5 => ram_reg_0(12),
      O => D(12)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(13),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(13),
      I5 => ram_reg_0(13),
      O => D(13)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(14),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(14),
      I5 => ram_reg_0(14),
      O => D(14)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(15),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(15),
      I5 => ram_reg_0(15),
      O => D(15)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(1),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(1),
      I5 => ram_reg_0(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(2),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(2),
      I5 => ram_reg_0(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(3),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(3),
      I5 => ram_reg_0(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(4),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(4),
      I5 => ram_reg_0(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(5),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(5),
      I5 => ram_reg_0(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(6),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(6),
      I5 => ram_reg_0(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(7),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(7),
      I5 => ram_reg_0(7),
      O => D(7)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(8),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(8),
      I5 => ram_reg_0(8),
      O => D(8)
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320202320202"
    )
        port map (
      I0 => cdata2_M_imag_V_1_fu_605_p2(9),
      I1 => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_reg_pp0_iter7_tmp_2_reg_899,
      I3 => tptr_2,
      I4 => ram_reg(9),
      I5 => ram_reg_0(9),
      O => D(9)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(7),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(7),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(3)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(6),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(6),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(2)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(5),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(5),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(1)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(4),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(4),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(0)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(11),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(11),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(3)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(10),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(10),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(2)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(9),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(9),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(1)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(8),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(8),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(0)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_13_reg_1084(15),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(15),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(3)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(14),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(14),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(2)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(13),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(13),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(1)
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(12),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(12),
      O => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(0)
    );
cdata2_M_imag_V_1_fu_605_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(3),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(3),
      O => S(3)
    );
cdata2_M_imag_V_1_fu_605_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(2),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(2),
      O => S(2)
    );
cdata2_M_imag_V_1_fu_605_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(1),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(1),
      O => S(1)
    );
cdata2_M_imag_V_1_fu_605_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(0),
      I1 => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => Q(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \out\(30),
      C(46) => \out\(30),
      C(45) => \out\(30),
      C(44) => \out\(30),
      C(43) => \out\(30),
      C(42) => \out\(30),
      C(41) => \out\(30),
      C(40) => \out\(30),
      C(39) => \out\(30),
      C(38) => \out\(30),
      C(37) => \out\(30),
      C(36) => \out\(30),
      C(35) => \out\(30),
      C(34) => \out\(30),
      C(33) => \out\(30),
      C(32) => \out\(30),
      C(31) => \out\(30),
      C(30 downto 0) => \out\(30 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => \ap_CS_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[1]\,
      CEC => \ap_reg_pp0_iter5_exitcond1301_i_reg_880_reg[0]\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \ap_CS_fsm_reg[1]\,
      CEP => \^p_0\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_RnM_P_UNCONNECTED(47 downto 31),
      P(30) => p_Val2_13_reg_1084(15),
      P(29 downto 15) => \^p\(14 downto 0),
      P(14) => p_n_91,
      P(13) => p_n_92,
      P(12) => p_n_93,
      P(11) => p_n_94,
      P(10) => p_n_95,
      P(9) => p_n_96,
      P(8) => p_n_97,
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101110111011"
    )
        port map (
      I0 => ap_reg_pp0_iter6_exitcond1301_i_reg_880,
      I1 => ap_reg_pp0_iter6_tmp_2_reg_899,
      I2 => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      I3 => ap_enable_reg_pp0_iter10_reg,
      I4 => real_spectrum_lo_V_M_imag_V_full_n,
      I5 => real_spectrum_lo_V_M_real_V_full_n,
      O => \^p_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe_DSP48_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_reg_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_y_M_real_V_read_assign_reg_997_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe_DSP48_0 is
  signal \^p_reg_reg_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  p_reg_reg_0 <= \^p_reg_reg_0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => Q(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \p_y_M_real_V_read_assign_reg_997_reg[15]\(15),
      B(16) => \p_y_M_real_V_read_assign_reg_997_reg[15]\(15),
      B(15 downto 0) => \p_y_M_real_V_read_assign_reg_997_reg[15]\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^p_reg_reg_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^p_reg_reg_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^p_reg_reg_0\,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => \out\(30 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8A8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      I2 => ap_enable_reg_pp0_iter10_reg,
      I3 => real_spectrum_lo_V_M_imag_V_full_n,
      I4 => real_spectrum_lo_V_M_real_V_full_n,
      O => \^p_reg_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg_DSP48_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\(15),
      B(16) => \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\(15),
      B(15 downto 0) => \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \ap_CS_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \ap_CS_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \ap_CS_fsm_reg[1]\,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => \out\(30 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg is
  port (
    start_for_Loop_realfft_be_stream_output_proc89_U0_full_n : out STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_ap_start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    real_spectrum_hi_buf_i_1_t_empty_n : in STD_LOGIC;
    real_spectrum_hi_buf_i_0_t_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    descramble_buf_1_M_imag_V_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_real_V_t_empty_n : in STD_LOGIC;
    descramble_buf_1_M_real_V_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_imag_V_t_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg is
  signal \^loop_realfft_be_stream_output_proc89_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_4_n_0\ : STD_LOGIC;
  signal \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair141";
begin
  Loop_realfft_be_stream_output_proc89_U0_ap_start <= \^loop_realfft_be_stream_output_proc89_u0_ap_start\;
  start_for_Loop_realfft_be_stream_output_proc89_U0_full_n <= \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\;
ap_idle_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBFFFF"
    )
        port map (
      I0 => \^loop_realfft_be_stream_output_proc89_u0_ap_start\,
      I1 => Q(0),
      I2 => real_spectrum_hi_buf_i_1_t_empty_n,
      I3 => real_spectrum_hi_buf_i_0_t_empty_n,
      I4 => \ap_CS_fsm_reg[0]\(0),
      O => ap_idle
    );
\i_reg_223[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^loop_realfft_be_stream_output_proc89_u0_ap_start\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => E(0)
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^loop_realfft_be_stream_output_proc89_u0_ap_start\,
      I2 => \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\,
      I3 => \mOutPtr[2]_i_4_n_0\,
      I4 => Loop_realfft_be_stream_output_proc89_U0_ap_ready,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__3_n_0\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^loop_realfft_be_stream_output_proc89_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => Loop_realfft_be_stream_output_proc89_U0_ap_ready,
      I3 => \mOutPtr[2]_i_4_n_0\,
      I4 => \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\,
      I5 => \^loop_realfft_be_stream_output_proc89_u0_ap_start\,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BBB0FFFB444F000"
    )
        port map (
      I0 => start_once_reg,
      I1 => empty_n_reg,
      I2 => Loop_realfft_be_stream_output_proc89_U0_ap_ready,
      I3 => \^loop_realfft_be_stream_output_proc89_u0_ap_start\,
      I4 => \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777AFFF18885000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\,
      I2 => \^loop_realfft_be_stream_output_proc89_u0_ap_start\,
      I3 => Loop_realfft_be_stream_output_proc89_U0_ap_ready,
      I4 => \mOutPtr[2]_i_4_n_0\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EFEFEF18101010"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      I3 => internal_full_n_reg_0,
      I4 => \mOutPtr[2]_i_4_n_0\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^start_for_loop_realfft_be_stream_output_proc89_u0_full_n\,
      I1 => descramble_buf_1_M_imag_V_t_empty_n,
      I2 => descramble_buf_0_M_real_V_t_empty_n,
      I3 => descramble_buf_1_M_real_V_t_empty_n,
      I4 => descramble_buf_0_M_imag_V_t_empty_n,
      I5 => start_once_reg,
      O => \mOutPtr[2]_i_4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A is
  port (
    real_spectrum_hi_V_M_imag_V_full_n : out STD_LOGIC;
    real_spectrum_hi_V_M_imag_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read : in STD_LOGIC;
    real_spectrum_hi_V_M_real_V_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond1300_i_reg_135 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp_reg_219 : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A is
  signal \internal_empty_n__3\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n__2\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^real_spectrum_hi_v_m_imag_v_empty_n\ : STD_LOGIC;
  signal \^real_spectrum_hi_v_m_imag_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair112";
begin
  real_spectrum_hi_V_M_imag_V_empty_n <= \^real_spectrum_hi_v_m_imag_v_empty_n\;
  real_spectrum_hi_V_M_imag_V_full_n <= \^real_spectrum_hi_v_m_imag_v_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_11
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0,
      tmp_reg_219 => tmp_reg_219
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^real_spectrum_hi_v_m_imag_v_empty_n\,
      I2 => \^real_spectrum_hi_v_m_imag_v_full_n\,
      I3 => shiftReg_ce,
      I4 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      I5 => \internal_empty_n__3\,
      O => \internal_empty_n_i_1__2_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => \internal_empty_n__3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^real_spectrum_hi_v_m_imag_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => \internal_full_n__2\,
      I1 => ap_rst_n,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      I3 => shiftReg_ce,
      I4 => \^real_spectrum_hi_v_m_imag_v_full_n\,
      I5 => \^real_spectrum_hi_v_m_imag_v_empty_n\,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n__2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^real_spectrum_hi_v_m_imag_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__2_n_0\
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C06AC0C0C0"
    )
        port map (
      I0 => \^real_spectrum_hi_v_m_imag_v_full_n\,
      I1 => \^real_spectrum_hi_v_m_imag_v_empty_n\,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      I3 => real_spectrum_hi_V_M_real_V_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => ap_reg_pp0_iter1_exitcond1300_i_reg_135,
      O => \mOutPtr[4]_i_1__2_n_0\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[3]_i_1__2_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[4]_i_2__2_n_0\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2 is
  port (
    real_spectrum_hi_V_M_real_V_full_n : out STD_LOGIC;
    real_spectrum_hi_V_M_real_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read : in STD_LOGIC;
    real_spectrum_hi_V_M_imag_V_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond1300_i_reg_135 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp_reg_219 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2 : entity is "fifo_w16_d8_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2 is
  signal \internal_empty_n__3\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n__2\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^real_spectrum_hi_v_m_real_v_empty_n\ : STD_LOGIC;
  signal \^real_spectrum_hi_v_m_real_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair125";
begin
  real_spectrum_hi_V_M_real_V_empty_n <= \^real_spectrum_hi_v_m_real_v_empty_n\;
  real_spectrum_hi_V_M_real_V_full_n <= \^real_spectrum_hi_v_m_real_v_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_10
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      shiftReg_ce => shiftReg_ce,
      tmp_reg_219 => tmp_reg_219
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^real_spectrum_hi_v_m_real_v_empty_n\,
      I2 => \^real_spectrum_hi_v_m_real_v_full_n\,
      I3 => shiftReg_ce,
      I4 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      I5 => \internal_empty_n__3\,
      O => \internal_empty_n_i_1__1_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => \internal_empty_n__3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^real_spectrum_hi_v_m_real_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => \internal_full_n__2\,
      I1 => ap_rst_n,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      I3 => shiftReg_ce,
      I4 => \^real_spectrum_hi_v_m_real_v_full_n\,
      I5 => \^real_spectrum_hi_v_m_real_v_empty_n\,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n__2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^real_spectrum_hi_v_m_real_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__1_n_0\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C06AC0C0C0"
    )
        port map (
      I0 => \^real_spectrum_hi_v_m_real_v_full_n\,
      I1 => \^real_spectrum_hi_v_m_real_v_empty_n\,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      I3 => real_spectrum_hi_V_M_imag_V_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => ap_reg_pp0_iter1_exitcond1300_i_reg_135,
      O => \mOutPtr[4]_i_1__1_n_0\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[3]_i_1__1_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[4]_i_2__1_n_0\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5 is
  port (
    real_spectrum_lo_V_M_imag_V_full_n : out STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5 : entity is "fifo_w16_d8_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5 is
  signal \internal_empty_n__3\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal \internal_full_n__2\ : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^real_spectrum_lo_v_m_imag_v_empty_n\ : STD_LOGIC;
  signal \^real_spectrum_lo_v_m_imag_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair134";
begin
  real_spectrum_lo_V_M_imag_V_empty_n <= \^real_spectrum_lo_v_m_imag_v_empty_n\;
  real_spectrum_lo_V_M_imag_V_full_n <= \^real_spectrum_lo_v_m_imag_v_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg_7
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      shiftReg_ce => shiftReg_ce
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^real_spectrum_lo_v_m_imag_v_empty_n\,
      I2 => \^real_spectrum_lo_v_m_imag_v_full_n\,
      I3 => WEA(0),
      I4 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      I5 => \internal_empty_n__3\,
      O => internal_empty_n_i_1_n_0
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => \internal_empty_n__3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^real_spectrum_lo_v_m_imag_v_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => \internal_full_n__2\,
      I1 => ap_rst_n,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      I3 => WEA(0),
      I4 => \^real_spectrum_lo_v_m_imag_v_full_n\,
      I5 => \^real_spectrum_lo_v_m_imag_v_empty_n\,
      O => internal_full_n_i_1_n_0
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n__2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^real_spectrum_lo_v_m_imag_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C06AC0C0C0"
    )
        port map (
      I0 => \^real_spectrum_lo_v_m_imag_v_full_n\,
      I1 => \^real_spectrum_lo_v_m_imag_v_empty_n\,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      I3 => real_spectrum_lo_V_M_real_V_full_n,
      I4 => ap_enable_reg_pp0_iter10_reg,
      I5 => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      O => \mOutPtr[4]_i_1_n_0\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[3]_i_1_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[4]_i_2_n_0\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6 is
  port (
    real_spectrum_lo_V_M_real_V_full_n : out STD_LOGIC;
    real_spectrum_lo_V_M_real_V_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6 : entity is "fifo_w16_d8_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6 is
  signal \internal_empty_n__3\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n__2\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^real_spectrum_lo_v_m_real_v_empty_n\ : STD_LOGIC;
  signal \^real_spectrum_lo_v_m_real_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair138";
begin
  real_spectrum_lo_V_M_real_V_empty_n <= \^real_spectrum_lo_v_m_real_v_empty_n\;
  real_spectrum_lo_V_M_real_V_full_n <= \^real_spectrum_lo_v_m_real_v_full_n\;
U_fifo_w16_d8_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_shiftReg
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^real_spectrum_lo_v_m_real_v_empty_n\,
      I2 => \^real_spectrum_lo_v_m_real_v_full_n\,
      I3 => WEA(0),
      I4 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      I5 => \internal_empty_n__3\,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => \internal_empty_n__3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^real_spectrum_lo_v_m_real_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => \internal_full_n__2\,
      I1 => ap_rst_n,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      I3 => WEA(0),
      I4 => \^real_spectrum_lo_v_m_real_v_full_n\,
      I5 => \^real_spectrum_lo_v_m_real_v_empty_n\,
      O => \internal_full_n_i_1__0_n_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(4),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n__2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^real_spectrum_lo_v_m_real_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_0\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C06AC0C0C0"
    )
        port map (
      I0 => \^real_spectrum_lo_v_m_real_v_full_n\,
      I1 => \^real_spectrum_lo_v_m_real_v_empty_n\,
      I2 => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      I3 => real_spectrum_lo_V_M_imag_V_full_n,
      I4 => ap_enable_reg_pp0_iter10_reg,
      I5 => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      O => \mOutPtr[4]_i_1__0_n_0\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_1__0_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => \mOutPtr[4]_i_2__0_n_0\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_40_reg_1175_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      internal_full_n_reg => internal_full_n_reg,
      \tmp_40_reg_1175_reg[0]\(15 downto 0) => \tmp_40_reg_1175_reg[0]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18 : entity is "hls_xfft2real_deshbi_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18 is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_19
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DIADI(15 downto 0) => DIADI(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      internal_full_n_reg => internal_full_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_5_reg_972_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \din_V_data_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20 : entity is "hls_xfft2real_deshbi_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20 is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_21
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      O(0) => O(0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      \din_V_data_0_payload_B_reg[31]\(15 downto 0) => \din_V_data_0_payload_B_reg[31]\(15 downto 0),
      internal_full_n_reg => internal_full_n_reg,
      \p_Val2_2_reg_947_reg[12]\(3 downto 0) => \p_Val2_2_reg_947_reg[12]\(3 downto 0),
      \p_Val2_2_reg_947_reg[15]\(2 downto 0) => \p_Val2_2_reg_947_reg[15]\(2 downto 0),
      \p_Val2_2_reg_947_reg[8]\(3 downto 0) => \p_Val2_2_reg_947_reg[8]\(3 downto 0),
      \p_Val2_5_reg_972_reg[11]\(3 downto 0) => \p_Val2_5_reg_972_reg[11]\(3 downto 0),
      \p_Val2_5_reg_972_reg[15]\(3 downto 0) => \p_Val2_5_reg_972_reg[15]\(3 downto 0),
      \p_Val2_5_reg_972_reg[7]\(3 downto 0) => \p_Val2_5_reg_972_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8 : entity is "hls_xfft2real_deshbi_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8 is
begin
hls_xfft2real_deshbi_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_ram_9
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DIADI(15 downto 0) => DIADI(15 downto 0),
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      internal_full_n_reg => internal_full_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \i2_0_i_reg_236_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_42_reg_198_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_13
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      empty_n_reg => empty_n_reg,
      \i2_0_i_reg_236_reg[6]\(7 downto 0) => \i2_0_i_reg_236_reg[6]\(7 downto 0),
      \iptr_reg[0]\ => \iptr_reg[0]\,
      \tmp_42_reg_198_reg[0]\(0) => \tmp_42_reg_198_reg[0]\(0),
      \tptr_reg[0]\ => \tptr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12 is
  port (
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_3_reg_942_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    \tptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12 : entity is "hls_xfft2real_desibs_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12 is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      WEA(0) => WEA(0),
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      empty_n_reg => empty_n_reg,
      \iptr_reg[0]\ => \iptr_reg[0]\,
      \p_Val2_3_reg_942_reg[15]\(15 downto 0) => \p_Val2_3_reg_942_reg[15]\(15 downto 0),
      \tptr_reg[0]\ => \tptr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_42_reg_198_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14 : entity is "hls_xfft2real_desibs_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14 is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_17
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      empty_n_reg => empty_n_reg,
      \iptr_reg[0]\ => \iptr_reg[0]\,
      \tmp_42_reg_198_reg[0]\(0) => \tmp_42_reg_198_reg[0]\(0),
      \tptr_reg[0]\ => \tptr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15 is
  port (
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_2_reg_947_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \i2_0_i_reg_236_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    \tptr_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15 : entity is "hls_xfft2real_desibs_memcore";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15 is
begin
hls_xfft2real_desibs_memcore_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_ram_16
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      empty_n_reg => empty_n_reg,
      \i2_0_i_reg_236_reg[6]\(7 downto 0) => \i2_0_i_reg_236_reg[6]\(7 downto 0),
      \iptr_reg[0]\(0) => \iptr_reg[0]\(0),
      \iptr_reg[0]_0\ => \iptr_reg[0]_0\,
      \p_Val2_2_reg_947_reg[15]\(15 downto 0) => \p_Val2_2_reg_947_reg[15]\(15 downto 0),
      \tptr_reg[0]\ => \tptr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_reg_pp0_iter6_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_20_reg_1033_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    cdata2_M_real_V_1_fu_601_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_reg_pp0_iter7_tmp_2_reg_899 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter3_exitcond1301_i_reg_880 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_2_reg_899 : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC;
    ap_reg_pp0_iter5_exitcond1301_i_reg_880 : in STD_LOGIC;
    ap_reg_pp0_iter5_tmp_2_reg_899 : in STD_LOGIC;
    \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_20_reg_1033 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdata1_M_real_V_fu_609_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi is
begin
hls_xfft2real_macfYi_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi_DSP48_2
     port map (
      B(0) => B(0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      O(0) => O(0),
      Q(15 downto 0) => Q(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => ap_enable_reg_pp0_iter10_reg,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(15 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(3 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(3 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(3 downto 0),
      ap_reg_pp0_iter3_exitcond1301_i_reg_880 => ap_reg_pp0_iter3_exitcond1301_i_reg_880,
      ap_reg_pp0_iter3_tmp_2_reg_899 => ap_reg_pp0_iter3_tmp_2_reg_899,
      ap_reg_pp0_iter5_exitcond1301_i_reg_880 => ap_reg_pp0_iter5_exitcond1301_i_reg_880,
      ap_reg_pp0_iter5_tmp_2_reg_899 => ap_reg_pp0_iter5_tmp_2_reg_899,
      \ap_reg_pp0_iter6_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter6_exitcond1301_i_reg_880_reg[0]\,
      \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(15 downto 0) => \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(15 downto 0),
      ap_reg_pp0_iter7_tmp_2_reg_899 => ap_reg_pp0_iter7_tmp_2_reg_899,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      cdata1_M_real_V_fu_609_p2(15 downto 0) => cdata1_M_real_V_fu_609_p2(15 downto 0),
      cdata2_M_real_V_1_fu_601_p2(15 downto 0) => cdata2_M_real_V_1_fu_601_p2(15 downto 0),
      \out\(30 downto 0) => \out\(30 downto 0),
      p_0 => p,
      ram_reg(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_0(15 downto 0) => ram_reg_0(15 downto 0),
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n,
      tmp_20_reg_1033(0) => tmp_20_reg_1033(0),
      \tmp_20_reg_1033_reg[14]\(14 downto 0) => \tmp_20_reg_1033_reg[14]\(14 downto 0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \^p\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_reg_pp0_iter5_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    cdata2_M_imag_V_1_fu_605_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_reg_pp0_iter7_tmp_2_reg_899 : in STD_LOGIC;
    tptr_2 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter6_exitcond1301_i_reg_880 : in STD_LOGIC;
    ap_reg_pp0_iter6_tmp_2_reg_899 : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC;
    ap_reg_pp0_iter7_f_M_imag_V_reg_1017 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cdata1_M_imag_V_fu_613_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j is
begin
hls_xfft2real_macg8j_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j_DSP48_3
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      P(14 downto 0) => P(14 downto 0),
      Q(14 downto 0) => Q(14 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => ap_enable_reg_pp0_iter10_reg,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(15 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(3 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(3 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(3 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(3 downto 0),
      \ap_reg_pp0_iter5_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter5_exitcond1301_i_reg_880_reg[0]\,
      ap_reg_pp0_iter6_exitcond1301_i_reg_880 => ap_reg_pp0_iter6_exitcond1301_i_reg_880,
      ap_reg_pp0_iter6_tmp_2_reg_899 => ap_reg_pp0_iter6_tmp_2_reg_899,
      \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\,
      ap_reg_pp0_iter7_f_M_imag_V_reg_1017(15 downto 0) => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(15 downto 0),
      ap_reg_pp0_iter7_tmp_2_reg_899 => ap_reg_pp0_iter7_tmp_2_reg_899,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      cdata1_M_imag_V_fu_613_p2(15 downto 0) => cdata1_M_imag_V_fu_613_p2(15 downto 0),
      cdata2_M_imag_V_1_fu_605_p2(15 downto 0) => cdata2_M_imag_V_1_fu_605_p2(15 downto 0),
      \out\(30 downto 0) => \out\(30 downto 0),
      p_0 => \^p\,
      ram_reg(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_0(15 downto 0) => ram_reg_0(15 downto 0),
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n,
      tptr_2 => tptr_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_reg_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \p_y_M_real_V_read_assign_reg_997_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe is
begin
hls_xfft2real_muldEe_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe_DSP48_0
     port map (
      Q(14 downto 0) => Q(14 downto 0),
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => ap_enable_reg_pp0_iter10_reg,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      \out\(30 downto 0) => \out\(30 downto 0),
      p_reg_reg_0 => p_reg_reg,
      \p_y_M_real_V_read_assign_reg_997_reg[15]\(15 downto 0) => \p_y_M_real_V_read_assign_reg_997_reg[15]\(15 downto 0),
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg is
begin
hls_xfft2real_muleOg_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg_DSP48_1
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\(15 downto 0) => \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\(15 downto 0),
      \out\(30 downto 0) => \out\(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_descramble_proc87 is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    ap_enable_reg_pp0_iter7 : out STD_LOGIC;
    p_reg_reg : out STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    p_reg_reg_0 : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_subdone16_out__1\ : out STD_LOGIC;
    push_buf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push_buf_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_ap_done : out STD_LOGIC;
    \tmp_32_reg_923_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iptr_reg[0]\ : out STD_LOGIC;
    \iptr_reg[0]_0\ : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_V_data_1_payload_A_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    real_spectrum_hi_buf_i_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0 : in STD_LOGIC;
    real_spectrum_hi_buf_i_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0 : in STD_LOGIC;
    real_spectrum_lo_V_M_imag_V_full_n : in STD_LOGIC;
    real_spectrum_lo_V_M_real_V_full_n : in STD_LOGIC;
    \newIndex_reg_193_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iptr : in STD_LOGIC;
    iptr_1 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tptr_2 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    descramble_buf_0_M_imag_V_t_empty_n : in STD_LOGIC;
    descramble_buf_1_M_real_V_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_real_V_t_empty_n : in STD_LOGIC;
    descramble_buf_1_M_imag_V_t_empty_n : in STD_LOGIC;
    start_for_Loop_realfft_be_stream_output_proc89_U0_full_n : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    \iptr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_15 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_descramble_proc87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_descramble_proc87 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^loop_realfft_be_descramble_proc87_u0_descramble_buf_0_m_imag_v_ce0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone16_out__1\ : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_r_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter5_reg_srl4___Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter5_reg_r_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter6_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter7\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter9_t_V_4_reg_274 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter9_t_V_5_reg_265 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_reg_pp0_iter9_t_V_6_reg_256 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_reg_pp0_iter9_t_V_7_reg_247 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter1_exitcond1301_i_reg_880 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_2_reg_899 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_32_reg_923 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter2_exitcond1301_i_reg_880 : STD_LOGIC;
  signal ap_reg_pp0_iter2_p_Val2_16_reg_952 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_reg_pp0_iter2_p_Val2_17_reg_957 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter2_p_Val2_3_reg_942 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter2_p_Val2_s_reg_928 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter2_tmp_2_reg_899 : STD_LOGIC;
  signal ap_reg_pp0_iter3_exitcond1301_i_reg_880 : STD_LOGIC;
  signal ap_reg_pp0_iter3_p_Val2_16_reg_952 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_reg_pp0_iter3_p_Val2_17_reg_957 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter3_p_Val2_3_reg_942 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter3_p_Val2_s_reg_928 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter3_tmp_2_reg_899 : STD_LOGIC;
  signal ap_reg_pp0_iter4_exitcond1301_i_reg_880 : STD_LOGIC;
  signal ap_reg_pp0_iter4_tmp_2_reg_899 : STD_LOGIC;
  signal ap_reg_pp0_iter5_exitcond1301_i_reg_880 : STD_LOGIC;
  signal ap_reg_pp0_iter5_tmp_2_reg_899 : STD_LOGIC;
  signal ap_reg_pp0_iter6_exitcond1301_i_reg_880 : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter6_f_M_real_V_reg_1056 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[0]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[10]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[11]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[12]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[13]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[14]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[15]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[2]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[3]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[5]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[6]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[7]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[8]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[9]_srl5_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter6_tmp_2_reg_899 : STD_LOGIC;
  signal \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_reg_pp0_iter7_f_M_imag_V_reg_1017 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter7_f_M_real_V_reg_1056 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter7_p_Val2_1_reg_935 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter7_p_Val2_s_reg_928 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_reg_pp0_iter7_tmp_2_reg_899 : STD_LOGIC;
  signal ap_reg_pp0_iter8_exitcond1301_i_reg_880 : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[0]_srl7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[2]_srl7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[3]_srl7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[4]_srl7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[5]_srl7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[6]_srl7_n_0\ : STD_LOGIC;
  signal \ap_reg_pp0_iter8_tmp_32_reg_923_reg[7]_srl7_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter9_tmp_32_reg_923 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata1_M_imag_V_fu_613_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_n_0 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_n_1 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_n_2 : STD_LOGIC;
  signal cdata1_M_imag_V_fu_613_p2_carry_n_3 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata1_M_real_V_fu_609_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata1_M_real_V_fu_609_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_n_0 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_n_1 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_n_2 : STD_LOGIC;
  signal cdata1_M_real_V_fu_609_p2_carry_n_3 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_605_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata2_M_imag_V_1_fu_605_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_605_p2_carry_n_0 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_605_p2_carry_n_1 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_605_p2_carry_n_2 : STD_LOGIC;
  signal cdata2_M_imag_V_1_fu_605_p2_carry_n_3 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_601_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cdata2_M_real_V_1_fu_601_p2_carry__0_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__0_n_1\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__0_n_2\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__1_n_0\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__1_n_1\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__1_n_2\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__2_n_1\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__2_n_2\ : STD_LOGIC;
  signal \cdata2_M_real_V_1_fu_601_p2_carry__2_n_3\ : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_601_p2_carry_n_0 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_601_p2_carry_n_1 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_601_p2_carry_n_2 : STD_LOGIC;
  signal cdata2_M_real_V_1_fu_601_p2_carry_n_3 : STD_LOGIC;
  signal exitcond1301_i_fu_283_p2 : STD_LOGIC;
  signal exitcond1301_i_reg_880 : STD_LOGIC;
  signal \exitcond1301_i_reg_880[0]_i_2_n_0\ : STD_LOGIC;
  signal f_M_imag_V_fu_500_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal f_M_imag_V_reg_1017 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \f_M_imag_V_reg_1017[12]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[12]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[12]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[12]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[15]_i_1_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[15]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[15]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[15]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[4]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[4]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[4]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[4]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[4]_i_7_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[8]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[8]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[8]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017[8]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_imag_V_reg_1017_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal f_M_real_V_fu_554_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal f_M_real_V_reg_1056 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \f_M_real_V_reg_1056[12]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[12]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[12]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[12]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[15]_i_1_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[15]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[15]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[15]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[15]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[4]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[4]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[4]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[4]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[4]_i_7_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[8]_i_3_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[8]_i_4_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[8]_i_5_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056[8]_i_6_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \f_M_real_V_reg_1056_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal grp_fu_844_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_fu_850_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_fu_856_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal hls_xfft2real_macfYi_U9_n_0 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_1 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_10 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_11 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_12 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_13 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_14 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_15 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_16 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_17 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_18 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_19 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_2 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_20 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_21 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_22 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_23 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_24 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_25 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_26 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_27 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_28 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_29 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_3 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_30 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_31 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_32 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_33 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_34 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_35 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_36 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_37 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_38 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_39 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_4 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_40 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_41 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_42 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_43 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_44 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_45 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_46 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_47 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_48 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_49 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_5 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_50 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_6 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_7 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_8 : STD_LOGIC;
  signal hls_xfft2real_macfYi_U9_n_9 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_15 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_16 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_17 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_18 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_19 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_20 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_21 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_22 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_23 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_24 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_25 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_26 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_27 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_28 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_29 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_30 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_31 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_32 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_33 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_34 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_35 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_36 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_37 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_38 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_39 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_40 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_41 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_42 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_43 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_44 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_45 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_46 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_47 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_48 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_49 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_50 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_51 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_52 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_53 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_54 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_55 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_56 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_57 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_58 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_59 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_60 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_61 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_62 : STD_LOGIC;
  signal hls_xfft2real_macg8j_U10_n_63 : STD_LOGIC;
  signal hls_xfft2real_muldEe_U7_n_31 : STD_LOGIC;
  signal \i2_0_i_reg_236[8]_i_2_n_0\ : STD_LOGIC;
  signal \i2_0_i_reg_236_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal i2_0_i_reg_236_reg_rep_i_10_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_1_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_2_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_3_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_4_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_5_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_6_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_7_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_8_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_i_9_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_0 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_1 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_10 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_11 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_12 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_13 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_14 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_15 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_2 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_3 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_4 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_5 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_6 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_7 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_8 : STD_LOGIC;
  signal i2_0_i_reg_236_reg_rep_n_9 : STD_LOGIC;
  signal i_fu_289_p2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal i_fu_289_p2_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_Val2_13_reg_1084 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_Val2_16_reg_952 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_Val2_16_reg_9520 : STD_LOGIC;
  signal p_Val2_17_reg_957 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_2_reg_947 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_Val2_2_reg_9470 : STD_LOGIC;
  signal p_Val2_3_reg_942 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_4_fu_329_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_5_fu_341_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \p_Val2_5_fu_341_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_341_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_10_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_1_n_1 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_1_n_2 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_1_n_3 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_7_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_8_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_i_9_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_5_fu_341_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_5_reg_972 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^p_val2_5_reg_972_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_val2_5_reg_972_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_val2_5_reg_972_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_i_19_n_2 : STD_LOGIC;
  signal p_i_19_n_3 : STD_LOGIC;
  signal p_i_20_n_0 : STD_LOGIC;
  signal p_i_20_n_1 : STD_LOGIC;
  signal p_i_20_n_2 : STD_LOGIC;
  signal p_i_20_n_3 : STD_LOGIC;
  signal p_i_21_n_0 : STD_LOGIC;
  signal p_i_21_n_1 : STD_LOGIC;
  signal p_i_21_n_2 : STD_LOGIC;
  signal p_i_21_n_3 : STD_LOGIC;
  signal p_i_22_n_0 : STD_LOGIC;
  signal p_i_22_n_1 : STD_LOGIC;
  signal p_i_22_n_2 : STD_LOGIC;
  signal p_i_22_n_3 : STD_LOGIC;
  signal p_i_23_n_0 : STD_LOGIC;
  signal p_i_24_n_0 : STD_LOGIC;
  signal p_i_25_n_0 : STD_LOGIC;
  signal p_i_26_n_0 : STD_LOGIC;
  signal p_i_27_n_0 : STD_LOGIC;
  signal p_i_28_n_0 : STD_LOGIC;
  signal p_i_29_n_0 : STD_LOGIC;
  signal p_i_30_n_0 : STD_LOGIC;
  signal p_i_31_n_0 : STD_LOGIC;
  signal p_i_32_n_0 : STD_LOGIC;
  signal p_i_33_n_0 : STD_LOGIC;
  signal p_i_34_n_0 : STD_LOGIC;
  signal p_i_35_n_0 : STD_LOGIC;
  signal p_i_36_n_0 : STD_LOGIC;
  signal p_i_37_n_0 : STD_LOGIC;
  signal p_i_38_n_0 : STD_LOGIC;
  signal p_neg1_fu_469_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \p_neg1_fu_469_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_neg1_fu_469_p2_carry__3_i_1_n_3\ : STD_LOGIC;
  signal p_neg1_fu_469_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_neg1_fu_469_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_neg1_fu_469_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_neg1_fu_469_p2_carry_n_0 : STD_LOGIC;
  signal p_neg1_fu_469_p2_carry_n_1 : STD_LOGIC;
  signal p_neg1_fu_469_p2_carry_n_2 : STD_LOGIC;
  signal p_neg1_fu_469_p2_carry_n_3 : STD_LOGIC;
  signal p_neg2_fu_373_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \p_neg2_fu_373_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_neg2_fu_373_p2_carry__3_i_1_n_3\ : STD_LOGIC;
  signal p_neg2_fu_373_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_neg2_fu_373_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_neg2_fu_373_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_neg2_fu_373_p2_carry_n_0 : STD_LOGIC;
  signal p_neg2_fu_373_p2_carry_n_1 : STD_LOGIC;
  signal p_neg2_fu_373_p2_carry_n_2 : STD_LOGIC;
  signal p_neg2_fu_373_p2_carry_n_3 : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg3_fu_641_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_neg3_fu_641_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_neg3_fu_641_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_neg3_fu_641_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_neg3_fu_641_p2_carry_n_0 : STD_LOGIC;
  signal p_neg3_fu_641_p2_carry_n_1 : STD_LOGIC;
  signal p_neg3_fu_641_p2_carry_n_2 : STD_LOGIC;
  signal p_neg3_fu_641_p2_carry_n_3 : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg4_fu_681_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_neg4_fu_681_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_neg4_fu_681_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_neg4_fu_681_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_neg4_fu_681_p2_carry_n_0 : STD_LOGIC;
  signal p_neg4_fu_681_p2_carry_n_1 : STD_LOGIC;
  signal p_neg4_fu_681_p2_carry_n_2 : STD_LOGIC;
  signal p_neg4_fu_681_p2_carry_n_3 : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg5_fu_721_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_neg5_fu_721_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_neg5_fu_721_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_neg5_fu_721_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_neg5_fu_721_p2_carry_n_0 : STD_LOGIC;
  signal p_neg5_fu_721_p2_carry_n_1 : STD_LOGIC;
  signal p_neg5_fu_721_p2_carry_n_2 : STD_LOGIC;
  signal p_neg5_fu_721_p2_carry_n_3 : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg6_fu_761_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_neg6_fu_761_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_neg6_fu_761_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_neg6_fu_761_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_neg6_fu_761_p2_carry_n_0 : STD_LOGIC;
  signal p_neg6_fu_761_p2_carry_n_1 : STD_LOGIC;
  signal p_neg6_fu_761_p2_carry_n_2 : STD_LOGIC;
  signal p_neg6_fu_761_p2_carry_n_3 : STD_LOGIC;
  signal p_neg_fu_514_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \p_neg_fu_514_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_n_0\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_neg_fu_514_p2_carry__3_i_1_n_3\ : STD_LOGIC;
  signal p_neg_fu_514_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_neg_fu_514_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_neg_fu_514_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_neg_fu_514_p2_carry_n_0 : STD_LOGIC;
  signal p_neg_fu_514_p2_carry_n_1 : STD_LOGIC;
  signal p_neg_fu_514_p2_carry_n_2 : STD_LOGIC;
  signal p_neg_fu_514_p2_carry_n_3 : STD_LOGIC;
  signal p_neg_t_fu_412_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_reg_reg\ : STD_LOGIC;
  signal \^p_reg_reg_0\ : STD_LOGIC;
  signal p_y_M_real_V_read_assign_fu_427_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_y_M_real_V_read_assign_reg_997 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_y_M_real_V_read_assign_reg_997[10]_i_3_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[10]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[10]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[10]_i_6_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[12]_i_3_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[12]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[12]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[12]_i_6_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[14]_i_3_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[14]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[14]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[14]_i_6_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[15]_i_6_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[15]_i_7_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[2]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[2]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[8]_i_3_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[8]_i_4_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[8]_i_5_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997[8]_i_6_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal r_V_1_fu_357_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \r_V_1_fu_357_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_V_1_fu_357_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__0_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__0_n_1\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_n_1\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_n_2\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__1_n_3\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_n_0\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_n_1\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_n_2\ : STD_LOGIC;
  signal \r_V_1_fu_357_p2_carry__2_n_3\ : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_i_1_n_0 : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_i_2_n_0 : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_i_3_n_0 : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_i_4_n_0 : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_n_0 : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_n_1 : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_n_2 : STD_LOGIC;
  signal r_V_1_fu_357_p2_carry_n_3 : STD_LOGIC;
  signal r_V_2_fu_451_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \r_V_2_fu_451_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_V_2_fu_451_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__0_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__0_n_1\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_n_1\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_n_2\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__1_n_3\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_n_0\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_n_1\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_n_2\ : STD_LOGIC;
  signal \r_V_2_fu_451_p2_carry__2_n_3\ : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_i_1_n_0 : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_i_2_n_0 : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_i_3_n_0 : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_i_4_n_0 : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_n_0 : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_n_1 : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_n_2 : STD_LOGIC;
  signal r_V_2_fu_451_p2_carry_n_3 : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_1\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_4\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_5\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_6\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__0_n_7\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_1\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_2\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_3\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_4\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_5\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_6\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__1_n_7\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_0\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_1\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_2\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_3\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_4\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_5\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_6\ : STD_LOGIC;
  signal \r_V_fu_441_p2_carry__2_n_7\ : STD_LOGIC;
  signal r_V_fu_441_p2_carry_i_1_n_0 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_i_2_n_0 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_i_3_n_0 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_i_4_n_0 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_0 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_1 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_2 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_3 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_4 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_5 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_6 : STD_LOGIC;
  signal r_V_fu_441_p2_carry_n_7 : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \ram_reg_i_28__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_29_n_0 : STD_LOGIC;
  signal ram_reg_i_33_n_0 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal t_V_2_fu_399_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal tmp_10_reg_967 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_12_reg_987 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_13_reg_992 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_13_reg_992[14]_i_1_n_0\ : STD_LOGIC;
  signal tmp_14_fu_495_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal tmp_19_reg_1028 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_20_reg_1033 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_21_fu_560_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal tmp_22_reg_1130 : STD_LOGIC;
  signal tmp_23_fu_647_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_24_reg_1135 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp_24_reg_1135[13]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_n_4\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_n_5\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_n_6\ : STD_LOGIC;
  signal \tmp_26_fu_667_p2_carry__2_n_7\ : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_0 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_1 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_2 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_3 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_4 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_5 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_6 : STD_LOGIC;
  signal tmp_26_fu_667_p2_carry_n_7 : STD_LOGIC;
  signal tmp_26_reg_1140 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_27_reg_1145 : STD_LOGIC;
  signal tmp_28_fu_687_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_29_reg_1150 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp_2_fu_303_p2__6\ : STD_LOGIC;
  signal \tmp_2_reg_899[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_899[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_899_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_n_4\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_n_5\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_n_6\ : STD_LOGIC;
  signal \tmp_31_fu_707_p2_carry__2_n_7\ : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_0 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_1 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_2 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_3 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_4 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_5 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_6 : STD_LOGIC;
  signal tmp_31_fu_707_p2_carry_n_7 : STD_LOGIC;
  signal tmp_31_reg_1155 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_32_reg_923 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_32_reg_923[7]_i_1_n_0\ : STD_LOGIC;
  signal \^tmp_32_reg_923_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_34_reg_1160 : STD_LOGIC;
  signal tmp_35_fu_727_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_36_reg_1165 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp_38_fu_747_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_n_4\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_n_5\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_n_6\ : STD_LOGIC;
  signal \tmp_38_fu_747_p2_carry__2_n_7\ : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_0 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_1 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_2 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_3 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_4 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_5 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_6 : STD_LOGIC;
  signal tmp_38_fu_747_p2_carry_n_7 : STD_LOGIC;
  signal tmp_38_reg_1170 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_3_reg_962 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp_3_reg_962[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[16]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_962_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_40_reg_1175 : STD_LOGIC;
  signal tmp_41_fu_767_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_42_reg_1180 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp_44_fu_787_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_6\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__1_n_7\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_n_4\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_n_5\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_n_6\ : STD_LOGIC;
  signal \tmp_44_fu_787_p2_carry__2_n_7\ : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_0 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_1 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_2 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_3 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_4 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_5 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_6 : STD_LOGIC;
  signal tmp_44_fu_787_p2_carry_n_7 : STD_LOGIC;
  signal tmp_44_reg_1185 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_4_reg_1007 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_5_reg_1012 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_8_fu_549_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_cdata1_M_imag_V_fu_613_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata1_M_real_V_fu_609_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata2_M_imag_V_1_fu_605_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cdata2_M_real_V_1_fu_601_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_f_M_imag_V_reg_1017_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_f_M_imag_V_reg_1017_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_f_M_real_V_reg_1056_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_f_M_real_V_reg_1056_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_i2_0_i_reg_236_reg_rep_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_i2_0_i_reg_236_reg_rep_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_i2_0_i_reg_236_reg_rep_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_i2_0_i_reg_236_reg_rep__0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_i2_0_i_reg_236_reg_rep__0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i2_0_i_reg_236_reg_rep__0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_i2_0_i_reg_236_reg_rep__0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_p_Val2_5_fu_341_p2_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_5_fu_341_p2_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_5_fu_341_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_5_fu_341_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_i_19_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_neg1_fu_469_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_neg1_fu_469_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_neg1_fu_469_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_neg1_fu_469_p2_carry__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_neg1_fu_469_p2_carry__3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_neg2_fu_373_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_neg2_fu_373_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_neg2_fu_373_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_neg2_fu_373_p2_carry__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_neg2_fu_373_p2_carry__3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_neg3_fu_641_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_neg4_fu_681_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_neg5_fu_721_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_neg6_fu_761_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_neg_fu_514_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_neg_fu_514_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_neg_fu_514_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_neg_fu_514_p2_carry__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_neg_fu_514_p2_carry__3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_26_fu_667_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_26_fu_667_p2_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_26_fu_667_p2_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_31_fu_707_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_31_fu_707_p2_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_31_fu_707_p2_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_38_fu_747_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_38_fu_747_p2_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_38_fu_747_p2_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_962_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_44_fu_787_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_44_fu_787_p2_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_44_fu_787_p2_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][0]_srl9_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][10]_srl9_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][10]_srl9_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][11]_srl9_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][11]_srl9_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][12]_srl9_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][12]_srl9_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][13]_srl9_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][13]_srl9_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][14]_srl9_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][14]_srl9_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][15]_srl9_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][15]_srl9_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][1]_srl9_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][1]_srl9_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][2]_srl9_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][2]_srl9_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][3]_srl9_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][3]_srl9_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][4]_srl9_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][4]_srl9_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][5]_srl9_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][5]_srl9_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][6]_srl9_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][6]_srl9_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][7]_srl9_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][7]_srl9_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][8]_srl9_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][8]_srl9_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][9]_srl9_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[8][9]_srl9_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair8";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter5_reg_srl4___Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter5_reg_r\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_enable_reg_pp0_iter5_reg_srl4___Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter5_reg_r ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[0]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[0]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[0]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[10]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[10]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[10]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[11]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[11]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[11]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[12]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[12]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[12]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[13]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[13]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[13]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[14]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[14]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[14]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[15]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[15]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[15]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[1]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[1]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[1]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[2]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[2]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[2]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[3]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[3]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[3]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[4]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[4]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[4]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[5]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[5]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[5]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[6]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[6]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[6]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[7]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[7]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[7]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[8]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[8]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[8]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[9]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[9]_srl2\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[9]_srl2 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[0]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[0]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[10]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[10]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[10]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[11]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[11]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[11]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[12]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[12]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[12]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[13]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[13]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[13]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[14]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[14]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[14]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[15]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[15]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[15]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[1]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[1]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[1]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[2]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[2]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[2]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[3]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[3]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[3]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[4]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[4]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[4]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[5]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[5]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[5]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[6]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[6]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[6]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[7]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[7]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[7]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[8]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[8]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[8]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[9]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[9]_srl5\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[9]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[0]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[0]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[0]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[10]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[10]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[10]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[11]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[11]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[11]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[12]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[12]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[12]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[13]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[13]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[13]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[14]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[14]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[14]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[15]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[15]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[15]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[1]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[1]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[1]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[2]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[2]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[2]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[3]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[3]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[3]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[4]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[4]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[4]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[5]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[5]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[5]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[6]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[6]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[6]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[7]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[7]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[7]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[8]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[8]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[8]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[9]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg ";
  attribute srl_name of \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[9]_srl3\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[9]_srl3 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[0]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[0]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[0]_srl7 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[1]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[1]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[1]_srl7 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[2]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[2]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[2]_srl7 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[3]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[3]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[3]_srl7 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[4]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[4]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[4]_srl7 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[5]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[5]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[5]_srl7 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[6]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[6]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[6]_srl7 ";
  attribute srl_bus_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[7]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg ";
  attribute srl_name of \ap_reg_pp0_iter8_tmp_32_reg_923_reg[7]_srl7\ : label is "inst/\Loop_realfft_be_descramble_proc87_U0/ap_reg_pp0_iter8_tmp_32_reg_923_reg[7]_srl7 ";
  attribute SOFT_HLUTNM of \count[0]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count[1]_i_2__3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[1]_i_2__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \exitcond1301_i_reg_880[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \f_M_imag_V_reg_1017[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[11]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[13]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[15]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \f_M_real_V_reg_1056[9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i2_0_i_reg_236[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i2_0_i_reg_236[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i2_0_i_reg_236[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i2_0_i_reg_236[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i2_0_i_reg_236[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i2_0_i_reg_236[8]_i_3\ : label is "soft_lutpair6";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of i2_0_i_reg_236_reg_rep : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of i2_0_i_reg_236_reg_rep : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of i2_0_i_reg_236_reg_rep : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of i2_0_i_reg_236_reg_rep : label is "i2_0_i_reg_236";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of i2_0_i_reg_236_reg_rep : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of i2_0_i_reg_236_reg_rep : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of i2_0_i_reg_236_reg_rep : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of i2_0_i_reg_236_reg_rep : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \i2_0_i_reg_236_reg_rep__0\ : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS of \i2_0_i_reg_236_reg_rep__0\ : label is "";
  attribute RTL_RAM_BITS of \i2_0_i_reg_236_reg_rep__0\ : label is 3840;
  attribute RTL_RAM_NAME of \i2_0_i_reg_236_reg_rep__0\ : label is "i2_0_i_reg_236";
  attribute bram_addr_begin of \i2_0_i_reg_236_reg_rep__0\ : label is 0;
  attribute bram_addr_end of \i2_0_i_reg_236_reg_rep__0\ : label is 1023;
  attribute bram_slice_begin of \i2_0_i_reg_236_reg_rep__0\ : label is 0;
  attribute bram_slice_end of \i2_0_i_reg_236_reg_rep__0\ : label is 14;
  attribute SOFT_HLUTNM of \iptr[0]_i_1__3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[12]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[15]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_y_M_real_V_read_assign_reg_997[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ram_reg_i_28 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ram_reg_i_32 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_reg_i_33 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_2_reg_899[0]_i_3\ : label is "soft_lutpair5";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 <= \^loop_realfft_be_descramble_proc87_u0_descramble_buf_0_m_imag_v_ce0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_block_pp0_stage0_subdone16_out__1\ <= \^ap_block_pp0_stage0_subdone16_out__1\;
  ap_enable_reg_pp0_iter7 <= \^ap_enable_reg_pp0_iter7\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \p_Val2_5_reg_972_reg[11]_0\(3 downto 0) <= \^p_val2_5_reg_972_reg[11]_0\(3 downto 0);
  \p_Val2_5_reg_972_reg[15]_0\(2 downto 0) <= \^p_val2_5_reg_972_reg[15]_0\(2 downto 0);
  \p_Val2_5_reg_972_reg[7]_0\(3 downto 0) <= \^p_val2_5_reg_972_reg[7]_0\(3 downto 0);
  p_reg_reg <= \^p_reg_reg\;
  p_reg_reg_0 <= \^p_reg_reg_0\;
  ram_reg(0) <= \^ram_reg\(0);
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  start_once_reg <= \^start_once_reg\;
  \tmp_32_reg_923_reg[7]_0\(7 downto 0) <= \^tmp_32_reg_923_reg[7]_0\(7 downto 0);
\SRL_SIG_reg[8][0]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(0),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(0),
      O => \in\(0)
    );
\SRL_SIG_reg[8][0]_srl9_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => real_spectrum_lo_V_M_imag_V_full_n,
      I1 => real_spectrum_lo_V_M_real_V_full_n,
      I2 => \^p_reg_reg_0\,
      I3 => \^p_reg_reg\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[8][0]_srl9_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(0),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(0),
      O => \dout_V_data_1_payload_A_reg[31]\(0)
    );
\SRL_SIG_reg[8][10]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(10),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(10),
      O => \in\(10)
    );
\SRL_SIG_reg[8][10]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(10),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(10),
      O => \dout_V_data_1_payload_A_reg[31]\(10)
    );
\SRL_SIG_reg[8][11]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(11),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(11),
      O => \in\(11)
    );
\SRL_SIG_reg[8][11]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(11),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(11),
      O => \dout_V_data_1_payload_A_reg[31]\(11)
    );
\SRL_SIG_reg[8][12]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(12),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(12),
      O => \in\(12)
    );
\SRL_SIG_reg[8][12]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(12),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(12),
      O => \dout_V_data_1_payload_A_reg[31]\(12)
    );
\SRL_SIG_reg[8][13]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(13),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(13),
      O => \in\(13)
    );
\SRL_SIG_reg[8][13]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(13),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(13),
      O => \dout_V_data_1_payload_A_reg[31]\(13)
    );
\SRL_SIG_reg[8][14]_srl9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_22_reg_1130,
      I1 => tmp_26_reg_1140(14),
      O => \in\(14)
    );
\SRL_SIG_reg[8][14]_srl9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_27_reg_1145,
      I1 => tmp_31_reg_1155(14),
      O => \dout_V_data_1_payload_A_reg[31]\(14)
    );
\SRL_SIG_reg[8][15]_srl9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_22_reg_1130,
      I1 => tmp_26_reg_1140(15),
      O => \in\(15)
    );
\SRL_SIG_reg[8][15]_srl9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_27_reg_1145,
      I1 => tmp_31_reg_1155(15),
      O => \dout_V_data_1_payload_A_reg[31]\(15)
    );
\SRL_SIG_reg[8][1]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(1),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(1),
      O => \in\(1)
    );
\SRL_SIG_reg[8][1]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(1),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(1),
      O => \dout_V_data_1_payload_A_reg[31]\(1)
    );
\SRL_SIG_reg[8][2]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(2),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(2),
      O => \in\(2)
    );
\SRL_SIG_reg[8][2]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(2),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(2),
      O => \dout_V_data_1_payload_A_reg[31]\(2)
    );
\SRL_SIG_reg[8][3]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(3),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(3),
      O => \in\(3)
    );
\SRL_SIG_reg[8][3]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(3),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(3),
      O => \dout_V_data_1_payload_A_reg[31]\(3)
    );
\SRL_SIG_reg[8][4]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(4),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(4),
      O => \in\(4)
    );
\SRL_SIG_reg[8][4]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(4),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(4),
      O => \dout_V_data_1_payload_A_reg[31]\(4)
    );
\SRL_SIG_reg[8][5]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(5),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(5),
      O => \in\(5)
    );
\SRL_SIG_reg[8][5]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(5),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(5),
      O => \dout_V_data_1_payload_A_reg[31]\(5)
    );
\SRL_SIG_reg[8][6]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(6),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(6),
      O => \in\(6)
    );
\SRL_SIG_reg[8][6]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(6),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(6),
      O => \dout_V_data_1_payload_A_reg[31]\(6)
    );
\SRL_SIG_reg[8][7]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(7),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(7),
      O => \in\(7)
    );
\SRL_SIG_reg[8][7]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(7),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(7),
      O => \dout_V_data_1_payload_A_reg[31]\(7)
    );
\SRL_SIG_reg[8][8]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(8),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(8),
      O => \in\(8)
    );
\SRL_SIG_reg[8][8]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(8),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(8),
      O => \dout_V_data_1_payload_A_reg[31]\(8)
    );
\SRL_SIG_reg[8][9]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_26_reg_1140(9),
      I1 => tmp_22_reg_1130,
      I2 => tmp_24_reg_1135(9),
      O => \in\(9)
    );
\SRL_SIG_reg[8][9]_srl9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_31_reg_1155(9),
      I1 => tmp_27_reg_1145,
      I2 => tmp_29_reg_1150(9),
      O => \dout_V_data_1_payload_A_reg[31]\(9)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^q\(1),
      I2 => ap_NS_fsm1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[2]_i_2_n_0\,
      I3 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[2]_i_1_n_0\
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020FF2020"
    )
        port map (
      I0 => exitcond1301_i_fu_283_p2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => \^p_reg_reg_0\,
      I5 => \^ap_block_pp0_stage0_subdone16_out__1\,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1_n_0\,
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg,
      Q => ap_done_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_NS_fsm1,
      I2 => ap_rst_n,
      I3 => hls_xfft2real_muldEe_U7_n_31,
      I4 => exitcond1301_i_fu_283_p2,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => \^p_reg_reg_0\,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm1,
      I4 => \^ap_block_pp0_stage0_subdone16_out__1\,
      O => ap_enable_reg_pp0_iter10_i_1_n_0
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10_i_1_n_0,
      Q => \^p_reg_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \^ap_block_pp0_stage0_subdone16_out__1\,
      I3 => exitcond1301_i_fu_283_p2,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => '1',
      Q => ap_enable_reg_pp0_iter2_reg_r_n_0,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter3_reg_r_n_0,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter4_reg_r_n_0,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter5_reg_r_n_0,
      R => \^ap_rst_n_inv\
    );
\ap_enable_reg_pp0_iter5_reg_srl4___Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter5_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter1_reg_n_0,
      Q => \ap_enable_reg_pp0_iter5_reg_srl4___Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter5_reg_r_n_0\
    );
ap_enable_reg_pp0_iter6_reg_Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter5_reg_srl4___Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter5_reg_r_n_0\,
      Q => ap_enable_reg_pp0_iter6_reg_Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter6_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter6_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6_reg_Loop_realfft_be_descramble_proc87_U0_ap_enable_reg_pp0_iter6_reg_r_n_0,
      I1 => ap_enable_reg_pp0_iter6_reg_r_n_0,
      O => ap_enable_reg_pp0_iter6_reg_gate_n_0
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5_reg_r_n_0,
      Q => ap_enable_reg_pp0_iter6_reg_r_n_0,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6_reg_gate_n_0,
      Q => \^ap_enable_reg_pp0_iter7\,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \^p_reg_reg\,
      I1 => \^p_reg_reg_0\,
      I2 => real_spectrum_lo_V_M_imag_V_full_n,
      I3 => real_spectrum_lo_V_M_real_V_full_n,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter7\,
      Q => ap_enable_reg_pp0_iter8,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => \^ap_rst_n_inv\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8A8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8,
      I1 => \^p_reg_reg\,
      I2 => \^p_reg_reg_0\,
      I3 => real_spectrum_lo_V_M_imag_V_full_n,
      I4 => real_spectrum_lo_V_M_real_V_full_n,
      O => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_50,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_40,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_39,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_38,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_37,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_36,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_35,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_49,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_48,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_47,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_46,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_45,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_44,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_43,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_42,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_41,
      Q => ap_phi_reg_pp0_iter9_t_V_4_reg_274(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_63,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_53,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_52,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_51,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_50,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_49,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_48,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_62,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_61,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_60,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_59,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_58,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_57,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_56,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_55,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_54,
      Q => ap_phi_reg_pp0_iter9_t_V_5_reg_265(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_18,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_8,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_7,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_6,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_5,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_4,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_3,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_17,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_16,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_15,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_14,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_13,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_12,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_11,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_10,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macfYi_U9_n_9,
      Q => ap_phi_reg_pp0_iter9_t_V_6_reg_256(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_31,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_21,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_20,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_19,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_18,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_17,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_16,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_30,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_29,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_28,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_27,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_26,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_25,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_24,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_23,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0\,
      D => hls_xfft2real_macg8j_U10_n_22,
      Q => ap_phi_reg_pp0_iter9_t_V_7_reg_247(9),
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => exitcond1301_i_reg_880,
      Q => ap_reg_pp0_iter1_exitcond1301_i_reg_880,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => \tmp_2_reg_899_reg_n_0_[0]\,
      Q => ap_reg_pp0_iter1_tmp_2_reg_899,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(0),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(0),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(1),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(1),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(2),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(2),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(3),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(3),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(4),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(4),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(5),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(5),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(6),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(6),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_32_reg_923_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => tmp_32_reg_923(7),
      Q => ap_reg_pp0_iter1_tmp_32_reg_923(7),
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_exitcond1301_i_reg_880,
      Q => ap_reg_pp0_iter2_exitcond1301_i_reg_880,
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(0),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(0),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(10),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(10),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(11),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(11),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(12),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(12),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(13),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(13),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(14),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(14),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(1),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(1),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(2),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(2),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(3),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(3),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(4),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(4),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(5),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(5),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(6),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(6),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(7),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(7),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(8),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(8),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_16_reg_952_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_16_reg_952(9),
      Q => ap_reg_pp0_iter2_p_Val2_16_reg_952(9),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(0),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(0),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(10),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(10),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(11),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(11),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(12),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(12),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(13),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(13),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(14),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(14),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(15),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(15),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(1),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(1),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(2),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(2),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(3),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(3),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(4),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(4),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(5),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(5),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(6),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(6),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(7),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(7),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(8),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(8),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_17_reg_957_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_17_reg_957(9),
      Q => ap_reg_pp0_iter2_p_Val2_17_reg_957(9),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(0),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(0),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(10),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(10),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(11),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(11),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(12),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(12),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(13),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(13),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(14),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(14),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(15),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(15),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(1),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(1),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(2),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(2),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(3),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(3),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(4),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(4),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(5),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(5),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(6),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(6),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(7),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(7),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(8),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(8),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_3_reg_942_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_Val2_3_reg_942(9),
      Q => ap_reg_pp0_iter2_p_Val2_3_reg_942(9),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(0),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(0),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(10),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(10),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(11),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(11),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(12),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(12),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(13),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(13),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(14),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(14),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(15),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(15),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(1),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(1),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(2),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(2),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(3),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(3),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(4),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(4),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(5),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(5),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(6),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(6),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(7),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(7),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(8),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(8),
      R => '0'
    );
\ap_reg_pp0_iter2_p_Val2_s_reg_928_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => D(9),
      Q => ap_reg_pp0_iter2_p_Val2_s_reg_928(9),
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_tmp_2_reg_899,
      Q => ap_reg_pp0_iter2_tmp_2_reg_899,
      R => '0'
    );
\ap_reg_pp0_iter3_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_exitcond1301_i_reg_880,
      Q => ap_reg_pp0_iter3_exitcond1301_i_reg_880,
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(0),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(0),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(10),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(10),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(11),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(11),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(12),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(12),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(13),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(13),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(14),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(14),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(1),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(1),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(2),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(2),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(3),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(3),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(4),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(4),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(5),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(5),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(6),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(6),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(7),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(7),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(8),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(8),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_16_reg_952_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_16_reg_952(9),
      Q => ap_reg_pp0_iter3_p_Val2_16_reg_952(9),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(0),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(0),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(10),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(10),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(11),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(11),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(12),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(12),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(13),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(13),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(14),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(14),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(15),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(15),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(1),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(1),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(2),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(2),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(3),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(3),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(4),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(4),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(5),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(5),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(6),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(6),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(7),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(7),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(8),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(8),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_17_reg_957(9),
      Q => ap_reg_pp0_iter3_p_Val2_17_reg_957(9),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(0),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(0),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(10),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(10),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(11),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(11),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(12),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(12),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(13),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(13),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(14),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(14),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(15),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(15),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(1),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(1),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(2),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(2),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(3),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(3),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(4),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(4),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(5),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(5),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(6),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(6),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(7),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(7),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(8),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(8),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_3_reg_942_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_3_reg_942(9),
      Q => ap_reg_pp0_iter3_p_Val2_3_reg_942(9),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(0),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(0),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(10),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(10),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(11),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(11),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(12),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(12),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(13),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(13),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(14),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(14),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(15),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(15),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(1),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(1),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(2),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(2),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(3),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(3),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(4),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(4),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(5),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(5),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(6),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(6),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(7),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(7),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(8),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(8),
      R => '0'
    );
\ap_reg_pp0_iter3_p_Val2_s_reg_928_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_p_Val2_s_reg_928(9),
      Q => ap_reg_pp0_iter3_p_Val2_s_reg_928(9),
      R => '0'
    );
\ap_reg_pp0_iter3_tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_tmp_2_reg_899,
      Q => ap_reg_pp0_iter3_tmp_2_reg_899,
      R => '0'
    );
\ap_reg_pp0_iter4_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter3_exitcond1301_i_reg_880,
      Q => ap_reg_pp0_iter4_exitcond1301_i_reg_880,
      R => '0'
    );
\ap_reg_pp0_iter4_tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter3_tmp_2_reg_899,
      Q => ap_reg_pp0_iter4_tmp_2_reg_899,
      R => '0'
    );
\ap_reg_pp0_iter5_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_exitcond1301_i_reg_880,
      Q => ap_reg_pp0_iter5_exitcond1301_i_reg_880,
      R => '0'
    );
\ap_reg_pp0_iter5_tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_tmp_2_reg_899,
      Q => ap_reg_pp0_iter5_tmp_2_reg_899,
      R => '0'
    );
\ap_reg_pp0_iter6_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_exitcond1301_i_reg_880,
      Q => ap_reg_pp0_iter6_exitcond1301_i_reg_880,
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(0),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[0]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(10),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[10]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(11),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[11]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(12),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[12]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(13),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[13]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(14),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[14]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(15),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[15]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(1),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[1]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(2),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[2]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(3),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[3]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(4),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[4]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(5),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[5]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(6),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[6]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(7),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[7]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(8),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[8]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => f_M_imag_V_reg_1017(9),
      Q => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[9]_srl2_n_0\
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(0),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(0),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(10),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(10),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(11),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(11),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(12),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(12),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(13),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(13),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(14),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(14),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(15),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(15),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(1),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(1),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(2),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(2),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(3),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(3),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(4),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(4),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(5),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(5),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(6),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(6),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(7),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(7),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(8),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(8),
      R => '0'
    );
\ap_reg_pp0_iter6_f_M_real_V_reg_1056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => f_M_real_V_reg_1056(9),
      Q => ap_reg_pp0_iter6_f_M_real_V_reg_1056(9),
      R => '0'
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(0),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[0]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[10]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(10),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[10]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[11]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(11),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[11]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[12]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(12),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[12]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[13]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(13),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[13]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[14]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(14),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[14]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[15]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(15),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[15]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(1),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[1]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(2),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[2]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(3),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[3]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(4),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[4]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(5),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[5]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(6),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[6]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(7),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[7]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[8]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(8),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[8]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[9]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => DOBDO(9),
      Q => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[9]_srl5_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(0),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[0]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(10),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[10]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(11),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[11]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(12),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[12]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(13),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[13]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(14),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[14]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(15),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[15]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(1),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[1]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(2),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[2]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(3),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[3]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(4),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[4]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(5),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[5]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(6),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[6]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(7),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[7]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(8),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[8]_srl3_n_0\
    );
\ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter3_p_Val2_s_reg_928(9),
      Q => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[9]_srl3_n_0\
    );
\ap_reg_pp0_iter6_tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_tmp_2_reg_899,
      Q => ap_reg_pp0_iter6_tmp_2_reg_899,
      R => '0'
    );
\ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_exitcond1301_i_reg_880,
      Q => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[0]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(0),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[10]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(10),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[11]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(11),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[12]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(12),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[13]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(13),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[14]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(14),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[15]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(15),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[1]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(1),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[2]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(2),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[3]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(3),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[4]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(4),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[5]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(5),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[6]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(6),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[7]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(7),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[8]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(8),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_imag_V_reg_1017_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_f_M_imag_V_reg_1017_reg[9]_srl2_n_0\,
      Q => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(9),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(0),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(0),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(10),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(10),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(11),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(11),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(12),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(12),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(13),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(13),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(14),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(14),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(15),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(15),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(1),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(1),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(2),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(2),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(3),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(3),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(4),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(4),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(5),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(5),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(6),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(6),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(7),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(7),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(8),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(8),
      R => '0'
    );
\ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_f_M_real_V_reg_1056(9),
      Q => ap_reg_pp0_iter7_f_M_real_V_reg_1056(9),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[0]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(0),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[10]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(10),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[11]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(11),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[12]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(12),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[13]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(13),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[14]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(14),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[15]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(15),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[1]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(1),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[2]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(2),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[3]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(3),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[4]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(4),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[5]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(5),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[6]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(6),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[7]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(7),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[8]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(8),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_1_reg_935_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_1_reg_935_reg[9]_srl5_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_1_reg_935(9),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[0]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(0),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[10]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(10),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[11]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(11),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[12]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(12),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[13]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(13),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[14]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(14),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[15]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(15),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[1]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(1),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[2]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(2),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[3]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(3),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[4]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(4),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[5]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(5),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[6]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(6),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[7]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(7),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[8]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(8),
      R => '0'
    );
\ap_reg_pp0_iter7_p_Val2_s_reg_928_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter6_p_Val2_s_reg_928_reg[9]_srl3_n_0\,
      Q => ap_reg_pp0_iter7_p_Val2_s_reg_928(9),
      R => '0'
    );
\ap_reg_pp0_iter7_tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_tmp_2_reg_899,
      Q => ap_reg_pp0_iter7_tmp_2_reg_899,
      R => '0'
    );
\ap_reg_pp0_iter8_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg_n_0_[0]\,
      Q => ap_reg_pp0_iter8_exitcond1301_i_reg_880,
      R => '0'
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(0),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[0]_srl7_n_0\
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(1),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[1]_srl7_n_0\
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(2),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[2]_srl7_n_0\
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(3),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[3]_srl7_n_0\
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(4),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[4]_srl7_n_0\
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(5),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[5]_srl7_n_0\
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(6),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[6]_srl7_n_0\
    );
\ap_reg_pp0_iter8_tmp_32_reg_923_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_tmp_32_reg_923(7),
      Q => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[7]_srl7_n_0\
    );
\ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter8_exitcond1301_i_reg_880,
      Q => \^p_reg_reg\,
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[0]_srl7_n_0\,
      Q => \^ram_reg\(0),
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[1]_srl7_n_0\,
      Q => ap_reg_pp0_iter9_tmp_32_reg_923(1),
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[2]_srl7_n_0\,
      Q => ap_reg_pp0_iter9_tmp_32_reg_923(2),
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[3]_srl7_n_0\,
      Q => ap_reg_pp0_iter9_tmp_32_reg_923(3),
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[4]_srl7_n_0\,
      Q => ap_reg_pp0_iter9_tmp_32_reg_923(4),
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[5]_srl7_n_0\,
      Q => ap_reg_pp0_iter9_tmp_32_reg_923(5),
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[6]_srl7_n_0\,
      Q => ap_reg_pp0_iter9_tmp_32_reg_923(6),
      R => '0'
    );
\ap_reg_pp0_iter9_tmp_32_reg_923_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter8_tmp_32_reg_923_reg[7]_srl7_n_0\,
      Q => ap_reg_pp0_iter9_tmp_32_reg_923(7),
      R => '0'
    );
cdata1_M_imag_V_fu_613_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata1_M_imag_V_fu_613_p2_carry_n_0,
      CO(2) => cdata1_M_imag_V_fu_613_p2_carry_n_1,
      CO(1) => cdata1_M_imag_V_fu_613_p2_carry_n_2,
      CO(0) => cdata1_M_imag_V_fu_613_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => ap_reg_pp0_iter7_p_Val2_s_reg_928(3 downto 0),
      O(3 downto 0) => cdata1_M_imag_V_fu_613_p2(3 downto 0),
      S(3) => cdata1_M_imag_V_fu_613_p2_carry_i_1_n_0,
      S(2) => cdata1_M_imag_V_fu_613_p2_carry_i_2_n_0,
      S(1) => cdata1_M_imag_V_fu_613_p2_carry_i_3_n_0,
      S(0) => cdata1_M_imag_V_fu_613_p2_carry_i_4_n_0
    );
\cdata1_M_imag_V_fu_613_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata1_M_imag_V_fu_613_p2_carry_n_0,
      CO(3) => \cdata1_M_imag_V_fu_613_p2_carry__0_n_0\,
      CO(2) => \cdata1_M_imag_V_fu_613_p2_carry__0_n_1\,
      CO(1) => \cdata1_M_imag_V_fu_613_p2_carry__0_n_2\,
      CO(0) => \cdata1_M_imag_V_fu_613_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter7_p_Val2_s_reg_928(7 downto 4),
      O(3 downto 0) => cdata1_M_imag_V_fu_613_p2(7 downto 4),
      S(3) => \cdata1_M_imag_V_fu_613_p2_carry__0_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_fu_613_p2_carry__0_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_fu_613_p2_carry__0_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_fu_613_p2_carry__0_i_4_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(7),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(7),
      O => \cdata1_M_imag_V_fu_613_p2_carry__0_i_1_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(6),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(6),
      O => \cdata1_M_imag_V_fu_613_p2_carry__0_i_2_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(5),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(5),
      O => \cdata1_M_imag_V_fu_613_p2_carry__0_i_3_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(4),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(4),
      O => \cdata1_M_imag_V_fu_613_p2_carry__0_i_4_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_imag_V_fu_613_p2_carry__0_n_0\,
      CO(3) => \cdata1_M_imag_V_fu_613_p2_carry__1_n_0\,
      CO(2) => \cdata1_M_imag_V_fu_613_p2_carry__1_n_1\,
      CO(1) => \cdata1_M_imag_V_fu_613_p2_carry__1_n_2\,
      CO(0) => \cdata1_M_imag_V_fu_613_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter7_p_Val2_s_reg_928(11 downto 8),
      O(3 downto 0) => cdata1_M_imag_V_fu_613_p2(11 downto 8),
      S(3) => \cdata1_M_imag_V_fu_613_p2_carry__1_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_fu_613_p2_carry__1_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_fu_613_p2_carry__1_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_fu_613_p2_carry__1_i_4_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(11),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(11),
      O => \cdata1_M_imag_V_fu_613_p2_carry__1_i_1_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(10),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(10),
      O => \cdata1_M_imag_V_fu_613_p2_carry__1_i_2_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(9),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(9),
      O => \cdata1_M_imag_V_fu_613_p2_carry__1_i_3_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(8),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(8),
      O => \cdata1_M_imag_V_fu_613_p2_carry__1_i_4_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_imag_V_fu_613_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata1_M_imag_V_fu_613_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata1_M_imag_V_fu_613_p2_carry__2_n_1\,
      CO(1) => \cdata1_M_imag_V_fu_613_p2_carry__2_n_2\,
      CO(0) => \cdata1_M_imag_V_fu_613_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ap_reg_pp0_iter7_p_Val2_s_reg_928(14 downto 12),
      O(3 downto 0) => cdata1_M_imag_V_fu_613_p2(15 downto 12),
      S(3) => \cdata1_M_imag_V_fu_613_p2_carry__2_i_1_n_0\,
      S(2) => \cdata1_M_imag_V_fu_613_p2_carry__2_i_2_n_0\,
      S(1) => \cdata1_M_imag_V_fu_613_p2_carry__2_i_3_n_0\,
      S(0) => \cdata1_M_imag_V_fu_613_p2_carry__2_i_4_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(15),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(15),
      O => \cdata1_M_imag_V_fu_613_p2_carry__2_i_1_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(14),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(14),
      O => \cdata1_M_imag_V_fu_613_p2_carry__2_i_2_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(13),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(13),
      O => \cdata1_M_imag_V_fu_613_p2_carry__2_i_3_n_0\
    );
\cdata1_M_imag_V_fu_613_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(12),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(12),
      O => \cdata1_M_imag_V_fu_613_p2_carry__2_i_4_n_0\
    );
cdata1_M_imag_V_fu_613_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(3),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(3),
      O => cdata1_M_imag_V_fu_613_p2_carry_i_1_n_0
    );
cdata1_M_imag_V_fu_613_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(2),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(2),
      O => cdata1_M_imag_V_fu_613_p2_carry_i_2_n_0
    );
cdata1_M_imag_V_fu_613_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(1),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(1),
      O => cdata1_M_imag_V_fu_613_p2_carry_i_3_n_0
    );
cdata1_M_imag_V_fu_613_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_s_reg_928(0),
      I1 => ap_reg_pp0_iter7_p_Val2_1_reg_935(0),
      O => cdata1_M_imag_V_fu_613_p2_carry_i_4_n_0
    );
cdata1_M_real_V_fu_609_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata1_M_real_V_fu_609_p2_carry_n_0,
      CO(2) => cdata1_M_real_V_fu_609_p2_carry_n_1,
      CO(1) => cdata1_M_real_V_fu_609_p2_carry_n_2,
      CO(0) => cdata1_M_real_V_fu_609_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter7_p_Val2_1_reg_935(3 downto 0),
      O(3 downto 0) => cdata1_M_real_V_fu_609_p2(3 downto 0),
      S(3) => cdata1_M_real_V_fu_609_p2_carry_i_1_n_0,
      S(2) => cdata1_M_real_V_fu_609_p2_carry_i_2_n_0,
      S(1) => cdata1_M_real_V_fu_609_p2_carry_i_3_n_0,
      S(0) => cdata1_M_real_V_fu_609_p2_carry_i_4_n_0
    );
\cdata1_M_real_V_fu_609_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata1_M_real_V_fu_609_p2_carry_n_0,
      CO(3) => \cdata1_M_real_V_fu_609_p2_carry__0_n_0\,
      CO(2) => \cdata1_M_real_V_fu_609_p2_carry__0_n_1\,
      CO(1) => \cdata1_M_real_V_fu_609_p2_carry__0_n_2\,
      CO(0) => \cdata1_M_real_V_fu_609_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter7_p_Val2_1_reg_935(7 downto 4),
      O(3 downto 0) => cdata1_M_real_V_fu_609_p2(7 downto 4),
      S(3) => \cdata1_M_real_V_fu_609_p2_carry__0_i_1_n_0\,
      S(2) => \cdata1_M_real_V_fu_609_p2_carry__0_i_2_n_0\,
      S(1) => \cdata1_M_real_V_fu_609_p2_carry__0_i_3_n_0\,
      S(0) => \cdata1_M_real_V_fu_609_p2_carry__0_i_4_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(7),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(7),
      O => \cdata1_M_real_V_fu_609_p2_carry__0_i_1_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(6),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(6),
      O => \cdata1_M_real_V_fu_609_p2_carry__0_i_2_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(5),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(5),
      O => \cdata1_M_real_V_fu_609_p2_carry__0_i_3_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(4),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(4),
      O => \cdata1_M_real_V_fu_609_p2_carry__0_i_4_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_real_V_fu_609_p2_carry__0_n_0\,
      CO(3) => \cdata1_M_real_V_fu_609_p2_carry__1_n_0\,
      CO(2) => \cdata1_M_real_V_fu_609_p2_carry__1_n_1\,
      CO(1) => \cdata1_M_real_V_fu_609_p2_carry__1_n_2\,
      CO(0) => \cdata1_M_real_V_fu_609_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter7_p_Val2_1_reg_935(11 downto 8),
      O(3 downto 0) => cdata1_M_real_V_fu_609_p2(11 downto 8),
      S(3) => \cdata1_M_real_V_fu_609_p2_carry__1_i_1_n_0\,
      S(2) => \cdata1_M_real_V_fu_609_p2_carry__1_i_2_n_0\,
      S(1) => \cdata1_M_real_V_fu_609_p2_carry__1_i_3_n_0\,
      S(0) => \cdata1_M_real_V_fu_609_p2_carry__1_i_4_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(11),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(11),
      O => \cdata1_M_real_V_fu_609_p2_carry__1_i_1_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(10),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(10),
      O => \cdata1_M_real_V_fu_609_p2_carry__1_i_2_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(9),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(9),
      O => \cdata1_M_real_V_fu_609_p2_carry__1_i_3_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(8),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(8),
      O => \cdata1_M_real_V_fu_609_p2_carry__1_i_4_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata1_M_real_V_fu_609_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata1_M_real_V_fu_609_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata1_M_real_V_fu_609_p2_carry__2_n_1\,
      CO(1) => \cdata1_M_real_V_fu_609_p2_carry__2_n_2\,
      CO(0) => \cdata1_M_real_V_fu_609_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ap_reg_pp0_iter7_p_Val2_1_reg_935(14 downto 12),
      O(3 downto 0) => cdata1_M_real_V_fu_609_p2(15 downto 12),
      S(3) => \cdata1_M_real_V_fu_609_p2_carry__2_i_1_n_0\,
      S(2) => \cdata1_M_real_V_fu_609_p2_carry__2_i_2_n_0\,
      S(1) => \cdata1_M_real_V_fu_609_p2_carry__2_i_3_n_0\,
      S(0) => \cdata1_M_real_V_fu_609_p2_carry__2_i_4_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(15),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(15),
      O => \cdata1_M_real_V_fu_609_p2_carry__2_i_1_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(14),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(14),
      O => \cdata1_M_real_V_fu_609_p2_carry__2_i_2_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(13),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(13),
      O => \cdata1_M_real_V_fu_609_p2_carry__2_i_3_n_0\
    );
\cdata1_M_real_V_fu_609_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(12),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(12),
      O => \cdata1_M_real_V_fu_609_p2_carry__2_i_4_n_0\
    );
cdata1_M_real_V_fu_609_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(3),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(3),
      O => cdata1_M_real_V_fu_609_p2_carry_i_1_n_0
    );
cdata1_M_real_V_fu_609_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(2),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(2),
      O => cdata1_M_real_V_fu_609_p2_carry_i_2_n_0
    );
cdata1_M_real_V_fu_609_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(1),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(1),
      O => cdata1_M_real_V_fu_609_p2_carry_i_3_n_0
    );
cdata1_M_real_V_fu_609_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter7_p_Val2_1_reg_935(0),
      I1 => ap_reg_pp0_iter7_p_Val2_s_reg_928(0),
      O => cdata1_M_real_V_fu_609_p2_carry_i_4_n_0
    );
cdata2_M_imag_V_1_fu_605_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata2_M_imag_V_1_fu_605_p2_carry_n_0,
      CO(2) => cdata2_M_imag_V_1_fu_605_p2_carry_n_1,
      CO(1) => cdata2_M_imag_V_1_fu_605_p2_carry_n_2,
      CO(0) => cdata2_M_imag_V_1_fu_605_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => p_Val2_13_reg_1084(3 downto 0),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_605_p2(3 downto 0),
      S(3) => hls_xfft2real_macg8j_U10_n_32,
      S(2) => hls_xfft2real_macg8j_U10_n_33,
      S(1) => hls_xfft2real_macg8j_U10_n_34,
      S(0) => hls_xfft2real_macg8j_U10_n_35
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata2_M_imag_V_1_fu_605_p2_carry_n_0,
      CO(3) => \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_0\,
      CO(2) => \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_1\,
      CO(1) => \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_2\,
      CO(0) => \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_13_reg_1084(7 downto 4),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_605_p2(7 downto 4),
      S(3) => hls_xfft2real_macg8j_U10_n_36,
      S(2) => hls_xfft2real_macg8j_U10_n_37,
      S(1) => hls_xfft2real_macg8j_U10_n_38,
      S(0) => hls_xfft2real_macg8j_U10_n_39
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_imag_V_1_fu_605_p2_carry__0_n_0\,
      CO(3) => \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_0\,
      CO(2) => \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_1\,
      CO(1) => \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_2\,
      CO(0) => \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_13_reg_1084(11 downto 8),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_605_p2(11 downto 8),
      S(3) => hls_xfft2real_macg8j_U10_n_40,
      S(2) => hls_xfft2real_macg8j_U10_n_41,
      S(1) => hls_xfft2real_macg8j_U10_n_42,
      S(0) => hls_xfft2real_macg8j_U10_n_43
    );
\cdata2_M_imag_V_1_fu_605_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_imag_V_1_fu_605_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata2_M_imag_V_1_fu_605_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata2_M_imag_V_1_fu_605_p2_carry__2_n_1\,
      CO(1) => \cdata2_M_imag_V_1_fu_605_p2_carry__2_n_2\,
      CO(0) => \cdata2_M_imag_V_1_fu_605_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_Val2_13_reg_1084(14 downto 12),
      O(3 downto 0) => cdata2_M_imag_V_1_fu_605_p2(15 downto 12),
      S(3) => hls_xfft2real_macg8j_U10_n_44,
      S(2) => hls_xfft2real_macg8j_U10_n_45,
      S(1) => hls_xfft2real_macg8j_U10_n_46,
      S(0) => hls_xfft2real_macg8j_U10_n_47
    );
cdata2_M_real_V_1_fu_601_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cdata2_M_real_V_1_fu_601_p2_carry_n_0,
      CO(2) => cdata2_M_real_V_1_fu_601_p2_carry_n_1,
      CO(1) => cdata2_M_real_V_1_fu_601_p2_carry_n_2,
      CO(0) => cdata2_M_real_V_1_fu_601_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => ap_reg_pp0_iter7_f_M_real_V_reg_1056(3 downto 0),
      O(3 downto 0) => cdata2_M_real_V_1_fu_601_p2(3 downto 0),
      S(3) => hls_xfft2real_macfYi_U9_n_19,
      S(2) => hls_xfft2real_macfYi_U9_n_20,
      S(1) => hls_xfft2real_macfYi_U9_n_21,
      S(0) => hls_xfft2real_macfYi_U9_n_22
    );
\cdata2_M_real_V_1_fu_601_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cdata2_M_real_V_1_fu_601_p2_carry_n_0,
      CO(3) => \cdata2_M_real_V_1_fu_601_p2_carry__0_n_0\,
      CO(2) => \cdata2_M_real_V_1_fu_601_p2_carry__0_n_1\,
      CO(1) => \cdata2_M_real_V_1_fu_601_p2_carry__0_n_2\,
      CO(0) => \cdata2_M_real_V_1_fu_601_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter7_f_M_real_V_reg_1056(7 downto 4),
      O(3 downto 0) => cdata2_M_real_V_1_fu_601_p2(7 downto 4),
      S(3) => hls_xfft2real_macfYi_U9_n_23,
      S(2) => hls_xfft2real_macfYi_U9_n_24,
      S(1) => hls_xfft2real_macfYi_U9_n_25,
      S(0) => hls_xfft2real_macfYi_U9_n_26
    );
\cdata2_M_real_V_1_fu_601_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_real_V_1_fu_601_p2_carry__0_n_0\,
      CO(3) => \cdata2_M_real_V_1_fu_601_p2_carry__1_n_0\,
      CO(2) => \cdata2_M_real_V_1_fu_601_p2_carry__1_n_1\,
      CO(1) => \cdata2_M_real_V_1_fu_601_p2_carry__1_n_2\,
      CO(0) => \cdata2_M_real_V_1_fu_601_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter7_f_M_real_V_reg_1056(11 downto 8),
      O(3 downto 0) => cdata2_M_real_V_1_fu_601_p2(11 downto 8),
      S(3) => hls_xfft2real_macfYi_U9_n_27,
      S(2) => hls_xfft2real_macfYi_U9_n_28,
      S(1) => hls_xfft2real_macfYi_U9_n_29,
      S(0) => hls_xfft2real_macfYi_U9_n_30
    );
\cdata2_M_real_V_1_fu_601_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cdata2_M_real_V_1_fu_601_p2_carry__1_n_0\,
      CO(3) => \NLW_cdata2_M_real_V_1_fu_601_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \cdata2_M_real_V_1_fu_601_p2_carry__2_n_1\,
      CO(1) => \cdata2_M_real_V_1_fu_601_p2_carry__2_n_2\,
      CO(0) => \cdata2_M_real_V_1_fu_601_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ap_reg_pp0_iter7_f_M_real_V_reg_1056(14 downto 12),
      O(3 downto 0) => cdata2_M_real_V_1_fu_601_p2(15 downto 12),
      S(3) => hls_xfft2real_macfYi_U9_n_31,
      S(2) => hls_xfft2real_macfYi_U9_n_32,
      S(1) => hls_xfft2real_macfYi_U9_n_33,
      S(0) => hls_xfft2real_macfYi_U9_n_34
    );
\count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_done_reg,
      O => Loop_realfft_be_descramble_proc87_U0_ap_done
    );
\count[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => real_spectrum_hi_buf_i_0_i_full_n,
      I1 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => push_buf
    );
\count[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => real_spectrum_hi_buf_i_1_i_full_n,
      I1 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => push_buf_0
    );
\din_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\exitcond1301_i_reg_880[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \i2_0_i_reg_236_reg__0\(8),
      I1 => \exitcond1301_i_reg_880[0]_i_2_n_0\,
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(7),
      I4 => \^tmp_32_reg_923_reg[7]_0\(5),
      I5 => \^tmp_32_reg_923_reg[7]_0\(6),
      O => exitcond1301_i_fu_283_p2
    );
\exitcond1301_i_reg_880[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(3),
      I1 => \^tmp_32_reg_923_reg[7]_0\(4),
      I2 => \^tmp_32_reg_923_reg[7]_0\(1),
      I3 => \^tmp_32_reg_923_reg[7]_0\(2),
      O => \exitcond1301_i_reg_880[0]_i_2_n_0\
    );
\exitcond1301_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_muldEe_U7_n_31,
      D => exitcond1301_i_fu_283_p2,
      Q => exitcond1301_i_reg_880,
      R => '0'
    );
\f_M_imag_V_reg_1017[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_12_reg_987(0),
      I1 => tmp_13_reg_992(0),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(0)
    );
\f_M_imag_V_reg_1017[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(10),
      I1 => tmp_13_reg_992(10),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(10)
    );
\f_M_imag_V_reg_1017[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(11),
      I1 => tmp_13_reg_992(11),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(11)
    );
\f_M_imag_V_reg_1017[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(12),
      I1 => tmp_13_reg_992(12),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(12)
    );
\f_M_imag_V_reg_1017[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(12),
      O => \f_M_imag_V_reg_1017[12]_i_3_n_0\
    );
\f_M_imag_V_reg_1017[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(11),
      O => \f_M_imag_V_reg_1017[12]_i_4_n_0\
    );
\f_M_imag_V_reg_1017[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(10),
      O => \f_M_imag_V_reg_1017[12]_i_5_n_0\
    );
\f_M_imag_V_reg_1017[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(9),
      O => \f_M_imag_V_reg_1017[12]_i_6_n_0\
    );
\f_M_imag_V_reg_1017[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(13),
      I1 => tmp_13_reg_992(13),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(13)
    );
\f_M_imag_V_reg_1017[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(14),
      I1 => tmp_13_reg_992(14),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(14)
    );
\f_M_imag_V_reg_1017[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_14_fu_495_p2(15),
      I1 => tmp_13_reg_992(15),
      O => \f_M_imag_V_reg_1017[15]_i_1_n_0\
    );
\f_M_imag_V_reg_1017[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(15),
      O => \f_M_imag_V_reg_1017[15]_i_3_n_0\
    );
\f_M_imag_V_reg_1017[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(14),
      O => \f_M_imag_V_reg_1017[15]_i_4_n_0\
    );
\f_M_imag_V_reg_1017[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(13),
      O => \f_M_imag_V_reg_1017[15]_i_5_n_0\
    );
\f_M_imag_V_reg_1017[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(1),
      I1 => tmp_13_reg_992(1),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(1)
    );
\f_M_imag_V_reg_1017[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(2),
      I1 => tmp_13_reg_992(2),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(2)
    );
\f_M_imag_V_reg_1017[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(3),
      I1 => tmp_13_reg_992(3),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(3)
    );
\f_M_imag_V_reg_1017[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(4),
      I1 => tmp_13_reg_992(4),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(4)
    );
\f_M_imag_V_reg_1017[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(0),
      O => \f_M_imag_V_reg_1017[4]_i_3_n_0\
    );
\f_M_imag_V_reg_1017[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(4),
      O => \f_M_imag_V_reg_1017[4]_i_4_n_0\
    );
\f_M_imag_V_reg_1017[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(3),
      O => \f_M_imag_V_reg_1017[4]_i_5_n_0\
    );
\f_M_imag_V_reg_1017[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(2),
      O => \f_M_imag_V_reg_1017[4]_i_6_n_0\
    );
\f_M_imag_V_reg_1017[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(1),
      O => \f_M_imag_V_reg_1017[4]_i_7_n_0\
    );
\f_M_imag_V_reg_1017[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(5),
      I1 => tmp_13_reg_992(5),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(5)
    );
\f_M_imag_V_reg_1017[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(6),
      I1 => tmp_13_reg_992(6),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(6)
    );
\f_M_imag_V_reg_1017[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(7),
      I1 => tmp_13_reg_992(7),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(7)
    );
\f_M_imag_V_reg_1017[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(8),
      I1 => tmp_13_reg_992(8),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(8)
    );
\f_M_imag_V_reg_1017[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(8),
      O => \f_M_imag_V_reg_1017[8]_i_3_n_0\
    );
\f_M_imag_V_reg_1017[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(7),
      O => \f_M_imag_V_reg_1017[8]_i_4_n_0\
    );
\f_M_imag_V_reg_1017[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(6),
      O => \f_M_imag_V_reg_1017[8]_i_5_n_0\
    );
\f_M_imag_V_reg_1017[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_12_reg_987(5),
      O => \f_M_imag_V_reg_1017[8]_i_6_n_0\
    );
\f_M_imag_V_reg_1017[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_14_fu_495_p2(9),
      I1 => tmp_13_reg_992(9),
      I2 => tmp_13_reg_992(15),
      O => f_M_imag_V_fu_500_p3(9)
    );
\f_M_imag_V_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(0),
      Q => f_M_imag_V_reg_1017(0),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(10),
      Q => f_M_imag_V_reg_1017(10),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(11),
      Q => f_M_imag_V_reg_1017(11),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(12),
      Q => f_M_imag_V_reg_1017(12),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_imag_V_reg_1017_reg[8]_i_2_n_0\,
      CO(3) => \f_M_imag_V_reg_1017_reg[12]_i_2_n_0\,
      CO(2) => \f_M_imag_V_reg_1017_reg[12]_i_2_n_1\,
      CO(1) => \f_M_imag_V_reg_1017_reg[12]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1017_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_14_fu_495_p2(12 downto 9),
      S(3) => \f_M_imag_V_reg_1017[12]_i_3_n_0\,
      S(2) => \f_M_imag_V_reg_1017[12]_i_4_n_0\,
      S(1) => \f_M_imag_V_reg_1017[12]_i_5_n_0\,
      S(0) => \f_M_imag_V_reg_1017[12]_i_6_n_0\
    );
\f_M_imag_V_reg_1017_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(13),
      Q => f_M_imag_V_reg_1017(13),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(14),
      Q => f_M_imag_V_reg_1017(14),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \f_M_imag_V_reg_1017[15]_i_1_n_0\,
      Q => f_M_imag_V_reg_1017(15),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_imag_V_reg_1017_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_f_M_imag_V_reg_1017_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \f_M_imag_V_reg_1017_reg[15]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1017_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_f_M_imag_V_reg_1017_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_14_fu_495_p2(15 downto 13),
      S(3) => '0',
      S(2) => \f_M_imag_V_reg_1017[15]_i_3_n_0\,
      S(1) => \f_M_imag_V_reg_1017[15]_i_4_n_0\,
      S(0) => \f_M_imag_V_reg_1017[15]_i_5_n_0\
    );
\f_M_imag_V_reg_1017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(1),
      Q => f_M_imag_V_reg_1017(1),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(2),
      Q => f_M_imag_V_reg_1017(2),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(3),
      Q => f_M_imag_V_reg_1017(3),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(4),
      Q => f_M_imag_V_reg_1017(4),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \f_M_imag_V_reg_1017_reg[4]_i_2_n_0\,
      CO(2) => \f_M_imag_V_reg_1017_reg[4]_i_2_n_1\,
      CO(1) => \f_M_imag_V_reg_1017_reg[4]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1017_reg[4]_i_2_n_3\,
      CYINIT => \f_M_imag_V_reg_1017[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_14_fu_495_p2(4 downto 1),
      S(3) => \f_M_imag_V_reg_1017[4]_i_4_n_0\,
      S(2) => \f_M_imag_V_reg_1017[4]_i_5_n_0\,
      S(1) => \f_M_imag_V_reg_1017[4]_i_6_n_0\,
      S(0) => \f_M_imag_V_reg_1017[4]_i_7_n_0\
    );
\f_M_imag_V_reg_1017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(5),
      Q => f_M_imag_V_reg_1017(5),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(6),
      Q => f_M_imag_V_reg_1017(6),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(7),
      Q => f_M_imag_V_reg_1017(7),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(8),
      Q => f_M_imag_V_reg_1017(8),
      R => '0'
    );
\f_M_imag_V_reg_1017_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_imag_V_reg_1017_reg[4]_i_2_n_0\,
      CO(3) => \f_M_imag_V_reg_1017_reg[8]_i_2_n_0\,
      CO(2) => \f_M_imag_V_reg_1017_reg[8]_i_2_n_1\,
      CO(1) => \f_M_imag_V_reg_1017_reg[8]_i_2_n_2\,
      CO(0) => \f_M_imag_V_reg_1017_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_14_fu_495_p2(8 downto 5),
      S(3) => \f_M_imag_V_reg_1017[8]_i_3_n_0\,
      S(2) => \f_M_imag_V_reg_1017[8]_i_4_n_0\,
      S(1) => \f_M_imag_V_reg_1017[8]_i_5_n_0\,
      S(0) => \f_M_imag_V_reg_1017[8]_i_6_n_0\
    );
\f_M_imag_V_reg_1017_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => f_M_imag_V_fu_500_p3(9),
      Q => f_M_imag_V_reg_1017(9),
      R => '0'
    );
\f_M_real_V_reg_1056[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_4_reg_1007(0),
      I1 => tmp_5_reg_1012(0),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(0)
    );
\f_M_real_V_reg_1056[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(10),
      I1 => tmp_5_reg_1012(10),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(10)
    );
\f_M_real_V_reg_1056[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(11),
      I1 => tmp_5_reg_1012(11),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(11)
    );
\f_M_real_V_reg_1056[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(12),
      I1 => tmp_5_reg_1012(12),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(12)
    );
\f_M_real_V_reg_1056[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(12),
      O => \f_M_real_V_reg_1056[12]_i_3_n_0\
    );
\f_M_real_V_reg_1056[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(11),
      O => \f_M_real_V_reg_1056[12]_i_4_n_0\
    );
\f_M_real_V_reg_1056[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(10),
      O => \f_M_real_V_reg_1056[12]_i_5_n_0\
    );
\f_M_real_V_reg_1056[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(9),
      O => \f_M_real_V_reg_1056[12]_i_6_n_0\
    );
\f_M_real_V_reg_1056[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(13),
      I1 => tmp_5_reg_1012(13),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(13)
    );
\f_M_real_V_reg_1056[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(14),
      I1 => tmp_5_reg_1012(14),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(14)
    );
\f_M_real_V_reg_1056[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101110111011"
    )
        port map (
      I0 => ap_reg_pp0_iter4_exitcond1301_i_reg_880,
      I1 => ap_reg_pp0_iter4_tmp_2_reg_899,
      I2 => \^p_reg_reg\,
      I3 => \^p_reg_reg_0\,
      I4 => real_spectrum_lo_V_M_imag_V_full_n,
      I5 => real_spectrum_lo_V_M_real_V_full_n,
      O => \f_M_real_V_reg_1056[15]_i_1_n_0\
    );
\f_M_real_V_reg_1056[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_8_fu_549_p2(15),
      I1 => tmp_5_reg_1012(15),
      O => \f_M_real_V_reg_1056[15]_i_2_n_0\
    );
\f_M_real_V_reg_1056[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(15),
      O => \f_M_real_V_reg_1056[15]_i_4_n_0\
    );
\f_M_real_V_reg_1056[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(14),
      O => \f_M_real_V_reg_1056[15]_i_5_n_0\
    );
\f_M_real_V_reg_1056[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(13),
      O => \f_M_real_V_reg_1056[15]_i_6_n_0\
    );
\f_M_real_V_reg_1056[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(1),
      I1 => tmp_5_reg_1012(1),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(1)
    );
\f_M_real_V_reg_1056[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(2),
      I1 => tmp_5_reg_1012(2),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(2)
    );
\f_M_real_V_reg_1056[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(3),
      I1 => tmp_5_reg_1012(3),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(3)
    );
\f_M_real_V_reg_1056[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(4),
      I1 => tmp_5_reg_1012(4),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(4)
    );
\f_M_real_V_reg_1056[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(0),
      O => \f_M_real_V_reg_1056[4]_i_3_n_0\
    );
\f_M_real_V_reg_1056[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(4),
      O => \f_M_real_V_reg_1056[4]_i_4_n_0\
    );
\f_M_real_V_reg_1056[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(3),
      O => \f_M_real_V_reg_1056[4]_i_5_n_0\
    );
\f_M_real_V_reg_1056[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(2),
      O => \f_M_real_V_reg_1056[4]_i_6_n_0\
    );
\f_M_real_V_reg_1056[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(1),
      O => \f_M_real_V_reg_1056[4]_i_7_n_0\
    );
\f_M_real_V_reg_1056[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(5),
      I1 => tmp_5_reg_1012(5),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(5)
    );
\f_M_real_V_reg_1056[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(6),
      I1 => tmp_5_reg_1012(6),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(6)
    );
\f_M_real_V_reg_1056[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(7),
      I1 => tmp_5_reg_1012(7),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(7)
    );
\f_M_real_V_reg_1056[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(8),
      I1 => tmp_5_reg_1012(8),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(8)
    );
\f_M_real_V_reg_1056[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(8),
      O => \f_M_real_V_reg_1056[8]_i_3_n_0\
    );
\f_M_real_V_reg_1056[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(7),
      O => \f_M_real_V_reg_1056[8]_i_4_n_0\
    );
\f_M_real_V_reg_1056[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(6),
      O => \f_M_real_V_reg_1056[8]_i_5_n_0\
    );
\f_M_real_V_reg_1056[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_4_reg_1007(5),
      O => \f_M_real_V_reg_1056[8]_i_6_n_0\
    );
\f_M_real_V_reg_1056[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_8_fu_549_p2(9),
      I1 => tmp_5_reg_1012(9),
      I2 => tmp_5_reg_1012(15),
      O => f_M_real_V_fu_554_p3(9)
    );
\f_M_real_V_reg_1056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(0),
      Q => f_M_real_V_reg_1056(0),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(10),
      Q => f_M_real_V_reg_1056(10),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(11),
      Q => f_M_real_V_reg_1056(11),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(12),
      Q => f_M_real_V_reg_1056(12),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_real_V_reg_1056_reg[8]_i_2_n_0\,
      CO(3) => \f_M_real_V_reg_1056_reg[12]_i_2_n_0\,
      CO(2) => \f_M_real_V_reg_1056_reg[12]_i_2_n_1\,
      CO(1) => \f_M_real_V_reg_1056_reg[12]_i_2_n_2\,
      CO(0) => \f_M_real_V_reg_1056_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_549_p2(12 downto 9),
      S(3) => \f_M_real_V_reg_1056[12]_i_3_n_0\,
      S(2) => \f_M_real_V_reg_1056[12]_i_4_n_0\,
      S(1) => \f_M_real_V_reg_1056[12]_i_5_n_0\,
      S(0) => \f_M_real_V_reg_1056[12]_i_6_n_0\
    );
\f_M_real_V_reg_1056_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(13),
      Q => f_M_real_V_reg_1056(13),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(14),
      Q => f_M_real_V_reg_1056(14),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => \f_M_real_V_reg_1056[15]_i_2_n_0\,
      Q => f_M_real_V_reg_1056(15),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_real_V_reg_1056_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_f_M_real_V_reg_1056_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \f_M_real_V_reg_1056_reg[15]_i_3_n_2\,
      CO(0) => \f_M_real_V_reg_1056_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_f_M_real_V_reg_1056_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_8_fu_549_p2(15 downto 13),
      S(3) => '0',
      S(2) => \f_M_real_V_reg_1056[15]_i_4_n_0\,
      S(1) => \f_M_real_V_reg_1056[15]_i_5_n_0\,
      S(0) => \f_M_real_V_reg_1056[15]_i_6_n_0\
    );
\f_M_real_V_reg_1056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(1),
      Q => f_M_real_V_reg_1056(1),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(2),
      Q => f_M_real_V_reg_1056(2),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(3),
      Q => f_M_real_V_reg_1056(3),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(4),
      Q => f_M_real_V_reg_1056(4),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \f_M_real_V_reg_1056_reg[4]_i_2_n_0\,
      CO(2) => \f_M_real_V_reg_1056_reg[4]_i_2_n_1\,
      CO(1) => \f_M_real_V_reg_1056_reg[4]_i_2_n_2\,
      CO(0) => \f_M_real_V_reg_1056_reg[4]_i_2_n_3\,
      CYINIT => \f_M_real_V_reg_1056[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_549_p2(4 downto 1),
      S(3) => \f_M_real_V_reg_1056[4]_i_4_n_0\,
      S(2) => \f_M_real_V_reg_1056[4]_i_5_n_0\,
      S(1) => \f_M_real_V_reg_1056[4]_i_6_n_0\,
      S(0) => \f_M_real_V_reg_1056[4]_i_7_n_0\
    );
\f_M_real_V_reg_1056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(5),
      Q => f_M_real_V_reg_1056(5),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(6),
      Q => f_M_real_V_reg_1056(6),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(7),
      Q => f_M_real_V_reg_1056(7),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(8),
      Q => f_M_real_V_reg_1056(8),
      R => '0'
    );
\f_M_real_V_reg_1056_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_M_real_V_reg_1056_reg[4]_i_2_n_0\,
      CO(3) => \f_M_real_V_reg_1056_reg[8]_i_2_n_0\,
      CO(2) => \f_M_real_V_reg_1056_reg[8]_i_2_n_1\,
      CO(1) => \f_M_real_V_reg_1056_reg[8]_i_2_n_2\,
      CO(0) => \f_M_real_V_reg_1056_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_549_p2(8 downto 5),
      S(3) => \f_M_real_V_reg_1056[8]_i_3_n_0\,
      S(2) => \f_M_real_V_reg_1056[8]_i_4_n_0\,
      S(1) => \f_M_real_V_reg_1056[8]_i_5_n_0\,
      S(0) => \f_M_real_V_reg_1056[8]_i_6_n_0\
    );
\f_M_real_V_reg_1056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \f_M_real_V_reg_1056[15]_i_1_n_0\,
      D => f_M_real_V_fu_554_p3(9),
      Q => f_M_real_V_reg_1056(9),
      R => '0'
    );
hls_xfft2real_macfYi_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macfYi
     port map (
      B(0) => hls_xfft2real_macfYi_U9_n_2,
      D(15) => hls_xfft2real_macfYi_U9_n_3,
      D(14) => hls_xfft2real_macfYi_U9_n_4,
      D(13) => hls_xfft2real_macfYi_U9_n_5,
      D(12) => hls_xfft2real_macfYi_U9_n_6,
      D(11) => hls_xfft2real_macfYi_U9_n_7,
      D(10) => hls_xfft2real_macfYi_U9_n_8,
      D(9) => hls_xfft2real_macfYi_U9_n_9,
      D(8) => hls_xfft2real_macfYi_U9_n_10,
      D(7) => hls_xfft2real_macfYi_U9_n_11,
      D(6) => hls_xfft2real_macfYi_U9_n_12,
      D(5) => hls_xfft2real_macfYi_U9_n_13,
      D(4) => hls_xfft2real_macfYi_U9_n_14,
      D(3) => hls_xfft2real_macfYi_U9_n_15,
      D(2) => hls_xfft2real_macfYi_U9_n_16,
      D(1) => hls_xfft2real_macfYi_U9_n_17,
      D(0) => hls_xfft2real_macfYi_U9_n_18,
      E(0) => hls_xfft2real_macfYi_U9_n_0,
      O(0) => tmp_21_fu_560_p2(15),
      Q(15 downto 0) => ap_reg_pp0_iter3_p_Val2_17_reg_957(15 downto 0),
      S(3) => hls_xfft2real_macfYi_U9_n_19,
      S(2) => hls_xfft2real_macfYi_U9_n_20,
      S(1) => hls_xfft2real_macfYi_U9_n_21,
      S(0) => hls_xfft2real_macfYi_U9_n_22,
      \ap_CS_fsm_reg[1]\ => hls_xfft2real_muldEe_U7_n_31,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => \^p_reg_reg_0\,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(15) => hls_xfft2real_macfYi_U9_n_35,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(14) => hls_xfft2real_macfYi_U9_n_36,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(13) => hls_xfft2real_macfYi_U9_n_37,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(12) => hls_xfft2real_macfYi_U9_n_38,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(11) => hls_xfft2real_macfYi_U9_n_39,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(10) => hls_xfft2real_macfYi_U9_n_40,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(9) => hls_xfft2real_macfYi_U9_n_41,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(8) => hls_xfft2real_macfYi_U9_n_42,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(7) => hls_xfft2real_macfYi_U9_n_43,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(6) => hls_xfft2real_macfYi_U9_n_44,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(5) => hls_xfft2real_macfYi_U9_n_45,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(4) => hls_xfft2real_macfYi_U9_n_46,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(3) => hls_xfft2real_macfYi_U9_n_47,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(2) => hls_xfft2real_macfYi_U9_n_48,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(1) => hls_xfft2real_macfYi_U9_n_49,
      \ap_phi_reg_pp0_iter9_t_V_4_reg_274_reg[15]\(0) => hls_xfft2real_macfYi_U9_n_50,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(3) => hls_xfft2real_macfYi_U9_n_27,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(2) => hls_xfft2real_macfYi_U9_n_28,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(1) => hls_xfft2real_macfYi_U9_n_29,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[11]\(0) => hls_xfft2real_macfYi_U9_n_30,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(3) => hls_xfft2real_macfYi_U9_n_31,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(2) => hls_xfft2real_macfYi_U9_n_32,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(1) => hls_xfft2real_macfYi_U9_n_33,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(0) => hls_xfft2real_macfYi_U9_n_34,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(3) => hls_xfft2real_macfYi_U9_n_23,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(2) => hls_xfft2real_macfYi_U9_n_24,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(1) => hls_xfft2real_macfYi_U9_n_25,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[7]\(0) => hls_xfft2real_macfYi_U9_n_26,
      ap_reg_pp0_iter3_exitcond1301_i_reg_880 => ap_reg_pp0_iter3_exitcond1301_i_reg_880,
      ap_reg_pp0_iter3_tmp_2_reg_899 => ap_reg_pp0_iter3_tmp_2_reg_899,
      ap_reg_pp0_iter5_exitcond1301_i_reg_880 => ap_reg_pp0_iter5_exitcond1301_i_reg_880,
      ap_reg_pp0_iter5_tmp_2_reg_899 => ap_reg_pp0_iter5_tmp_2_reg_899,
      \ap_reg_pp0_iter6_exitcond1301_i_reg_880_reg[0]\ => hls_xfft2real_macg8j_U10_n_15,
      \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg_n_0_[0]\,
      \ap_reg_pp0_iter7_f_M_real_V_reg_1056_reg[15]\(15 downto 0) => ap_reg_pp0_iter7_f_M_real_V_reg_1056(15 downto 0),
      ap_reg_pp0_iter7_tmp_2_reg_899 => ap_reg_pp0_iter7_tmp_2_reg_899,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \^p_reg_reg\,
      cdata1_M_real_V_fu_609_p2(15 downto 0) => cdata1_M_real_V_fu_609_p2(15 downto 0),
      cdata2_M_real_V_1_fu_601_p2(15 downto 0) => cdata2_M_real_V_1_fu_601_p2(15 downto 0),
      \out\(30 downto 0) => grp_fu_844_p2(30 downto 0),
      p => hls_xfft2real_macfYi_U9_n_1,
      ram_reg(15 downto 0) => ram_reg_10(15 downto 0),
      ram_reg_0(15 downto 0) => ram_reg_11(15 downto 0),
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n,
      tmp_20_reg_1033(0) => tmp_20_reg_1033(15),
      \tmp_20_reg_1033_reg[14]\(14 downto 0) => grp_fu_856_p1(14 downto 0),
      tptr => tptr
    );
hls_xfft2real_macg8j_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_macg8j
     port map (
      B(15) => hls_xfft2real_macfYi_U9_n_2,
      B(14 downto 0) => grp_fu_856_p1(14 downto 0),
      D(15) => hls_xfft2real_macg8j_U10_n_16,
      D(14) => hls_xfft2real_macg8j_U10_n_17,
      D(13) => hls_xfft2real_macg8j_U10_n_18,
      D(12) => hls_xfft2real_macg8j_U10_n_19,
      D(11) => hls_xfft2real_macg8j_U10_n_20,
      D(10) => hls_xfft2real_macg8j_U10_n_21,
      D(9) => hls_xfft2real_macg8j_U10_n_22,
      D(8) => hls_xfft2real_macg8j_U10_n_23,
      D(7) => hls_xfft2real_macg8j_U10_n_24,
      D(6) => hls_xfft2real_macg8j_U10_n_25,
      D(5) => hls_xfft2real_macg8j_U10_n_26,
      D(4) => hls_xfft2real_macg8j_U10_n_27,
      D(3) => hls_xfft2real_macg8j_U10_n_28,
      D(2) => hls_xfft2real_macg8j_U10_n_29,
      D(1) => hls_xfft2real_macg8j_U10_n_30,
      D(0) => hls_xfft2real_macg8j_U10_n_31,
      E(0) => hls_xfft2real_macfYi_U9_n_0,
      P(14 downto 0) => p_Val2_13_reg_1084(14 downto 0),
      Q(14 downto 0) => ap_reg_pp0_iter3_p_Val2_16_reg_952(14 downto 0),
      S(3) => hls_xfft2real_macg8j_U10_n_32,
      S(2) => hls_xfft2real_macg8j_U10_n_33,
      S(1) => hls_xfft2real_macg8j_U10_n_34,
      S(0) => hls_xfft2real_macg8j_U10_n_35,
      \ap_CS_fsm_reg[1]\ => hls_xfft2real_muldEe_U7_n_31,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => \^p_reg_reg_0\,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(15) => hls_xfft2real_macg8j_U10_n_48,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(14) => hls_xfft2real_macg8j_U10_n_49,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(13) => hls_xfft2real_macg8j_U10_n_50,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(12) => hls_xfft2real_macg8j_U10_n_51,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(11) => hls_xfft2real_macg8j_U10_n_52,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(10) => hls_xfft2real_macg8j_U10_n_53,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(9) => hls_xfft2real_macg8j_U10_n_54,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(8) => hls_xfft2real_macg8j_U10_n_55,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(7) => hls_xfft2real_macg8j_U10_n_56,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(6) => hls_xfft2real_macg8j_U10_n_57,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(5) => hls_xfft2real_macg8j_U10_n_58,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(4) => hls_xfft2real_macg8j_U10_n_59,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(3) => hls_xfft2real_macg8j_U10_n_60,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(2) => hls_xfft2real_macg8j_U10_n_61,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(1) => hls_xfft2real_macg8j_U10_n_62,
      \ap_phi_reg_pp0_iter9_t_V_5_reg_265_reg[15]\(0) => hls_xfft2real_macg8j_U10_n_63,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(3) => hls_xfft2real_macg8j_U10_n_40,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(2) => hls_xfft2real_macg8j_U10_n_41,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(1) => hls_xfft2real_macg8j_U10_n_42,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[11]\(0) => hls_xfft2real_macg8j_U10_n_43,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(3) => hls_xfft2real_macg8j_U10_n_44,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(2) => hls_xfft2real_macg8j_U10_n_45,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(1) => hls_xfft2real_macg8j_U10_n_46,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(0) => hls_xfft2real_macg8j_U10_n_47,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(3) => hls_xfft2real_macg8j_U10_n_36,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(2) => hls_xfft2real_macg8j_U10_n_37,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(1) => hls_xfft2real_macg8j_U10_n_38,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[7]\(0) => hls_xfft2real_macg8j_U10_n_39,
      \ap_reg_pp0_iter5_exitcond1301_i_reg_880_reg[0]\ => hls_xfft2real_macfYi_U9_n_1,
      ap_reg_pp0_iter6_exitcond1301_i_reg_880 => ap_reg_pp0_iter6_exitcond1301_i_reg_880,
      ap_reg_pp0_iter6_tmp_2_reg_899 => ap_reg_pp0_iter6_tmp_2_reg_899,
      \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter7_exitcond1301_i_reg_880_reg_n_0_[0]\,
      ap_reg_pp0_iter7_f_M_imag_V_reg_1017(15 downto 0) => ap_reg_pp0_iter7_f_M_imag_V_reg_1017(15 downto 0),
      ap_reg_pp0_iter7_tmp_2_reg_899 => ap_reg_pp0_iter7_tmp_2_reg_899,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \^p_reg_reg\,
      cdata1_M_imag_V_fu_613_p2(15 downto 0) => cdata1_M_imag_V_fu_613_p2(15 downto 0),
      cdata2_M_imag_V_1_fu_605_p2(15 downto 0) => cdata2_M_imag_V_1_fu_605_p2(15 downto 0),
      \out\(30 downto 0) => grp_fu_850_p2(30 downto 0),
      \^p\ => hls_xfft2real_macg8j_U10_n_15,
      ram_reg(15 downto 0) => ram_reg_12(15 downto 0),
      ram_reg_0(15 downto 0) => ram_reg_13(15 downto 0),
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n,
      tptr_2 => tptr_2
    );
hls_xfft2real_muldEe_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muldEe
     port map (
      Q(14 downto 0) => ap_reg_pp0_iter3_p_Val2_16_reg_952(14 downto 0),
      \ap_CS_fsm_reg[1]\(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => \^p_reg_reg_0\,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \^p_reg_reg\,
      \out\(30 downto 0) => grp_fu_844_p2(30 downto 0),
      p_reg_reg => hls_xfft2real_muldEe_U7_n_31,
      \p_y_M_real_V_read_assign_reg_997_reg[15]\(15 downto 0) => p_y_M_real_V_read_assign_reg_997(15 downto 0),
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n
    );
hls_xfft2real_muleOg_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_muleOg
     port map (
      Q(15 downto 0) => p_y_M_real_V_read_assign_reg_997(15 downto 0),
      \ap_CS_fsm_reg[1]\ => hls_xfft2real_muldEe_U7_n_31,
      ap_clk => ap_clk,
      \ap_reg_pp0_iter3_p_Val2_17_reg_957_reg[15]\(15 downto 0) => ap_reg_pp0_iter3_p_Val2_17_reg_957(15 downto 0),
      \out\(30 downto 0) => grp_fu_850_p2(30 downto 0)
    );
\i2_0_i_reg_236[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(0),
      O => i_fu_289_p2_0(0)
    );
\i2_0_i_reg_236[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(0),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      O => i_fu_289_p2_0(1)
    );
\i2_0_i_reg_236[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(0),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(2),
      O => i_fu_289_p2_0(2)
    );
\i2_0_i_reg_236[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \^tmp_32_reg_923_reg[7]_0\(2),
      I3 => \^tmp_32_reg_923_reg[7]_0\(3),
      O => i_fu_289_p2_0(3)
    );
\i2_0_i_reg_236[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(2),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \^tmp_32_reg_923_reg[7]_0\(1),
      I3 => \^tmp_32_reg_923_reg[7]_0\(3),
      I4 => \^tmp_32_reg_923_reg[7]_0\(4),
      O => i_fu_289_p2_0(4)
    );
\i2_0_i_reg_236[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(3),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(2),
      I4 => \^tmp_32_reg_923_reg[7]_0\(4),
      I5 => \^tmp_32_reg_923_reg[7]_0\(5),
      O => i_fu_289_p2_0(5)
    );
\i2_0_i_reg_236[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i2_0_i_reg_236_reg_rep_i_10_n_0,
      I1 => \^tmp_32_reg_923_reg[7]_0\(6),
      O => i_fu_289_p2_0(6)
    );
\i2_0_i_reg_236[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i2_0_i_reg_236_reg_rep_i_10_n_0,
      I1 => \^tmp_32_reg_923_reg[7]_0\(6),
      I2 => \^tmp_32_reg_923_reg[7]_0\(7),
      O => i_fu_289_p2_0(7)
    );
\i2_0_i_reg_236[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => empty_n_reg,
      O => ap_NS_fsm1
    );
\i2_0_i_reg_236[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^loop_realfft_be_descramble_proc87_u0_descramble_buf_0_m_imag_v_ce0\,
      I1 => exitcond1301_i_fu_283_p2,
      O => \i2_0_i_reg_236[8]_i_2_n_0\
    );
\i2_0_i_reg_236[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(6),
      I1 => i2_0_i_reg_236_reg_rep_i_10_n_0,
      I2 => \^tmp_32_reg_923_reg[7]_0\(7),
      I3 => \i2_0_i_reg_236_reg__0\(8),
      O => i_fu_289_p2(8)
    );
\i2_0_i_reg_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(0),
      Q => \^tmp_32_reg_923_reg[7]_0\(0),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(1),
      Q => \^tmp_32_reg_923_reg[7]_0\(1),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(2),
      Q => \^tmp_32_reg_923_reg[7]_0\(2),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(3),
      Q => \^tmp_32_reg_923_reg[7]_0\(3),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(4),
      Q => \^tmp_32_reg_923_reg[7]_0\(4),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(5),
      Q => \^tmp_32_reg_923_reg[7]_0\(5),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(6),
      Q => \^tmp_32_reg_923_reg[7]_0\(6),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2_0(7),
      Q => \^tmp_32_reg_923_reg[7]_0\(7),
      R => ap_NS_fsm1
    );
\i2_0_i_reg_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i2_0_i_reg_236[8]_i_2_n_0\,
      D => i_fu_289_p2(8),
      Q => \i2_0_i_reg_236_reg__0\(8),
      R => ap_NS_fsm1
    );
i2_0_i_reg_236_reg_rep: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F43CF504F5CCF695F75DF826F8EFF9B8FA80FB49FC12FCDBFDA4FE6DFF360000",
      INIT_01 => X"E7CCE892E957EA1DEAE4EBAAEC71ED37EDFEEEC6EF8DF054F11CF1E4F2ACF374",
      INIT_02 => X"DB98DC59DD1ADDDCDE9EDF60E023E0E6E1A9E26CE330E3F4E4B8E57DE642E707",
      INIT_03 => X"CFBED078D133D1EED2AAD367D423D4E0D59ED65CD71AD7D9D898D957DA17DAD7",
      INIT_04 => X"C45AC50DC5BFC673C727C7DBC890C945C9FBCAB2CB69CC21CCD9CD91CE4ACF04",
      INIT_05 => X"B98ABA32BADBBB85BC2FBCDABD85BE31BEDEBF8CC03AC0E8C197C247C2F8C3A9",
      INIT_06 => X"AF68B004B0A1B140B1DEB27EB31EB3C0B461B504B5A7B64BB6F0B796B83CB8E3",
      INIT_07 => X"A60CA69BA72BA7BDA84FA8E2A975AA0AAA9FAB35ABCCAC64ACFDAD96AE31AECC",
      INIT_08 => X"9D8E9E0E9E909F139F97A01CA0A1A128A1AFA238A2C1A34BA3D6A462A4EFA57D",
      INIT_09 => X"9602967396E6975997CD984298B9993099A89A229A9C9B179B939C109C8E9D0D",
      INIT_0A => X"8F7C8FDC903E90A09104916991CF9235929D9306937093DB944794B595239592",
      INIT_0B => X"8A0B8A5A8AAA8AFB8B4D8BA08BF48C4A8CA08CF88D508DAA8E058E618EBE8F1D",
      INIT_0C => X"85BD85FA8637867586B586F68738877B87BF8805884B889388DC8926897189BE",
      INIT_0D => X"829D82C682F0831C8348837683A583D68407843A846D84A284D9851085498582",
      INIT_0E => X"80B280C780DE80F6810F812A81458162818081A081C081E282058229824F8275",
      INIT_0F => X"8000800280058009800F8016801E80278031803D804A805880688078808A809D",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => i2_0_i_reg_236_reg_rep_i_2_n_0,
      ADDRARDADDR(10) => i2_0_i_reg_236_reg_rep_i_3_n_0,
      ADDRARDADDR(9) => i2_0_i_reg_236_reg_rep_i_4_n_0,
      ADDRARDADDR(8) => i2_0_i_reg_236_reg_rep_i_5_n_0,
      ADDRARDADDR(7) => i2_0_i_reg_236_reg_rep_i_6_n_0,
      ADDRARDADDR(6) => i2_0_i_reg_236_reg_rep_i_7_n_0,
      ADDRARDADDR(5) => i2_0_i_reg_236_reg_rep_i_8_n_0,
      ADDRARDADDR(4) => i2_0_i_reg_236_reg_rep_i_9_n_0,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => i2_0_i_reg_236_reg_rep_n_0,
      DOADO(14) => i2_0_i_reg_236_reg_rep_n_1,
      DOADO(13) => i2_0_i_reg_236_reg_rep_n_2,
      DOADO(12) => i2_0_i_reg_236_reg_rep_n_3,
      DOADO(11) => i2_0_i_reg_236_reg_rep_n_4,
      DOADO(10) => i2_0_i_reg_236_reg_rep_n_5,
      DOADO(9) => i2_0_i_reg_236_reg_rep_n_6,
      DOADO(8) => i2_0_i_reg_236_reg_rep_n_7,
      DOADO(7) => i2_0_i_reg_236_reg_rep_n_8,
      DOADO(6) => i2_0_i_reg_236_reg_rep_n_9,
      DOADO(5) => i2_0_i_reg_236_reg_rep_n_10,
      DOADO(4) => i2_0_i_reg_236_reg_rep_n_11,
      DOADO(3) => i2_0_i_reg_236_reg_rep_n_12,
      DOADO(2) => i2_0_i_reg_236_reg_rep_n_13,
      DOADO(1) => i2_0_i_reg_236_reg_rep_n_14,
      DOADO(0) => i2_0_i_reg_236_reg_rep_n_15,
      DOBDO(15 downto 0) => NLW_i2_0_i_reg_236_reg_rep_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_i2_0_i_reg_236_reg_rep_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_i2_0_i_reg_236_reg_rep_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => i2_0_i_reg_236_reg_rep_i_1_n_0,
      ENBWREN => '0',
      REGCEAREGCE => \^loop_realfft_be_descramble_proc87_u0_descramble_buf_0_m_imag_v_ce0\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\i2_0_i_reg_236_reg_rep__0\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7F757F877F977FA77FB57FC27FCE7FD87FE17FE97FF07FF67FFA7FFD7FFF7FFF",
      INIT_01 => X"7DB07DD67DFA7E1D7E3F7E5F7E7F7E9D7EBA7ED57EF07F097F217F387F4D7F62",
      INIT_02 => X"7AB67AEF7B267B5D7B927BC57BF87C297C5A7C897CB77CE37D0F7D397D627D8A",
      INIT_03 => X"768E76D97723776C77B477FA7840788478C77909794A798A79C87A057A427A7D",
      INIT_04 => X"7141719E71FA725572AF7307735F73B5740B745F74B27504755575A575F47641",
      INIT_05 => X"6ADC6B4A6BB86C246C8F6CF96D626DCA6E306E966EFB6F5F6FC17023708370E2",
      INIT_06 => X"637163EF646C64E8656365DD665766CF674667BD683268A66919698C69FD6A6D",
      INIT_07 => X"5B105B9D5C295CB45D3E5DC75E505ED75F5E5FE3606860EC616F61F1627162F2",
      INIT_08 => X"51CE52695302539B543354CA556055F5568A571D57B0584258D4596459F35A82",
      INIT_09 => X"47C34869490F49B44A584AFB4B9E4C3F4CE14D814E214EBF4F5E4FFB50975133",
      INIT_0A => X"3D073DB83E683F173FC54073412141CE427A432543D0447A452445CD4675471C",
      INIT_0B => X"31B5326E332633DE3496354D360436BA376F382438D8398C3A403AF23BA53C56",
      INIT_0C => X"25E826A82767282628E529A32A612B1F2BDC2C982D552E112ECC2F87304130FB",
      INIT_0D => X"19BD1A821B471C0B1CCF1D931E561F191FDC209F2161222322E523A624672528",
      INIT_0E => X"0D530E1B0EE30FAB10721139120112C8138E1455151B15E216A8176D183318F8",
      INIT_0F => X"00C90192025B032403ED04B6057F0647071007D908A2096A0A330AFB0BC30C8B",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => i2_0_i_reg_236_reg_rep_i_2_n_0,
      ADDRARDADDR(10) => i2_0_i_reg_236_reg_rep_i_3_n_0,
      ADDRARDADDR(9) => i2_0_i_reg_236_reg_rep_i_4_n_0,
      ADDRARDADDR(8) => i2_0_i_reg_236_reg_rep_i_5_n_0,
      ADDRARDADDR(7) => i2_0_i_reg_236_reg_rep_i_6_n_0,
      ADDRARDADDR(6) => i2_0_i_reg_236_reg_rep_i_7_n_0,
      ADDRARDADDR(5) => i2_0_i_reg_236_reg_rep_i_8_n_0,
      ADDRARDADDR(4) => i2_0_i_reg_236_reg_rep_i_9_n_0,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => \NLW_i2_0_i_reg_236_reg_rep__0_DOADO_UNCONNECTED\(15),
      DOADO(14 downto 0) => q0(14 downto 0),
      DOBDO(15 downto 0) => \NLW_i2_0_i_reg_236_reg_rep__0_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_i2_0_i_reg_236_reg_rep__0_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_i2_0_i_reg_236_reg_rep__0_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => i2_0_i_reg_236_reg_rep_i_1_n_0,
      ENBWREN => '0',
      REGCEAREGCE => \^loop_realfft_be_descramble_proc87_u0_descramble_buf_0_m_imag_v_ce0\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
i2_0_i_reg_236_reg_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^loop_realfft_be_descramble_proc87_u0_descramble_buf_0_m_imag_v_ce0\,
      I1 => exitcond1301_i_fu_283_p2,
      I2 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_1_n_0
    );
i2_0_i_reg_236_reg_rep_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(5),
      I1 => \^tmp_32_reg_923_reg[7]_0\(3),
      I2 => \^tmp_32_reg_923_reg[7]_0\(1),
      I3 => \^tmp_32_reg_923_reg[7]_0\(0),
      I4 => \^tmp_32_reg_923_reg[7]_0\(2),
      I5 => \^tmp_32_reg_923_reg[7]_0\(4),
      O => i2_0_i_reg_236_reg_rep_i_10_n_0
    );
i2_0_i_reg_236_reg_rep_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(7),
      I1 => \^tmp_32_reg_923_reg[7]_0\(6),
      I2 => i2_0_i_reg_236_reg_rep_i_10_n_0,
      I3 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_2_n_0
    );
i2_0_i_reg_236_reg_rep_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(6),
      I1 => i2_0_i_reg_236_reg_rep_i_10_n_0,
      I2 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_3_n_0
    );
i2_0_i_reg_236_reg_rep_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_289_p2_0(5),
      I1 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_4_n_0
    );
i2_0_i_reg_236_reg_rep_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(4),
      I1 => \^tmp_32_reg_923_reg[7]_0\(3),
      I2 => \^tmp_32_reg_923_reg[7]_0\(1),
      I3 => \^tmp_32_reg_923_reg[7]_0\(0),
      I4 => \^tmp_32_reg_923_reg[7]_0\(2),
      I5 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_5_n_0
    );
i2_0_i_reg_236_reg_rep_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(3),
      I1 => \^tmp_32_reg_923_reg[7]_0\(2),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(1),
      I4 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_6_n_0
    );
i2_0_i_reg_236_reg_rep_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(2),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_7_n_0
    );
i2_0_i_reg_236_reg_rep_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_8_n_0
    );
i2_0_i_reg_236_reg_rep_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(0),
      I1 => ap_NS_fsm1,
      O => i2_0_i_reg_236_reg_rep_i_9_n_0
    );
\iptr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(1),
      I2 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      I3 => real_spectrum_hi_buf_i_0_i_full_n,
      I4 => \iptr_reg[0]_1\(0),
      O => \iptr_reg[0]\
    );
\iptr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(1),
      I2 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0,
      I3 => real_spectrum_hi_buf_i_1_i_full_n,
      I4 => \iptr_reg[0]_2\(0),
      O => \iptr_reg[0]_0\
    );
\mOutPtr[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => descramble_buf_0_M_imag_V_t_empty_n,
      I2 => descramble_buf_1_M_real_V_t_empty_n,
      I3 => descramble_buf_0_M_real_V_t_empty_n,
      I4 => descramble_buf_1_M_imag_V_t_empty_n,
      I5 => start_for_Loop_realfft_be_stream_output_proc89_U0_full_n,
      O => \mOutPtr_reg[2]\
    );
\p_Val2_16_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(0),
      Q => p_Val2_16_reg_952(0),
      R => '0'
    );
\p_Val2_16_reg_952_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(10),
      Q => p_Val2_16_reg_952(10),
      R => '0'
    );
\p_Val2_16_reg_952_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(11),
      Q => p_Val2_16_reg_952(11),
      R => '0'
    );
\p_Val2_16_reg_952_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(12),
      Q => p_Val2_16_reg_952(12),
      R => '0'
    );
\p_Val2_16_reg_952_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(13),
      Q => p_Val2_16_reg_952(13),
      R => '0'
    );
\p_Val2_16_reg_952_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(14),
      Q => p_Val2_16_reg_952(14),
      R => '0'
    );
\p_Val2_16_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(1),
      Q => p_Val2_16_reg_952(1),
      R => '0'
    );
\p_Val2_16_reg_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(2),
      Q => p_Val2_16_reg_952(2),
      R => '0'
    );
\p_Val2_16_reg_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(3),
      Q => p_Val2_16_reg_952(3),
      R => '0'
    );
\p_Val2_16_reg_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(4),
      Q => p_Val2_16_reg_952(4),
      R => '0'
    );
\p_Val2_16_reg_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(5),
      Q => p_Val2_16_reg_952(5),
      R => '0'
    );
\p_Val2_16_reg_952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(6),
      Q => p_Val2_16_reg_952(6),
      R => '0'
    );
\p_Val2_16_reg_952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(7),
      Q => p_Val2_16_reg_952(7),
      R => '0'
    );
\p_Val2_16_reg_952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(8),
      Q => p_Val2_16_reg_952(8),
      R => '0'
    );
\p_Val2_16_reg_952_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => q0(9),
      Q => p_Val2_16_reg_952(9),
      R => '0'
    );
\p_Val2_17_reg_957[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => exitcond1301_i_reg_880,
      I1 => \tmp_2_reg_899_reg_n_0_[0]\,
      I2 => hls_xfft2real_muldEe_U7_n_31,
      O => p_Val2_16_reg_9520
    );
\p_Val2_17_reg_957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_15,
      Q => p_Val2_17_reg_957(0),
      R => '0'
    );
\p_Val2_17_reg_957_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_5,
      Q => p_Val2_17_reg_957(10),
      R => '0'
    );
\p_Val2_17_reg_957_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_4,
      Q => p_Val2_17_reg_957(11),
      R => '0'
    );
\p_Val2_17_reg_957_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_3,
      Q => p_Val2_17_reg_957(12),
      R => '0'
    );
\p_Val2_17_reg_957_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_2,
      Q => p_Val2_17_reg_957(13),
      R => '0'
    );
\p_Val2_17_reg_957_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_1,
      Q => p_Val2_17_reg_957(14),
      R => '0'
    );
\p_Val2_17_reg_957_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_0,
      Q => p_Val2_17_reg_957(15),
      R => '0'
    );
\p_Val2_17_reg_957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_14,
      Q => p_Val2_17_reg_957(1),
      R => '0'
    );
\p_Val2_17_reg_957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_13,
      Q => p_Val2_17_reg_957(2),
      R => '0'
    );
\p_Val2_17_reg_957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_12,
      Q => p_Val2_17_reg_957(3),
      R => '0'
    );
\p_Val2_17_reg_957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_11,
      Q => p_Val2_17_reg_957(4),
      R => '0'
    );
\p_Val2_17_reg_957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_10,
      Q => p_Val2_17_reg_957(5),
      R => '0'
    );
\p_Val2_17_reg_957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_9,
      Q => p_Val2_17_reg_957(6),
      R => '0'
    );
\p_Val2_17_reg_957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_8,
      Q => p_Val2_17_reg_957(7),
      R => '0'
    );
\p_Val2_17_reg_957_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_7,
      Q => p_Val2_17_reg_957(8),
      R => '0'
    );
\p_Val2_17_reg_957_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_16_reg_9520,
      D => i2_0_i_reg_236_reg_rep_n_6,
      Q => p_Val2_17_reg_957(9),
      R => '0'
    );
\p_Val2_2_reg_947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(0),
      Q => p_Val2_4_fu_329_p2(0),
      R => '0'
    );
\p_Val2_2_reg_947_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(10),
      Q => p_Val2_2_reg_947(10),
      R => '0'
    );
\p_Val2_2_reg_947_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(11),
      Q => p_Val2_2_reg_947(11),
      R => '0'
    );
\p_Val2_2_reg_947_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(12),
      Q => p_Val2_2_reg_947(12),
      R => '0'
    );
\p_Val2_2_reg_947_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(13),
      Q => p_Val2_2_reg_947(13),
      R => '0'
    );
\p_Val2_2_reg_947_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(14),
      Q => p_Val2_2_reg_947(14),
      R => '0'
    );
\p_Val2_2_reg_947_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(15),
      Q => p_Val2_2_reg_947(15),
      R => '0'
    );
\p_Val2_2_reg_947_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(1),
      Q => p_Val2_2_reg_947(1),
      R => '0'
    );
\p_Val2_2_reg_947_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(2),
      Q => p_Val2_2_reg_947(2),
      R => '0'
    );
\p_Val2_2_reg_947_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(3),
      Q => p_Val2_2_reg_947(3),
      R => '0'
    );
\p_Val2_2_reg_947_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(4),
      Q => p_Val2_2_reg_947(4),
      R => '0'
    );
\p_Val2_2_reg_947_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(5),
      Q => p_Val2_2_reg_947(5),
      R => '0'
    );
\p_Val2_2_reg_947_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(6),
      Q => p_Val2_2_reg_947(6),
      R => '0'
    );
\p_Val2_2_reg_947_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(7),
      Q => p_Val2_2_reg_947(7),
      R => '0'
    );
\p_Val2_2_reg_947_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(8),
      Q => p_Val2_2_reg_947(8),
      R => '0'
    );
\p_Val2_2_reg_947_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_15(9),
      Q => p_Val2_2_reg_947(9),
      R => '0'
    );
\p_Val2_3_reg_942[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => exitcond1301_i_reg_880,
      I1 => \tmp_2_reg_899_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => hls_xfft2real_muldEe_U7_n_31,
      O => p_Val2_2_reg_9470
    );
\p_Val2_3_reg_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(0),
      Q => p_Val2_3_reg_942(0),
      R => '0'
    );
\p_Val2_3_reg_942_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(10),
      Q => p_Val2_3_reg_942(10),
      R => '0'
    );
\p_Val2_3_reg_942_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(11),
      Q => p_Val2_3_reg_942(11),
      R => '0'
    );
\p_Val2_3_reg_942_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(12),
      Q => p_Val2_3_reg_942(12),
      R => '0'
    );
\p_Val2_3_reg_942_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(13),
      Q => p_Val2_3_reg_942(13),
      R => '0'
    );
\p_Val2_3_reg_942_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(14),
      Q => p_Val2_3_reg_942(14),
      R => '0'
    );
\p_Val2_3_reg_942_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(15),
      Q => p_Val2_3_reg_942(15),
      R => '0'
    );
\p_Val2_3_reg_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(1),
      Q => p_Val2_3_reg_942(1),
      R => '0'
    );
\p_Val2_3_reg_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(2),
      Q => p_Val2_3_reg_942(2),
      R => '0'
    );
\p_Val2_3_reg_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(3),
      Q => p_Val2_3_reg_942(3),
      R => '0'
    );
\p_Val2_3_reg_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(4),
      Q => p_Val2_3_reg_942(4),
      R => '0'
    );
\p_Val2_3_reg_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(5),
      Q => p_Val2_3_reg_942(5),
      R => '0'
    );
\p_Val2_3_reg_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(6),
      Q => p_Val2_3_reg_942(6),
      R => '0'
    );
\p_Val2_3_reg_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(7),
      Q => p_Val2_3_reg_942(7),
      R => '0'
    );
\p_Val2_3_reg_942_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(8),
      Q => p_Val2_3_reg_942(8),
      R => '0'
    );
\p_Val2_3_reg_942_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_2_reg_9470,
      D => ram_reg_14(9),
      Q => p_Val2_3_reg_942(9),
      R => '0'
    );
p_Val2_5_fu_341_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_5_fu_341_p2_carry_n_0,
      CO(2) => p_Val2_5_fu_341_p2_carry_n_1,
      CO(1) => p_Val2_5_fu_341_p2_carry_n_2,
      CO(0) => p_Val2_5_fu_341_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => p_Val2_5_fu_341_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\p_Val2_5_fu_341_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_5_fu_341_p2_carry_n_0,
      CO(3) => \p_Val2_5_fu_341_p2_carry__0_n_0\,
      CO(2) => \p_Val2_5_fu_341_p2_carry__0_n_1\,
      CO(1) => \p_Val2_5_fu_341_p2_carry__0_n_2\,
      CO(0) => \p_Val2_5_fu_341_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p_val2_5_reg_972_reg[7]_0\(3 downto 0),
      O(3 downto 0) => p_Val2_5_fu_341_p2(7 downto 4),
      S(3 downto 0) => ram_reg_16(3 downto 0)
    );
\p_Val2_5_fu_341_p2_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_5_fu_341_p2_carry_i_1_n_0,
      CO(3) => \p_Val2_5_fu_341_p2_carry__0_i_1_n_0\,
      CO(2) => \p_Val2_5_fu_341_p2_carry__0_i_1_n_1\,
      CO(1) => \p_Val2_5_fu_341_p2_carry__0_i_1_n_2\,
      CO(0) => \p_Val2_5_fu_341_p2_carry__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \^p_val2_5_reg_972_reg[11]_0\(0),
      O(2 downto 0) => \^p_val2_5_reg_972_reg[7]_0\(3 downto 1),
      S(3) => \p_Val2_5_fu_341_p2_carry__0_i_6_n_0\,
      S(2) => \p_Val2_5_fu_341_p2_carry__0_i_7_n_0\,
      S(1) => \p_Val2_5_fu_341_p2_carry__0_i_8_n_0\,
      S(0) => \p_Val2_5_fu_341_p2_carry__0_i_9_n_0\
    );
\p_Val2_5_fu_341_p2_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(8),
      O => \p_Val2_5_fu_341_p2_carry__0_i_6_n_0\
    );
\p_Val2_5_fu_341_p2_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(7),
      O => \p_Val2_5_fu_341_p2_carry__0_i_7_n_0\
    );
\p_Val2_5_fu_341_p2_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(6),
      O => \p_Val2_5_fu_341_p2_carry__0_i_8_n_0\
    );
\p_Val2_5_fu_341_p2_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(5),
      O => \p_Val2_5_fu_341_p2_carry__0_i_9_n_0\
    );
\p_Val2_5_fu_341_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_341_p2_carry__0_n_0\,
      CO(3) => \p_Val2_5_fu_341_p2_carry__1_n_0\,
      CO(2) => \p_Val2_5_fu_341_p2_carry__1_n_1\,
      CO(1) => \p_Val2_5_fu_341_p2_carry__1_n_2\,
      CO(0) => \p_Val2_5_fu_341_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p_val2_5_reg_972_reg[11]_0\(3 downto 0),
      O(3 downto 0) => p_Val2_5_fu_341_p2(11 downto 8),
      S(3 downto 0) => ram_reg_17(3 downto 0)
    );
\p_Val2_5_fu_341_p2_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_341_p2_carry__0_i_1_n_0\,
      CO(3) => \p_Val2_5_fu_341_p2_carry__1_i_1_n_0\,
      CO(2) => \p_Val2_5_fu_341_p2_carry__1_i_1_n_1\,
      CO(1) => \p_Val2_5_fu_341_p2_carry__1_i_1_n_2\,
      CO(0) => \p_Val2_5_fu_341_p2_carry__1_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \^p_val2_5_reg_972_reg[15]_0\(0),
      O(2 downto 0) => \^p_val2_5_reg_972_reg[11]_0\(3 downto 1),
      S(3) => \p_Val2_5_fu_341_p2_carry__1_i_6_n_0\,
      S(2) => \p_Val2_5_fu_341_p2_carry__1_i_7_n_0\,
      S(1) => \p_Val2_5_fu_341_p2_carry__1_i_8_n_0\,
      S(0) => \p_Val2_5_fu_341_p2_carry__1_i_9_n_0\
    );
\p_Val2_5_fu_341_p2_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(12),
      O => \p_Val2_5_fu_341_p2_carry__1_i_6_n_0\
    );
\p_Val2_5_fu_341_p2_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(11),
      O => \p_Val2_5_fu_341_p2_carry__1_i_7_n_0\
    );
\p_Val2_5_fu_341_p2_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(10),
      O => \p_Val2_5_fu_341_p2_carry__1_i_8_n_0\
    );
\p_Val2_5_fu_341_p2_carry__1_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(9),
      O => \p_Val2_5_fu_341_p2_carry__1_i_9_n_0\
    );
\p_Val2_5_fu_341_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_341_p2_carry__1_n_0\,
      CO(3) => \p_Val2_5_fu_341_p2_carry__2_n_0\,
      CO(2) => \p_Val2_5_fu_341_p2_carry__2_n_1\,
      CO(1) => \p_Val2_5_fu_341_p2_carry__2_n_2\,
      CO(0) => \p_Val2_5_fu_341_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DOBDO(15),
      DI(2 downto 0) => \^p_val2_5_reg_972_reg[15]_0\(2 downto 0),
      O(3 downto 0) => p_Val2_5_fu_341_p2(15 downto 12),
      S(3 downto 0) => ram_reg_18(3 downto 0)
    );
\p_Val2_5_fu_341_p2_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_341_p2_carry__1_i_1_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_5_fu_341_p2_carry__2_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_5_fu_341_p2_carry__2_i_1_n_2\,
      CO(0) => \p_Val2_5_fu_341_p2_carry__2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_p_Val2_5_fu_341_p2_carry__2_i_1_O_UNCONNECTED\(3),
      O(2) => O(0),
      O(1 downto 0) => \^p_val2_5_reg_972_reg[15]_0\(2 downto 1),
      S(3) => '0',
      S(2) => \p_Val2_5_fu_341_p2_carry__2_i_6_n_0\,
      S(1) => \p_Val2_5_fu_341_p2_carry__2_i_7_n_0\,
      S(0) => \p_Val2_5_fu_341_p2_carry__2_i_8_n_0\
    );
\p_Val2_5_fu_341_p2_carry__2_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(15),
      O => \p_Val2_5_fu_341_p2_carry__2_i_6_n_0\
    );
\p_Val2_5_fu_341_p2_carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(14),
      O => \p_Val2_5_fu_341_p2_carry__2_i_7_n_0\
    );
\p_Val2_5_fu_341_p2_carry__2_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(13),
      O => \p_Val2_5_fu_341_p2_carry__2_i_8_n_0\
    );
\p_Val2_5_fu_341_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_341_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_5_fu_341_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_5_fu_341_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_5_fu_341_p2(16),
      S(3 downto 0) => B"0001"
    );
p_Val2_5_fu_341_p2_carry_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_5_fu_341_p2_carry_i_1_n_0,
      CO(2) => p_Val2_5_fu_341_p2_carry_i_1_n_1,
      CO(1) => p_Val2_5_fu_341_p2_carry_i_1_n_2,
      CO(0) => p_Val2_5_fu_341_p2_carry_i_1_n_3,
      CYINIT => p_1_out(0),
      DI(3 downto 0) => B"0000",
      O(3) => \^p_val2_5_reg_972_reg[7]_0\(0),
      O(2 downto 0) => \^di\(3 downto 1),
      S(3) => p_Val2_5_fu_341_p2_carry_i_7_n_0,
      S(2) => p_Val2_5_fu_341_p2_carry_i_8_n_0,
      S(1) => p_Val2_5_fu_341_p2_carry_i_9_n_0,
      S(0) => p_Val2_5_fu_341_p2_carry_i_10_n_0
    );
p_Val2_5_fu_341_p2_carry_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(1),
      O => p_Val2_5_fu_341_p2_carry_i_10_n_0
    );
p_Val2_5_fu_341_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_4_fu_329_p2(0),
      O => p_1_out(0)
    );
p_Val2_5_fu_341_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(4),
      O => p_Val2_5_fu_341_p2_carry_i_7_n_0
    );
p_Val2_5_fu_341_p2_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(3),
      O => p_Val2_5_fu_341_p2_carry_i_8_n_0
    );
p_Val2_5_fu_341_p2_carry_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(2),
      O => p_Val2_5_fu_341_p2_carry_i_9_n_0
    );
\p_Val2_5_reg_972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(0),
      Q => p_Val2_5_reg_972(0),
      R => '0'
    );
\p_Val2_5_reg_972_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(10),
      Q => p_Val2_5_reg_972(10),
      R => '0'
    );
\p_Val2_5_reg_972_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(11),
      Q => p_Val2_5_reg_972(11),
      R => '0'
    );
\p_Val2_5_reg_972_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(12),
      Q => p_Val2_5_reg_972(12),
      R => '0'
    );
\p_Val2_5_reg_972_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(13),
      Q => p_Val2_5_reg_972(13),
      R => '0'
    );
\p_Val2_5_reg_972_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(14),
      Q => p_Val2_5_reg_972(14),
      R => '0'
    );
\p_Val2_5_reg_972_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(15),
      Q => p_Val2_5_reg_972(15),
      R => '0'
    );
\p_Val2_5_reg_972_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(16),
      Q => p_Val2_5_reg_972(16),
      R => '0'
    );
\p_Val2_5_reg_972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(1),
      Q => p_Val2_5_reg_972(1),
      R => '0'
    );
\p_Val2_5_reg_972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(2),
      Q => p_Val2_5_reg_972(2),
      R => '0'
    );
\p_Val2_5_reg_972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(3),
      Q => p_Val2_5_reg_972(3),
      R => '0'
    );
\p_Val2_5_reg_972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(4),
      Q => p_Val2_5_reg_972(4),
      R => '0'
    );
\p_Val2_5_reg_972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(5),
      Q => p_Val2_5_reg_972(5),
      R => '0'
    );
\p_Val2_5_reg_972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(6),
      Q => p_Val2_5_reg_972(6),
      R => '0'
    );
\p_Val2_5_reg_972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(7),
      Q => p_Val2_5_reg_972(7),
      R => '0'
    );
\p_Val2_5_reg_972_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(8),
      Q => p_Val2_5_reg_972(8),
      R => '0'
    );
\p_Val2_5_reg_972_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_5_fu_341_p2(9),
      Q => p_Val2_5_reg_972(9),
      R => '0'
    );
p_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(8),
      I1 => tmp_20_reg_1033(8),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(8)
    );
p_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(7),
      I1 => tmp_20_reg_1033(7),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(7)
    );
p_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(6),
      I1 => tmp_20_reg_1033(6),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(6)
    );
p_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(5),
      I1 => tmp_20_reg_1033(5),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(5)
    );
p_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(4),
      I1 => tmp_20_reg_1033(4),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(4)
    );
p_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(3),
      I1 => tmp_20_reg_1033(3),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(3)
    );
p_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(2),
      I1 => tmp_20_reg_1033(2),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(2)
    );
p_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(1),
      I1 => tmp_20_reg_1033(1),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(1)
    );
p_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_19_reg_1028(0),
      I1 => tmp_20_reg_1033(0),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(0)
    );
p_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_20_n_0,
      CO(3 downto 2) => NLW_p_i_19_CO_UNCONNECTED(3 downto 2),
      CO(1) => p_i_19_n_2,
      CO(0) => p_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_p_i_19_O_UNCONNECTED(3),
      O(2 downto 0) => tmp_21_fu_560_p2(15 downto 13),
      S(3) => '0',
      S(2) => p_i_23_n_0,
      S(1) => p_i_24_n_0,
      S(0) => p_i_25_n_0
    );
p_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_21_n_0,
      CO(3) => p_i_20_n_0,
      CO(2) => p_i_20_n_1,
      CO(1) => p_i_20_n_2,
      CO(0) => p_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_21_fu_560_p2(12 downto 9),
      S(3) => p_i_26_n_0,
      S(2) => p_i_27_n_0,
      S(1) => p_i_28_n_0,
      S(0) => p_i_29_n_0
    );
p_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_22_n_0,
      CO(3) => p_i_21_n_0,
      CO(2) => p_i_21_n_1,
      CO(1) => p_i_21_n_2,
      CO(0) => p_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_21_fu_560_p2(8 downto 5),
      S(3) => p_i_30_n_0,
      S(2) => p_i_31_n_0,
      S(1) => p_i_32_n_0,
      S(0) => p_i_33_n_0
    );
p_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_i_22_n_0,
      CO(2) => p_i_22_n_1,
      CO(1) => p_i_22_n_2,
      CO(0) => p_i_22_n_3,
      CYINIT => p_i_34_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_21_fu_560_p2(4 downto 1),
      S(3) => p_i_35_n_0,
      S(2) => p_i_36_n_0,
      S(1) => p_i_37_n_0,
      S(0) => p_i_38_n_0
    );
p_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(15),
      O => p_i_23_n_0
    );
p_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(14),
      O => p_i_24_n_0
    );
p_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(13),
      O => p_i_25_n_0
    );
p_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(12),
      O => p_i_26_n_0
    );
p_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(11),
      O => p_i_27_n_0
    );
p_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(10),
      O => p_i_28_n_0
    );
p_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(9),
      O => p_i_29_n_0
    );
p_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(8),
      O => p_i_30_n_0
    );
p_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(7),
      O => p_i_31_n_0
    );
p_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(6),
      O => p_i_32_n_0
    );
p_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(5),
      O => p_i_33_n_0
    );
p_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(0),
      O => p_i_34_n_0
    );
p_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(4),
      O => p_i_35_n_0
    );
p_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(3),
      O => p_i_36_n_0
    );
p_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(2),
      O => p_i_37_n_0
    );
p_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_19_reg_1028(1),
      O => p_i_38_n_0
    );
p_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(14),
      I1 => tmp_20_reg_1033(14),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(14)
    );
p_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(13),
      I1 => tmp_20_reg_1033(13),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(13)
    );
p_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(12),
      I1 => tmp_20_reg_1033(12),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(12)
    );
p_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(11),
      I1 => tmp_20_reg_1033(11),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(11)
    );
p_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(10),
      I1 => tmp_20_reg_1033(10),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(10)
    );
p_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_21_fu_560_p2(9),
      I1 => tmp_20_reg_1033(9),
      I2 => tmp_20_reg_1033(15),
      O => grp_fu_856_p1(9)
    );
p_neg1_fu_469_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg1_fu_469_p2_carry_n_0,
      CO(2) => p_neg1_fu_469_p2_carry_n_1,
      CO(1) => p_neg1_fu_469_p2_carry_n_2,
      CO(0) => p_neg1_fu_469_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => p_neg1_fu_469_p2(3 downto 1),
      O(0) => NLW_p_neg1_fu_469_p2_carry_O_UNCONNECTED(0),
      S(3) => p_neg1_fu_469_p2_carry_i_1_n_0,
      S(2) => p_neg1_fu_469_p2_carry_i_2_n_0,
      S(1) => p_neg1_fu_469_p2_carry_i_3_n_0,
      S(0) => r_V_fu_441_p2_carry_n_7
    );
\p_neg1_fu_469_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg1_fu_469_p2_carry_n_0,
      CO(3) => \p_neg1_fu_469_p2_carry__0_n_0\,
      CO(2) => \p_neg1_fu_469_p2_carry__0_n_1\,
      CO(1) => \p_neg1_fu_469_p2_carry__0_n_2\,
      CO(0) => \p_neg1_fu_469_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg1_fu_469_p2(7 downto 4),
      S(3) => \p_neg1_fu_469_p2_carry__0_i_1_n_0\,
      S(2) => \p_neg1_fu_469_p2_carry__0_i_2_n_0\,
      S(1) => \p_neg1_fu_469_p2_carry__0_i_3_n_0\,
      S(0) => \p_neg1_fu_469_p2_carry__0_i_4_n_0\
    );
\p_neg1_fu_469_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__0_n_4\,
      O => \p_neg1_fu_469_p2_carry__0_i_1_n_0\
    );
\p_neg1_fu_469_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__0_n_5\,
      O => \p_neg1_fu_469_p2_carry__0_i_2_n_0\
    );
\p_neg1_fu_469_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__0_n_6\,
      O => \p_neg1_fu_469_p2_carry__0_i_3_n_0\
    );
\p_neg1_fu_469_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__0_n_7\,
      O => \p_neg1_fu_469_p2_carry__0_i_4_n_0\
    );
\p_neg1_fu_469_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg1_fu_469_p2_carry__0_n_0\,
      CO(3) => \p_neg1_fu_469_p2_carry__1_n_0\,
      CO(2) => \p_neg1_fu_469_p2_carry__1_n_1\,
      CO(1) => \p_neg1_fu_469_p2_carry__1_n_2\,
      CO(0) => \p_neg1_fu_469_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg1_fu_469_p2(11 downto 8),
      S(3) => \p_neg1_fu_469_p2_carry__1_i_1_n_0\,
      S(2) => \p_neg1_fu_469_p2_carry__1_i_2_n_0\,
      S(1) => \p_neg1_fu_469_p2_carry__1_i_3_n_0\,
      S(0) => \p_neg1_fu_469_p2_carry__1_i_4_n_0\
    );
\p_neg1_fu_469_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__1_n_4\,
      O => \p_neg1_fu_469_p2_carry__1_i_1_n_0\
    );
\p_neg1_fu_469_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__1_n_5\,
      O => \p_neg1_fu_469_p2_carry__1_i_2_n_0\
    );
\p_neg1_fu_469_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__1_n_6\,
      O => \p_neg1_fu_469_p2_carry__1_i_3_n_0\
    );
\p_neg1_fu_469_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__1_n_7\,
      O => \p_neg1_fu_469_p2_carry__1_i_4_n_0\
    );
\p_neg1_fu_469_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg1_fu_469_p2_carry__1_n_0\,
      CO(3) => \p_neg1_fu_469_p2_carry__2_n_0\,
      CO(2) => \p_neg1_fu_469_p2_carry__2_n_1\,
      CO(1) => \p_neg1_fu_469_p2_carry__2_n_2\,
      CO(0) => \p_neg1_fu_469_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg1_fu_469_p2(15 downto 12),
      S(3) => \p_neg1_fu_469_p2_carry__2_i_1_n_0\,
      S(2) => \p_neg1_fu_469_p2_carry__2_i_2_n_0\,
      S(1) => \p_neg1_fu_469_p2_carry__2_i_3_n_0\,
      S(0) => \p_neg1_fu_469_p2_carry__2_i_4_n_0\
    );
\p_neg1_fu_469_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__2_n_4\,
      O => \p_neg1_fu_469_p2_carry__2_i_1_n_0\
    );
\p_neg1_fu_469_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__2_n_5\,
      O => \p_neg1_fu_469_p2_carry__2_i_2_n_0\
    );
\p_neg1_fu_469_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__2_n_6\,
      O => \p_neg1_fu_469_p2_carry__2_i_3_n_0\
    );
\p_neg1_fu_469_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_V_fu_441_p2_carry__2_n_7\,
      O => \p_neg1_fu_469_p2_carry__2_i_4_n_0\
    );
\p_neg1_fu_469_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg1_fu_469_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_p_neg1_fu_469_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_neg1_fu_469_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => p_neg1_fu_469_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \p_neg1_fu_469_p2_carry__3_i_1_n_3\
    );
\p_neg1_fu_469_p2_carry__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_fu_441_p2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_p_neg1_fu_469_p2_carry__3_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_neg1_fu_469_p2_carry__3_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_neg1_fu_469_p2_carry__3_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_neg1_fu_469_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_fu_441_p2_carry_n_4,
      O => p_neg1_fu_469_p2_carry_i_1_n_0
    );
p_neg1_fu_469_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_fu_441_p2_carry_n_5,
      O => p_neg1_fu_469_p2_carry_i_2_n_0
    );
p_neg1_fu_469_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_fu_441_p2_carry_n_6,
      O => p_neg1_fu_469_p2_carry_i_3_n_0
    );
p_neg2_fu_373_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg2_fu_373_p2_carry_n_0,
      CO(2) => p_neg2_fu_373_p2_carry_n_1,
      CO(1) => p_neg2_fu_373_p2_carry_n_2,
      CO(0) => p_neg2_fu_373_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => p_neg2_fu_373_p2(3 downto 1),
      O(0) => NLW_p_neg2_fu_373_p2_carry_O_UNCONNECTED(0),
      S(3) => p_neg2_fu_373_p2_carry_i_1_n_0,
      S(2) => p_neg2_fu_373_p2_carry_i_2_n_0,
      S(1) => p_neg2_fu_373_p2_carry_i_3_n_0,
      S(0) => \r_V_1_fu_357_p2__0\(0)
    );
\p_neg2_fu_373_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg2_fu_373_p2_carry_n_0,
      CO(3) => \p_neg2_fu_373_p2_carry__0_n_0\,
      CO(2) => \p_neg2_fu_373_p2_carry__0_n_1\,
      CO(1) => \p_neg2_fu_373_p2_carry__0_n_2\,
      CO(0) => \p_neg2_fu_373_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg2_fu_373_p2(7 downto 4),
      S(3) => \p_neg2_fu_373_p2_carry__0_i_1_n_0\,
      S(2) => \p_neg2_fu_373_p2_carry__0_i_2_n_0\,
      S(1) => \p_neg2_fu_373_p2_carry__0_i_3_n_0\,
      S(0) => \p_neg2_fu_373_p2_carry__0_i_4_n_0\
    );
\p_neg2_fu_373_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(7),
      O => \p_neg2_fu_373_p2_carry__0_i_1_n_0\
    );
\p_neg2_fu_373_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(6),
      O => \p_neg2_fu_373_p2_carry__0_i_2_n_0\
    );
\p_neg2_fu_373_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(5),
      O => \p_neg2_fu_373_p2_carry__0_i_3_n_0\
    );
\p_neg2_fu_373_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(4),
      O => \p_neg2_fu_373_p2_carry__0_i_4_n_0\
    );
\p_neg2_fu_373_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg2_fu_373_p2_carry__0_n_0\,
      CO(3) => \p_neg2_fu_373_p2_carry__1_n_0\,
      CO(2) => \p_neg2_fu_373_p2_carry__1_n_1\,
      CO(1) => \p_neg2_fu_373_p2_carry__1_n_2\,
      CO(0) => \p_neg2_fu_373_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg2_fu_373_p2(11 downto 8),
      S(3) => \p_neg2_fu_373_p2_carry__1_i_1_n_0\,
      S(2) => \p_neg2_fu_373_p2_carry__1_i_2_n_0\,
      S(1) => \p_neg2_fu_373_p2_carry__1_i_3_n_0\,
      S(0) => \p_neg2_fu_373_p2_carry__1_i_4_n_0\
    );
\p_neg2_fu_373_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(11),
      O => \p_neg2_fu_373_p2_carry__1_i_1_n_0\
    );
\p_neg2_fu_373_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(10),
      O => \p_neg2_fu_373_p2_carry__1_i_2_n_0\
    );
\p_neg2_fu_373_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(9),
      O => \p_neg2_fu_373_p2_carry__1_i_3_n_0\
    );
\p_neg2_fu_373_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(8),
      O => \p_neg2_fu_373_p2_carry__1_i_4_n_0\
    );
\p_neg2_fu_373_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg2_fu_373_p2_carry__1_n_0\,
      CO(3) => \p_neg2_fu_373_p2_carry__2_n_0\,
      CO(2) => \p_neg2_fu_373_p2_carry__2_n_1\,
      CO(1) => \p_neg2_fu_373_p2_carry__2_n_2\,
      CO(0) => \p_neg2_fu_373_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg2_fu_373_p2(15 downto 12),
      S(3) => \p_neg2_fu_373_p2_carry__2_i_1_n_0\,
      S(2) => \p_neg2_fu_373_p2_carry__2_i_2_n_0\,
      S(1) => \p_neg2_fu_373_p2_carry__2_i_3_n_0\,
      S(0) => \p_neg2_fu_373_p2_carry__2_i_4_n_0\
    );
\p_neg2_fu_373_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(15),
      O => \p_neg2_fu_373_p2_carry__2_i_1_n_0\
    );
\p_neg2_fu_373_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(14),
      O => \p_neg2_fu_373_p2_carry__2_i_2_n_0\
    );
\p_neg2_fu_373_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(13),
      O => \p_neg2_fu_373_p2_carry__2_i_3_n_0\
    );
\p_neg2_fu_373_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(12),
      O => \p_neg2_fu_373_p2_carry__2_i_4_n_0\
    );
\p_neg2_fu_373_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg2_fu_373_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_p_neg2_fu_373_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_neg2_fu_373_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => p_neg2_fu_373_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \p_neg2_fu_373_p2_carry__3_i_1_n_3\
    );
\p_neg2_fu_373_p2_carry__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_1_fu_357_p2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_p_neg2_fu_373_p2_carry__3_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_neg2_fu_373_p2_carry__3_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_neg2_fu_373_p2_carry__3_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_neg2_fu_373_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(3),
      O => p_neg2_fu_373_p2_carry_i_1_n_0
    );
p_neg2_fu_373_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(2),
      O => p_neg2_fu_373_p2_carry_i_2_n_0
    );
p_neg2_fu_373_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_1_fu_357_p2(1),
      O => p_neg2_fu_373_p2_carry_i_3_n_0
    );
p_neg3_fu_641_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg3_fu_641_p2_carry_n_0,
      CO(2) => p_neg3_fu_641_p2_carry_n_1,
      CO(1) => p_neg3_fu_641_p2_carry_n_2,
      CO(0) => p_neg3_fu_641_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => tmp_23_fu_647_p4(2 downto 0),
      O(0) => NLW_p_neg3_fu_641_p2_carry_O_UNCONNECTED(0),
      S(3) => p_neg3_fu_641_p2_carry_i_1_n_0,
      S(2) => p_neg3_fu_641_p2_carry_i_2_n_0,
      S(1) => p_neg3_fu_641_p2_carry_i_3_n_0,
      S(0) => ap_phi_reg_pp0_iter9_t_V_4_reg_274(0)
    );
\p_neg3_fu_641_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg3_fu_641_p2_carry_n_0,
      CO(3) => \p_neg3_fu_641_p2_carry__0_n_0\,
      CO(2) => \p_neg3_fu_641_p2_carry__0_n_1\,
      CO(1) => \p_neg3_fu_641_p2_carry__0_n_2\,
      CO(0) => \p_neg3_fu_641_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_647_p4(6 downto 3),
      S(3) => \p_neg3_fu_641_p2_carry__0_i_1_n_0\,
      S(2) => \p_neg3_fu_641_p2_carry__0_i_2_n_0\,
      S(1) => \p_neg3_fu_641_p2_carry__0_i_3_n_0\,
      S(0) => \p_neg3_fu_641_p2_carry__0_i_4_n_0\
    );
\p_neg3_fu_641_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(7),
      O => \p_neg3_fu_641_p2_carry__0_i_1_n_0\
    );
\p_neg3_fu_641_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(6),
      O => \p_neg3_fu_641_p2_carry__0_i_2_n_0\
    );
\p_neg3_fu_641_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(5),
      O => \p_neg3_fu_641_p2_carry__0_i_3_n_0\
    );
\p_neg3_fu_641_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(4),
      O => \p_neg3_fu_641_p2_carry__0_i_4_n_0\
    );
\p_neg3_fu_641_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg3_fu_641_p2_carry__0_n_0\,
      CO(3) => \p_neg3_fu_641_p2_carry__1_n_0\,
      CO(2) => \p_neg3_fu_641_p2_carry__1_n_1\,
      CO(1) => \p_neg3_fu_641_p2_carry__1_n_2\,
      CO(0) => \p_neg3_fu_641_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_23_fu_647_p4(10 downto 7),
      S(3) => \p_neg3_fu_641_p2_carry__1_i_1_n_0\,
      S(2) => \p_neg3_fu_641_p2_carry__1_i_2_n_0\,
      S(1) => \p_neg3_fu_641_p2_carry__1_i_3_n_0\,
      S(0) => \p_neg3_fu_641_p2_carry__1_i_4_n_0\
    );
\p_neg3_fu_641_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(11),
      O => \p_neg3_fu_641_p2_carry__1_i_1_n_0\
    );
\p_neg3_fu_641_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(10),
      O => \p_neg3_fu_641_p2_carry__1_i_2_n_0\
    );
\p_neg3_fu_641_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(9),
      O => \p_neg3_fu_641_p2_carry__1_i_3_n_0\
    );
\p_neg3_fu_641_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(8),
      O => \p_neg3_fu_641_p2_carry__1_i_4_n_0\
    );
\p_neg3_fu_641_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg3_fu_641_p2_carry__1_n_0\,
      CO(3) => \p_neg3_fu_641_p2_carry__2_n_0\,
      CO(2) => \p_neg3_fu_641_p2_carry__2_n_1\,
      CO(1) => \p_neg3_fu_641_p2_carry__2_n_2\,
      CO(0) => \p_neg3_fu_641_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter9_t_V_4_reg_274(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => tmp_23_fu_647_p4(14 downto 11),
      S(3) => \p_neg3_fu_641_p2_carry__2_i_1_n_0\,
      S(2) => \p_neg3_fu_641_p2_carry__2_i_2_n_0\,
      S(1) => \p_neg3_fu_641_p2_carry__2_i_3_n_0\,
      S(0) => \p_neg3_fu_641_p2_carry__2_i_4_n_0\
    );
\p_neg3_fu_641_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(15),
      O => \p_neg3_fu_641_p2_carry__2_i_1_n_0\
    );
\p_neg3_fu_641_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(14),
      O => \p_neg3_fu_641_p2_carry__2_i_2_n_0\
    );
\p_neg3_fu_641_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(13),
      O => \p_neg3_fu_641_p2_carry__2_i_3_n_0\
    );
\p_neg3_fu_641_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(12),
      O => \p_neg3_fu_641_p2_carry__2_i_4_n_0\
    );
p_neg3_fu_641_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(3),
      O => p_neg3_fu_641_p2_carry_i_1_n_0
    );
p_neg3_fu_641_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(2),
      O => p_neg3_fu_641_p2_carry_i_2_n_0
    );
p_neg3_fu_641_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_4_reg_274(1),
      O => p_neg3_fu_641_p2_carry_i_3_n_0
    );
p_neg4_fu_681_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg4_fu_681_p2_carry_n_0,
      CO(2) => p_neg4_fu_681_p2_carry_n_1,
      CO(1) => p_neg4_fu_681_p2_carry_n_2,
      CO(0) => p_neg4_fu_681_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => tmp_28_fu_687_p4(2 downto 0),
      O(0) => NLW_p_neg4_fu_681_p2_carry_O_UNCONNECTED(0),
      S(3) => p_neg4_fu_681_p2_carry_i_1_n_0,
      S(2) => p_neg4_fu_681_p2_carry_i_2_n_0,
      S(1) => p_neg4_fu_681_p2_carry_i_3_n_0,
      S(0) => ap_phi_reg_pp0_iter9_t_V_5_reg_265(0)
    );
\p_neg4_fu_681_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg4_fu_681_p2_carry_n_0,
      CO(3) => \p_neg4_fu_681_p2_carry__0_n_0\,
      CO(2) => \p_neg4_fu_681_p2_carry__0_n_1\,
      CO(1) => \p_neg4_fu_681_p2_carry__0_n_2\,
      CO(0) => \p_neg4_fu_681_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_687_p4(6 downto 3),
      S(3) => \p_neg4_fu_681_p2_carry__0_i_1_n_0\,
      S(2) => \p_neg4_fu_681_p2_carry__0_i_2_n_0\,
      S(1) => \p_neg4_fu_681_p2_carry__0_i_3_n_0\,
      S(0) => \p_neg4_fu_681_p2_carry__0_i_4_n_0\
    );
\p_neg4_fu_681_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(7),
      O => \p_neg4_fu_681_p2_carry__0_i_1_n_0\
    );
\p_neg4_fu_681_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(6),
      O => \p_neg4_fu_681_p2_carry__0_i_2_n_0\
    );
\p_neg4_fu_681_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(5),
      O => \p_neg4_fu_681_p2_carry__0_i_3_n_0\
    );
\p_neg4_fu_681_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(4),
      O => \p_neg4_fu_681_p2_carry__0_i_4_n_0\
    );
\p_neg4_fu_681_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg4_fu_681_p2_carry__0_n_0\,
      CO(3) => \p_neg4_fu_681_p2_carry__1_n_0\,
      CO(2) => \p_neg4_fu_681_p2_carry__1_n_1\,
      CO(1) => \p_neg4_fu_681_p2_carry__1_n_2\,
      CO(0) => \p_neg4_fu_681_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_28_fu_687_p4(10 downto 7),
      S(3) => \p_neg4_fu_681_p2_carry__1_i_1_n_0\,
      S(2) => \p_neg4_fu_681_p2_carry__1_i_2_n_0\,
      S(1) => \p_neg4_fu_681_p2_carry__1_i_3_n_0\,
      S(0) => \p_neg4_fu_681_p2_carry__1_i_4_n_0\
    );
\p_neg4_fu_681_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(11),
      O => \p_neg4_fu_681_p2_carry__1_i_1_n_0\
    );
\p_neg4_fu_681_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(10),
      O => \p_neg4_fu_681_p2_carry__1_i_2_n_0\
    );
\p_neg4_fu_681_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(9),
      O => \p_neg4_fu_681_p2_carry__1_i_3_n_0\
    );
\p_neg4_fu_681_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(8),
      O => \p_neg4_fu_681_p2_carry__1_i_4_n_0\
    );
\p_neg4_fu_681_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg4_fu_681_p2_carry__1_n_0\,
      CO(3) => \p_neg4_fu_681_p2_carry__2_n_0\,
      CO(2) => \p_neg4_fu_681_p2_carry__2_n_1\,
      CO(1) => \p_neg4_fu_681_p2_carry__2_n_2\,
      CO(0) => \p_neg4_fu_681_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter9_t_V_5_reg_265(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => tmp_28_fu_687_p4(14 downto 11),
      S(3) => \p_neg4_fu_681_p2_carry__2_i_1_n_0\,
      S(2) => \p_neg4_fu_681_p2_carry__2_i_2_n_0\,
      S(1) => \p_neg4_fu_681_p2_carry__2_i_3_n_0\,
      S(0) => \p_neg4_fu_681_p2_carry__2_i_4_n_0\
    );
\p_neg4_fu_681_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(15),
      O => \p_neg4_fu_681_p2_carry__2_i_1_n_0\
    );
\p_neg4_fu_681_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(14),
      O => \p_neg4_fu_681_p2_carry__2_i_2_n_0\
    );
\p_neg4_fu_681_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(13),
      O => \p_neg4_fu_681_p2_carry__2_i_3_n_0\
    );
\p_neg4_fu_681_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(12),
      O => \p_neg4_fu_681_p2_carry__2_i_4_n_0\
    );
p_neg4_fu_681_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(3),
      O => p_neg4_fu_681_p2_carry_i_1_n_0
    );
p_neg4_fu_681_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(2),
      O => p_neg4_fu_681_p2_carry_i_2_n_0
    );
p_neg4_fu_681_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_5_reg_265(1),
      O => p_neg4_fu_681_p2_carry_i_3_n_0
    );
p_neg5_fu_721_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg5_fu_721_p2_carry_n_0,
      CO(2) => p_neg5_fu_721_p2_carry_n_1,
      CO(1) => p_neg5_fu_721_p2_carry_n_2,
      CO(0) => p_neg5_fu_721_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => tmp_35_fu_727_p4(2 downto 0),
      O(0) => NLW_p_neg5_fu_721_p2_carry_O_UNCONNECTED(0),
      S(3) => p_neg5_fu_721_p2_carry_i_1_n_0,
      S(2) => p_neg5_fu_721_p2_carry_i_2_n_0,
      S(1) => p_neg5_fu_721_p2_carry_i_3_n_0,
      S(0) => ap_phi_reg_pp0_iter9_t_V_6_reg_256(0)
    );
\p_neg5_fu_721_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg5_fu_721_p2_carry_n_0,
      CO(3) => \p_neg5_fu_721_p2_carry__0_n_0\,
      CO(2) => \p_neg5_fu_721_p2_carry__0_n_1\,
      CO(1) => \p_neg5_fu_721_p2_carry__0_n_2\,
      CO(0) => \p_neg5_fu_721_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_35_fu_727_p4(6 downto 3),
      S(3) => \p_neg5_fu_721_p2_carry__0_i_1_n_0\,
      S(2) => \p_neg5_fu_721_p2_carry__0_i_2_n_0\,
      S(1) => \p_neg5_fu_721_p2_carry__0_i_3_n_0\,
      S(0) => \p_neg5_fu_721_p2_carry__0_i_4_n_0\
    );
\p_neg5_fu_721_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(7),
      O => \p_neg5_fu_721_p2_carry__0_i_1_n_0\
    );
\p_neg5_fu_721_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(6),
      O => \p_neg5_fu_721_p2_carry__0_i_2_n_0\
    );
\p_neg5_fu_721_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(5),
      O => \p_neg5_fu_721_p2_carry__0_i_3_n_0\
    );
\p_neg5_fu_721_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(4),
      O => \p_neg5_fu_721_p2_carry__0_i_4_n_0\
    );
\p_neg5_fu_721_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg5_fu_721_p2_carry__0_n_0\,
      CO(3) => \p_neg5_fu_721_p2_carry__1_n_0\,
      CO(2) => \p_neg5_fu_721_p2_carry__1_n_1\,
      CO(1) => \p_neg5_fu_721_p2_carry__1_n_2\,
      CO(0) => \p_neg5_fu_721_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_35_fu_727_p4(10 downto 7),
      S(3) => \p_neg5_fu_721_p2_carry__1_i_1_n_0\,
      S(2) => \p_neg5_fu_721_p2_carry__1_i_2_n_0\,
      S(1) => \p_neg5_fu_721_p2_carry__1_i_3_n_0\,
      S(0) => \p_neg5_fu_721_p2_carry__1_i_4_n_0\
    );
\p_neg5_fu_721_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(11),
      O => \p_neg5_fu_721_p2_carry__1_i_1_n_0\
    );
\p_neg5_fu_721_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(10),
      O => \p_neg5_fu_721_p2_carry__1_i_2_n_0\
    );
\p_neg5_fu_721_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(9),
      O => \p_neg5_fu_721_p2_carry__1_i_3_n_0\
    );
\p_neg5_fu_721_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(8),
      O => \p_neg5_fu_721_p2_carry__1_i_4_n_0\
    );
\p_neg5_fu_721_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg5_fu_721_p2_carry__1_n_0\,
      CO(3) => \p_neg5_fu_721_p2_carry__2_n_0\,
      CO(2) => \p_neg5_fu_721_p2_carry__2_n_1\,
      CO(1) => \p_neg5_fu_721_p2_carry__2_n_2\,
      CO(0) => \p_neg5_fu_721_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter9_t_V_6_reg_256(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => tmp_35_fu_727_p4(14 downto 11),
      S(3) => \p_neg5_fu_721_p2_carry__2_i_1_n_0\,
      S(2) => \p_neg5_fu_721_p2_carry__2_i_2_n_0\,
      S(1) => \p_neg5_fu_721_p2_carry__2_i_3_n_0\,
      S(0) => \p_neg5_fu_721_p2_carry__2_i_4_n_0\
    );
\p_neg5_fu_721_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(15),
      O => \p_neg5_fu_721_p2_carry__2_i_1_n_0\
    );
\p_neg5_fu_721_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(14),
      O => \p_neg5_fu_721_p2_carry__2_i_2_n_0\
    );
\p_neg5_fu_721_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(13),
      O => \p_neg5_fu_721_p2_carry__2_i_3_n_0\
    );
\p_neg5_fu_721_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(12),
      O => \p_neg5_fu_721_p2_carry__2_i_4_n_0\
    );
p_neg5_fu_721_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(3),
      O => p_neg5_fu_721_p2_carry_i_1_n_0
    );
p_neg5_fu_721_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(2),
      O => p_neg5_fu_721_p2_carry_i_2_n_0
    );
p_neg5_fu_721_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_6_reg_256(1),
      O => p_neg5_fu_721_p2_carry_i_3_n_0
    );
p_neg6_fu_761_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg6_fu_761_p2_carry_n_0,
      CO(2) => p_neg6_fu_761_p2_carry_n_1,
      CO(1) => p_neg6_fu_761_p2_carry_n_2,
      CO(0) => p_neg6_fu_761_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => tmp_41_fu_767_p4(2 downto 0),
      O(0) => NLW_p_neg6_fu_761_p2_carry_O_UNCONNECTED(0),
      S(3) => p_neg6_fu_761_p2_carry_i_1_n_0,
      S(2) => p_neg6_fu_761_p2_carry_i_2_n_0,
      S(1) => p_neg6_fu_761_p2_carry_i_3_n_0,
      S(0) => ap_phi_reg_pp0_iter9_t_V_7_reg_247(0)
    );
\p_neg6_fu_761_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg6_fu_761_p2_carry_n_0,
      CO(3) => \p_neg6_fu_761_p2_carry__0_n_0\,
      CO(2) => \p_neg6_fu_761_p2_carry__0_n_1\,
      CO(1) => \p_neg6_fu_761_p2_carry__0_n_2\,
      CO(0) => \p_neg6_fu_761_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_41_fu_767_p4(6 downto 3),
      S(3) => \p_neg6_fu_761_p2_carry__0_i_1_n_0\,
      S(2) => \p_neg6_fu_761_p2_carry__0_i_2_n_0\,
      S(1) => \p_neg6_fu_761_p2_carry__0_i_3_n_0\,
      S(0) => \p_neg6_fu_761_p2_carry__0_i_4_n_0\
    );
\p_neg6_fu_761_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(7),
      O => \p_neg6_fu_761_p2_carry__0_i_1_n_0\
    );
\p_neg6_fu_761_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(6),
      O => \p_neg6_fu_761_p2_carry__0_i_2_n_0\
    );
\p_neg6_fu_761_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(5),
      O => \p_neg6_fu_761_p2_carry__0_i_3_n_0\
    );
\p_neg6_fu_761_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(4),
      O => \p_neg6_fu_761_p2_carry__0_i_4_n_0\
    );
\p_neg6_fu_761_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg6_fu_761_p2_carry__0_n_0\,
      CO(3) => \p_neg6_fu_761_p2_carry__1_n_0\,
      CO(2) => \p_neg6_fu_761_p2_carry__1_n_1\,
      CO(1) => \p_neg6_fu_761_p2_carry__1_n_2\,
      CO(0) => \p_neg6_fu_761_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_41_fu_767_p4(10 downto 7),
      S(3) => \p_neg6_fu_761_p2_carry__1_i_1_n_0\,
      S(2) => \p_neg6_fu_761_p2_carry__1_i_2_n_0\,
      S(1) => \p_neg6_fu_761_p2_carry__1_i_3_n_0\,
      S(0) => \p_neg6_fu_761_p2_carry__1_i_4_n_0\
    );
\p_neg6_fu_761_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(11),
      O => \p_neg6_fu_761_p2_carry__1_i_1_n_0\
    );
\p_neg6_fu_761_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(10),
      O => \p_neg6_fu_761_p2_carry__1_i_2_n_0\
    );
\p_neg6_fu_761_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(9),
      O => \p_neg6_fu_761_p2_carry__1_i_3_n_0\
    );
\p_neg6_fu_761_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(8),
      O => \p_neg6_fu_761_p2_carry__1_i_4_n_0\
    );
\p_neg6_fu_761_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg6_fu_761_p2_carry__1_n_0\,
      CO(3) => \p_neg6_fu_761_p2_carry__2_n_0\,
      CO(2) => \p_neg6_fu_761_p2_carry__2_n_1\,
      CO(1) => \p_neg6_fu_761_p2_carry__2_n_2\,
      CO(0) => \p_neg6_fu_761_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => ap_phi_reg_pp0_iter9_t_V_7_reg_247(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => tmp_41_fu_767_p4(14 downto 11),
      S(3) => \p_neg6_fu_761_p2_carry__2_i_1_n_0\,
      S(2) => \p_neg6_fu_761_p2_carry__2_i_2_n_0\,
      S(1) => \p_neg6_fu_761_p2_carry__2_i_3_n_0\,
      S(0) => \p_neg6_fu_761_p2_carry__2_i_4_n_0\
    );
\p_neg6_fu_761_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(15),
      O => \p_neg6_fu_761_p2_carry__2_i_1_n_0\
    );
\p_neg6_fu_761_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(14),
      O => \p_neg6_fu_761_p2_carry__2_i_2_n_0\
    );
\p_neg6_fu_761_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(13),
      O => \p_neg6_fu_761_p2_carry__2_i_3_n_0\
    );
\p_neg6_fu_761_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(12),
      O => \p_neg6_fu_761_p2_carry__2_i_4_n_0\
    );
p_neg6_fu_761_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(3),
      O => p_neg6_fu_761_p2_carry_i_1_n_0
    );
p_neg6_fu_761_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(2),
      O => p_neg6_fu_761_p2_carry_i_2_n_0
    );
p_neg6_fu_761_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter9_t_V_7_reg_247(1),
      O => p_neg6_fu_761_p2_carry_i_3_n_0
    );
p_neg_fu_514_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_neg_fu_514_p2_carry_n_0,
      CO(2) => p_neg_fu_514_p2_carry_n_1,
      CO(1) => p_neg_fu_514_p2_carry_n_2,
      CO(0) => p_neg_fu_514_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => p_neg_fu_514_p2(3 downto 1),
      O(0) => NLW_p_neg_fu_514_p2_carry_O_UNCONNECTED(0),
      S(3) => p_neg_fu_514_p2_carry_i_1_n_0,
      S(2) => p_neg_fu_514_p2_carry_i_2_n_0,
      S(1) => p_neg_fu_514_p2_carry_i_3_n_0,
      S(0) => \r_V_2_fu_451_p2__0\(0)
    );
\p_neg_fu_514_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_neg_fu_514_p2_carry_n_0,
      CO(3) => \p_neg_fu_514_p2_carry__0_n_0\,
      CO(2) => \p_neg_fu_514_p2_carry__0_n_1\,
      CO(1) => \p_neg_fu_514_p2_carry__0_n_2\,
      CO(0) => \p_neg_fu_514_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_fu_514_p2(7 downto 4),
      S(3) => \p_neg_fu_514_p2_carry__0_i_1_n_0\,
      S(2) => \p_neg_fu_514_p2_carry__0_i_2_n_0\,
      S(1) => \p_neg_fu_514_p2_carry__0_i_3_n_0\,
      S(0) => \p_neg_fu_514_p2_carry__0_i_4_n_0\
    );
\p_neg_fu_514_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(7),
      O => \p_neg_fu_514_p2_carry__0_i_1_n_0\
    );
\p_neg_fu_514_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(6),
      O => \p_neg_fu_514_p2_carry__0_i_2_n_0\
    );
\p_neg_fu_514_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(5),
      O => \p_neg_fu_514_p2_carry__0_i_3_n_0\
    );
\p_neg_fu_514_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(4),
      O => \p_neg_fu_514_p2_carry__0_i_4_n_0\
    );
\p_neg_fu_514_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_fu_514_p2_carry__0_n_0\,
      CO(3) => \p_neg_fu_514_p2_carry__1_n_0\,
      CO(2) => \p_neg_fu_514_p2_carry__1_n_1\,
      CO(1) => \p_neg_fu_514_p2_carry__1_n_2\,
      CO(0) => \p_neg_fu_514_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_fu_514_p2(11 downto 8),
      S(3) => \p_neg_fu_514_p2_carry__1_i_1_n_0\,
      S(2) => \p_neg_fu_514_p2_carry__1_i_2_n_0\,
      S(1) => \p_neg_fu_514_p2_carry__1_i_3_n_0\,
      S(0) => \p_neg_fu_514_p2_carry__1_i_4_n_0\
    );
\p_neg_fu_514_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(11),
      O => \p_neg_fu_514_p2_carry__1_i_1_n_0\
    );
\p_neg_fu_514_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(10),
      O => \p_neg_fu_514_p2_carry__1_i_2_n_0\
    );
\p_neg_fu_514_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(9),
      O => \p_neg_fu_514_p2_carry__1_i_3_n_0\
    );
\p_neg_fu_514_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(8),
      O => \p_neg_fu_514_p2_carry__1_i_4_n_0\
    );
\p_neg_fu_514_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_fu_514_p2_carry__1_n_0\,
      CO(3) => \p_neg_fu_514_p2_carry__2_n_0\,
      CO(2) => \p_neg_fu_514_p2_carry__2_n_1\,
      CO(1) => \p_neg_fu_514_p2_carry__2_n_2\,
      CO(0) => \p_neg_fu_514_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_fu_514_p2(15 downto 12),
      S(3) => \p_neg_fu_514_p2_carry__2_i_1_n_0\,
      S(2) => \p_neg_fu_514_p2_carry__2_i_2_n_0\,
      S(1) => \p_neg_fu_514_p2_carry__2_i_3_n_0\,
      S(0) => \p_neg_fu_514_p2_carry__2_i_4_n_0\
    );
\p_neg_fu_514_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(15),
      O => \p_neg_fu_514_p2_carry__2_i_1_n_0\
    );
\p_neg_fu_514_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(14),
      O => \p_neg_fu_514_p2_carry__2_i_2_n_0\
    );
\p_neg_fu_514_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(13),
      O => \p_neg_fu_514_p2_carry__2_i_3_n_0\
    );
\p_neg_fu_514_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(12),
      O => \p_neg_fu_514_p2_carry__2_i_4_n_0\
    );
\p_neg_fu_514_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg_fu_514_p2_carry__2_n_0\,
      CO(3 downto 0) => \NLW_p_neg_fu_514_p2_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_neg_fu_514_p2_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => p_neg_fu_514_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \p_neg_fu_514_p2_carry__3_i_1_n_3\
    );
\p_neg_fu_514_p2_carry__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_2_fu_451_p2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_p_neg_fu_514_p2_carry__3_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_neg_fu_514_p2_carry__3_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_neg_fu_514_p2_carry__3_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_neg_fu_514_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(3),
      O => p_neg_fu_514_p2_carry_i_1_n_0
    );
p_neg_fu_514_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(2),
      O => p_neg_fu_514_p2_carry_i_2_n_0
    );
p_neg_fu_514_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_2_fu_451_p2(1),
      O => p_neg_fu_514_p2_carry_i_3_n_0
    );
\p_y_M_real_V_read_assign_reg_997[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_5_reg_972(1),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(1),
      O => p_y_M_real_V_read_assign_fu_427_p3(0)
    );
\p_y_M_real_V_read_assign_reg_997[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(10),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(11),
      O => p_y_M_real_V_read_assign_fu_427_p3(10)
    );
\p_y_M_real_V_read_assign_reg_997[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(11),
      O => \p_y_M_real_V_read_assign_reg_997[10]_i_3_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(10),
      O => \p_y_M_real_V_read_assign_reg_997[10]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(9),
      O => \p_y_M_real_V_read_assign_reg_997[10]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(8),
      O => \p_y_M_real_V_read_assign_reg_997[10]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(11),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(12),
      O => p_y_M_real_V_read_assign_fu_427_p3(11)
    );
\p_y_M_real_V_read_assign_reg_997[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(12),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(13),
      O => p_y_M_real_V_read_assign_fu_427_p3(12)
    );
\p_y_M_real_V_read_assign_reg_997[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(13),
      O => \p_y_M_real_V_read_assign_reg_997[12]_i_3_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(12),
      O => \p_y_M_real_V_read_assign_reg_997[12]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(11),
      O => \p_y_M_real_V_read_assign_reg_997[12]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(10),
      O => \p_y_M_real_V_read_assign_reg_997[12]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(13),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(14),
      O => p_y_M_real_V_read_assign_fu_427_p3(13)
    );
\p_y_M_real_V_read_assign_reg_997[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(14),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(15),
      O => p_y_M_real_V_read_assign_fu_427_p3(14)
    );
\p_y_M_real_V_read_assign_reg_997[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(15),
      O => \p_y_M_real_V_read_assign_reg_997[14]_i_3_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(14),
      O => \p_y_M_real_V_read_assign_reg_997[14]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(13),
      O => \p_y_M_real_V_read_assign_reg_997[14]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[14]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(12),
      O => \p_y_M_real_V_read_assign_reg_997[14]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => t_V_2_fu_399_p2(16),
      I1 => p_neg_t_fu_412_p2(15),
      O => p_y_M_real_V_read_assign_fu_427_p3(15)
    );
\p_y_M_real_V_read_assign_reg_997[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(16),
      O => \p_y_M_real_V_read_assign_reg_997[15]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(16),
      O => \p_y_M_real_V_read_assign_reg_997[15]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(15),
      O => \p_y_M_real_V_read_assign_reg_997[15]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(14),
      O => \p_y_M_real_V_read_assign_reg_997[15]_i_7_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(1),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(2),
      O => p_y_M_real_V_read_assign_fu_427_p3(1)
    );
\p_y_M_real_V_read_assign_reg_997[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(2),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(3),
      O => p_y_M_real_V_read_assign_fu_427_p3(2)
    );
\p_y_M_real_V_read_assign_reg_997[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(3),
      O => \p_y_M_real_V_read_assign_reg_997[2]_i_3_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(2),
      O => \p_y_M_real_V_read_assign_reg_997[2]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[2]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(1),
      O => \p_y_M_real_V_read_assign_reg_997[2]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(3),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(4),
      O => p_y_M_real_V_read_assign_fu_427_p3(3)
    );
\p_y_M_real_V_read_assign_reg_997[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(4),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(5),
      O => p_y_M_real_V_read_assign_fu_427_p3(4)
    );
\p_y_M_real_V_read_assign_reg_997[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(1),
      O => \p_y_M_real_V_read_assign_reg_997[4]_i_3_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(5),
      O => \p_y_M_real_V_read_assign_reg_997[4]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(4),
      O => \p_y_M_real_V_read_assign_reg_997[4]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(3),
      O => \p_y_M_real_V_read_assign_reg_997[4]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(2),
      O => \p_y_M_real_V_read_assign_reg_997[4]_i_7_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(5),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(6),
      O => p_y_M_real_V_read_assign_fu_427_p3(5)
    );
\p_y_M_real_V_read_assign_reg_997[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(6),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(7),
      O => p_y_M_real_V_read_assign_fu_427_p3(6)
    );
\p_y_M_real_V_read_assign_reg_997[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(7),
      O => \p_y_M_real_V_read_assign_reg_997[6]_i_3_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(6),
      O => \p_y_M_real_V_read_assign_reg_997[6]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(5),
      O => \p_y_M_real_V_read_assign_reg_997[6]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(4),
      O => \p_y_M_real_V_read_assign_reg_997[6]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(7),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(8),
      O => p_y_M_real_V_read_assign_fu_427_p3(7)
    );
\p_y_M_real_V_read_assign_reg_997[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(8),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(9),
      O => p_y_M_real_V_read_assign_fu_427_p3(8)
    );
\p_y_M_real_V_read_assign_reg_997[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(9),
      O => \p_y_M_real_V_read_assign_reg_997[8]_i_3_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(8),
      O => \p_y_M_real_V_read_assign_reg_997[8]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(7),
      O => \p_y_M_real_V_read_assign_reg_997[8]_i_5_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_5_reg_972(6),
      O => \p_y_M_real_V_read_assign_reg_997[8]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_neg_t_fu_412_p2(9),
      I1 => t_V_2_fu_399_p2(16),
      I2 => t_V_2_fu_399_p2(10),
      O => p_y_M_real_V_read_assign_fu_427_p3(9)
    );
\p_y_M_real_V_read_assign_reg_997_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(0),
      Q => p_y_M_real_V_read_assign_reg_997(0),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(10),
      Q => p_y_M_real_V_read_assign_reg_997(10),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_0\,
      CO(3) => \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_0\,
      CO(2) => \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_1\,
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => t_V_2_fu_399_p2(11 downto 8),
      S(3) => \p_y_M_real_V_read_assign_reg_997[10]_i_3_n_0\,
      S(2) => \p_y_M_real_V_read_assign_reg_997[10]_i_4_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[10]_i_5_n_0\,
      S(0) => \p_y_M_real_V_read_assign_reg_997[10]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(11),
      Q => p_y_M_real_V_read_assign_reg_997(11),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(12),
      Q => p_y_M_real_V_read_assign_reg_997(12),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_0\,
      CO(3) => \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_0\,
      CO(2) => \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_1\,
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_fu_412_p2(12 downto 9),
      S(3) => \p_y_M_real_V_read_assign_reg_997[12]_i_3_n_0\,
      S(2) => \p_y_M_real_V_read_assign_reg_997[12]_i_4_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[12]_i_5_n_0\,
      S(0) => \p_y_M_real_V_read_assign_reg_997[12]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(13),
      Q => p_y_M_real_V_read_assign_reg_997(13),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(14),
      Q => p_y_M_real_V_read_assign_reg_997(14),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_y_M_real_V_read_assign_reg_997_reg[10]_i_2_n_0\,
      CO(3) => \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_0\,
      CO(2) => \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_1\,
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => t_V_2_fu_399_p2(15 downto 12),
      S(3) => \p_y_M_real_V_read_assign_reg_997[14]_i_3_n_0\,
      S(2) => \p_y_M_real_V_read_assign_reg_997[14]_i_4_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[14]_i_5_n_0\,
      S(0) => \p_y_M_real_V_read_assign_reg_997[14]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(15),
      Q => p_y_M_real_V_read_assign_reg_997(15),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_y_M_real_V_read_assign_reg_997_reg[14]_i_2_n_0\,
      CO(3 downto 0) => \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => t_V_2_fu_399_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \p_y_M_real_V_read_assign_reg_997[15]_i_4_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_y_M_real_V_read_assign_reg_997_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_p_y_M_real_V_read_assign_reg_997_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => p_neg_t_fu_412_p2(15 downto 13),
      S(3) => '0',
      S(2) => \p_y_M_real_V_read_assign_reg_997[15]_i_5_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[15]_i_6_n_0\,
      S(0) => \p_y_M_real_V_read_assign_reg_997[15]_i_7_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(1),
      Q => p_y_M_real_V_read_assign_reg_997(1),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(2),
      Q => p_y_M_real_V_read_assign_reg_997(2),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_0\,
      CO(2) => \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_1\,
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => t_V_2_fu_399_p2(3 downto 1),
      O(0) => \NLW_p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \p_y_M_real_V_read_assign_reg_997[2]_i_3_n_0\,
      S(2) => \p_y_M_real_V_read_assign_reg_997[2]_i_4_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[2]_i_5_n_0\,
      S(0) => p_Val2_5_reg_972(0)
    );
\p_y_M_real_V_read_assign_reg_997_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(3),
      Q => p_y_M_real_V_read_assign_reg_997(3),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(4),
      Q => p_y_M_real_V_read_assign_reg_997(4),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_0\,
      CO(2) => \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_1\,
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_3\,
      CYINIT => \p_y_M_real_V_read_assign_reg_997[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_fu_412_p2(4 downto 1),
      S(3) => \p_y_M_real_V_read_assign_reg_997[4]_i_4_n_0\,
      S(2) => \p_y_M_real_V_read_assign_reg_997[4]_i_5_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[4]_i_6_n_0\,
      S(0) => \p_y_M_real_V_read_assign_reg_997[4]_i_7_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(5),
      Q => p_y_M_real_V_read_assign_reg_997(5),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(6),
      Q => p_y_M_real_V_read_assign_reg_997(6),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_y_M_real_V_read_assign_reg_997_reg[2]_i_2_n_0\,
      CO(3) => \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_0\,
      CO(2) => \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_1\,
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => t_V_2_fu_399_p2(7 downto 4),
      S(3) => \p_y_M_real_V_read_assign_reg_997[6]_i_3_n_0\,
      S(2) => \p_y_M_real_V_read_assign_reg_997[6]_i_4_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[6]_i_5_n_0\,
      S(0) => \p_y_M_real_V_read_assign_reg_997[6]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(7),
      Q => p_y_M_real_V_read_assign_reg_997(7),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(8),
      Q => p_y_M_real_V_read_assign_reg_997(8),
      R => '0'
    );
\p_y_M_real_V_read_assign_reg_997_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_y_M_real_V_read_assign_reg_997_reg[4]_i_2_n_0\,
      CO(3) => \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_0\,
      CO(2) => \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_1\,
      CO(1) => \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_2\,
      CO(0) => \p_y_M_real_V_read_assign_reg_997_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_neg_t_fu_412_p2(8 downto 5),
      S(3) => \p_y_M_real_V_read_assign_reg_997[8]_i_3_n_0\,
      S(2) => \p_y_M_real_V_read_assign_reg_997[8]_i_4_n_0\,
      S(1) => \p_y_M_real_V_read_assign_reg_997[8]_i_5_n_0\,
      S(0) => \p_y_M_real_V_read_assign_reg_997[8]_i_6_n_0\
    );
\p_y_M_real_V_read_assign_reg_997_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_y_M_real_V_read_assign_fu_427_p3(9),
      Q => p_y_M_real_V_read_assign_reg_997(9),
      R => '0'
    );
r_V_1_fu_357_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_1_fu_357_p2_carry_n_0,
      CO(2) => r_V_1_fu_357_p2_carry_n_1,
      CO(1) => r_V_1_fu_357_p2_carry_n_2,
      CO(0) => r_V_1_fu_357_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_reg_967(3 downto 0),
      O(3 downto 1) => r_V_1_fu_357_p2(3 downto 1),
      O(0) => \r_V_1_fu_357_p2__0\(0),
      S(3) => r_V_1_fu_357_p2_carry_i_1_n_0,
      S(2) => r_V_1_fu_357_p2_carry_i_2_n_0,
      S(1) => r_V_1_fu_357_p2_carry_i_3_n_0,
      S(0) => r_V_1_fu_357_p2_carry_i_4_n_0
    );
\r_V_1_fu_357_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_1_fu_357_p2_carry_n_0,
      CO(3) => \r_V_1_fu_357_p2_carry__0_n_0\,
      CO(2) => \r_V_1_fu_357_p2_carry__0_n_1\,
      CO(1) => \r_V_1_fu_357_p2_carry__0_n_2\,
      CO(0) => \r_V_1_fu_357_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_reg_967(7 downto 4),
      O(3 downto 0) => r_V_1_fu_357_p2(7 downto 4),
      S(3) => \r_V_1_fu_357_p2_carry__0_i_1_n_0\,
      S(2) => \r_V_1_fu_357_p2_carry__0_i_2_n_0\,
      S(1) => \r_V_1_fu_357_p2_carry__0_i_3_n_0\,
      S(0) => \r_V_1_fu_357_p2_carry__0_i_4_n_0\
    );
\r_V_1_fu_357_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(7),
      I1 => tmp_3_reg_962(7),
      O => \r_V_1_fu_357_p2_carry__0_i_1_n_0\
    );
\r_V_1_fu_357_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(6),
      I1 => tmp_3_reg_962(6),
      O => \r_V_1_fu_357_p2_carry__0_i_2_n_0\
    );
\r_V_1_fu_357_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(5),
      I1 => tmp_3_reg_962(5),
      O => \r_V_1_fu_357_p2_carry__0_i_3_n_0\
    );
\r_V_1_fu_357_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(4),
      I1 => tmp_3_reg_962(4),
      O => \r_V_1_fu_357_p2_carry__0_i_4_n_0\
    );
\r_V_1_fu_357_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_1_fu_357_p2_carry__0_n_0\,
      CO(3) => \r_V_1_fu_357_p2_carry__1_n_0\,
      CO(2) => \r_V_1_fu_357_p2_carry__1_n_1\,
      CO(1) => \r_V_1_fu_357_p2_carry__1_n_2\,
      CO(0) => \r_V_1_fu_357_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_reg_967(11 downto 8),
      O(3 downto 0) => r_V_1_fu_357_p2(11 downto 8),
      S(3) => \r_V_1_fu_357_p2_carry__1_i_1_n_0\,
      S(2) => \r_V_1_fu_357_p2_carry__1_i_2_n_0\,
      S(1) => \r_V_1_fu_357_p2_carry__1_i_3_n_0\,
      S(0) => \r_V_1_fu_357_p2_carry__1_i_4_n_0\
    );
\r_V_1_fu_357_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(11),
      I1 => tmp_3_reg_962(11),
      O => \r_V_1_fu_357_p2_carry__1_i_1_n_0\
    );
\r_V_1_fu_357_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(10),
      I1 => tmp_3_reg_962(10),
      O => \r_V_1_fu_357_p2_carry__1_i_2_n_0\
    );
\r_V_1_fu_357_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(9),
      I1 => tmp_3_reg_962(9),
      O => \r_V_1_fu_357_p2_carry__1_i_3_n_0\
    );
\r_V_1_fu_357_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(8),
      I1 => tmp_3_reg_962(8),
      O => \r_V_1_fu_357_p2_carry__1_i_4_n_0\
    );
\r_V_1_fu_357_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_1_fu_357_p2_carry__1_n_0\,
      CO(3) => \r_V_1_fu_357_p2_carry__2_n_0\,
      CO(2) => \r_V_1_fu_357_p2_carry__2_n_1\,
      CO(1) => \r_V_1_fu_357_p2_carry__2_n_2\,
      CO(0) => \r_V_1_fu_357_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \r_V_1_fu_357_p2_carry__2_i_1_n_0\,
      DI(2 downto 0) => tmp_10_reg_967(14 downto 12),
      O(3 downto 0) => r_V_1_fu_357_p2(15 downto 12),
      S(3) => \r_V_1_fu_357_p2_carry__2_i_2_n_0\,
      S(2) => \r_V_1_fu_357_p2_carry__2_i_3_n_0\,
      S(1) => \r_V_1_fu_357_p2_carry__2_i_4_n_0\,
      S(0) => \r_V_1_fu_357_p2_carry__2_i_5_n_0\
    );
\r_V_1_fu_357_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_962(16),
      O => \r_V_1_fu_357_p2_carry__2_i_1_n_0\
    );
\r_V_1_fu_357_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_reg_962(16),
      I1 => tmp_10_reg_967(15),
      O => \r_V_1_fu_357_p2_carry__2_i_2_n_0\
    );
\r_V_1_fu_357_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(14),
      I1 => tmp_3_reg_962(14),
      O => \r_V_1_fu_357_p2_carry__2_i_3_n_0\
    );
\r_V_1_fu_357_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(13),
      I1 => tmp_3_reg_962(13),
      O => \r_V_1_fu_357_p2_carry__2_i_4_n_0\
    );
\r_V_1_fu_357_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(12),
      I1 => tmp_3_reg_962(12),
      O => \r_V_1_fu_357_p2_carry__2_i_5_n_0\
    );
r_V_1_fu_357_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(3),
      I1 => tmp_3_reg_962(3),
      O => r_V_1_fu_357_p2_carry_i_1_n_0
    );
r_V_1_fu_357_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(2),
      I1 => tmp_3_reg_962(2),
      O => r_V_1_fu_357_p2_carry_i_2_n_0
    );
r_V_1_fu_357_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(1),
      I1 => tmp_3_reg_962(1),
      O => r_V_1_fu_357_p2_carry_i_3_n_0
    );
r_V_1_fu_357_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_967(0),
      I1 => tmp_3_reg_962(0),
      O => r_V_1_fu_357_p2_carry_i_4_n_0
    );
r_V_2_fu_451_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_2_fu_451_p2_carry_n_0,
      CO(2) => r_V_2_fu_451_p2_carry_n_1,
      CO(1) => r_V_2_fu_451_p2_carry_n_2,
      CO(0) => r_V_2_fu_451_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => ap_reg_pp0_iter3_p_Val2_3_reg_942(3 downto 0),
      O(3 downto 1) => r_V_2_fu_451_p2(3 downto 1),
      O(0) => \r_V_2_fu_451_p2__0\(0),
      S(3) => r_V_2_fu_451_p2_carry_i_1_n_0,
      S(2) => r_V_2_fu_451_p2_carry_i_2_n_0,
      S(1) => r_V_2_fu_451_p2_carry_i_3_n_0,
      S(0) => r_V_2_fu_451_p2_carry_i_4_n_0
    );
\r_V_2_fu_451_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_2_fu_451_p2_carry_n_0,
      CO(3) => \r_V_2_fu_451_p2_carry__0_n_0\,
      CO(2) => \r_V_2_fu_451_p2_carry__0_n_1\,
      CO(1) => \r_V_2_fu_451_p2_carry__0_n_2\,
      CO(0) => \r_V_2_fu_451_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter3_p_Val2_3_reg_942(7 downto 4),
      O(3 downto 0) => r_V_2_fu_451_p2(7 downto 4),
      S(3) => \r_V_2_fu_451_p2_carry__0_i_1_n_0\,
      S(2) => \r_V_2_fu_451_p2_carry__0_i_2_n_0\,
      S(1) => \r_V_2_fu_451_p2_carry__0_i_3_n_0\,
      S(0) => \r_V_2_fu_451_p2_carry__0_i_4_n_0\
    );
\r_V_2_fu_451_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(7),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(7),
      O => \r_V_2_fu_451_p2_carry__0_i_1_n_0\
    );
\r_V_2_fu_451_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(6),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(6),
      O => \r_V_2_fu_451_p2_carry__0_i_2_n_0\
    );
\r_V_2_fu_451_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(5),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(5),
      O => \r_V_2_fu_451_p2_carry__0_i_3_n_0\
    );
\r_V_2_fu_451_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(4),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(4),
      O => \r_V_2_fu_451_p2_carry__0_i_4_n_0\
    );
\r_V_2_fu_451_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_2_fu_451_p2_carry__0_n_0\,
      CO(3) => \r_V_2_fu_451_p2_carry__1_n_0\,
      CO(2) => \r_V_2_fu_451_p2_carry__1_n_1\,
      CO(1) => \r_V_2_fu_451_p2_carry__1_n_2\,
      CO(0) => \r_V_2_fu_451_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter3_p_Val2_3_reg_942(11 downto 8),
      O(3 downto 0) => r_V_2_fu_451_p2(11 downto 8),
      S(3) => \r_V_2_fu_451_p2_carry__1_i_1_n_0\,
      S(2) => \r_V_2_fu_451_p2_carry__1_i_2_n_0\,
      S(1) => \r_V_2_fu_451_p2_carry__1_i_3_n_0\,
      S(0) => \r_V_2_fu_451_p2_carry__1_i_4_n_0\
    );
\r_V_2_fu_451_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(11),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(11),
      O => \r_V_2_fu_451_p2_carry__1_i_1_n_0\
    );
\r_V_2_fu_451_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(10),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(10),
      O => \r_V_2_fu_451_p2_carry__1_i_2_n_0\
    );
\r_V_2_fu_451_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(9),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(9),
      O => \r_V_2_fu_451_p2_carry__1_i_3_n_0\
    );
\r_V_2_fu_451_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(8),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(8),
      O => \r_V_2_fu_451_p2_carry__1_i_4_n_0\
    );
\r_V_2_fu_451_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_2_fu_451_p2_carry__1_n_0\,
      CO(3) => \r_V_2_fu_451_p2_carry__2_n_0\,
      CO(2) => \r_V_2_fu_451_p2_carry__2_n_1\,
      CO(1) => \r_V_2_fu_451_p2_carry__2_n_2\,
      CO(0) => \r_V_2_fu_451_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => ap_reg_pp0_iter3_p_Val2_s_reg_928(15),
      DI(2 downto 0) => ap_reg_pp0_iter3_p_Val2_3_reg_942(14 downto 12),
      O(3 downto 0) => r_V_2_fu_451_p2(15 downto 12),
      S(3) => \r_V_2_fu_451_p2_carry__2_i_1_n_0\,
      S(2) => \r_V_2_fu_451_p2_carry__2_i_2_n_0\,
      S(1) => \r_V_2_fu_451_p2_carry__2_i_3_n_0\,
      S(0) => \r_V_2_fu_451_p2_carry__2_i_4_n_0\
    );
\r_V_2_fu_451_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(15),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(15),
      O => \r_V_2_fu_451_p2_carry__2_i_1_n_0\
    );
\r_V_2_fu_451_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(14),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(14),
      O => \r_V_2_fu_451_p2_carry__2_i_2_n_0\
    );
\r_V_2_fu_451_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(13),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(13),
      O => \r_V_2_fu_451_p2_carry__2_i_3_n_0\
    );
\r_V_2_fu_451_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(12),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(12),
      O => \r_V_2_fu_451_p2_carry__2_i_4_n_0\
    );
r_V_2_fu_451_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(3),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(3),
      O => r_V_2_fu_451_p2_carry_i_1_n_0
    );
r_V_2_fu_451_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(2),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(2),
      O => r_V_2_fu_451_p2_carry_i_2_n_0
    );
r_V_2_fu_451_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(1),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(1),
      O => r_V_2_fu_451_p2_carry_i_3_n_0
    );
r_V_2_fu_451_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_3_reg_942(0),
      I1 => ap_reg_pp0_iter3_p_Val2_s_reg_928(0),
      O => r_V_2_fu_451_p2_carry_i_4_n_0
    );
r_V_fu_441_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_fu_441_p2_carry_n_0,
      CO(2) => r_V_fu_441_p2_carry_n_1,
      CO(1) => r_V_fu_441_p2_carry_n_2,
      CO(0) => r_V_fu_441_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter3_p_Val2_s_reg_928(3 downto 0),
      O(3) => r_V_fu_441_p2_carry_n_4,
      O(2) => r_V_fu_441_p2_carry_n_5,
      O(1) => r_V_fu_441_p2_carry_n_6,
      O(0) => r_V_fu_441_p2_carry_n_7,
      S(3) => r_V_fu_441_p2_carry_i_1_n_0,
      S(2) => r_V_fu_441_p2_carry_i_2_n_0,
      S(1) => r_V_fu_441_p2_carry_i_3_n_0,
      S(0) => r_V_fu_441_p2_carry_i_4_n_0
    );
\r_V_fu_441_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_fu_441_p2_carry_n_0,
      CO(3) => \r_V_fu_441_p2_carry__0_n_0\,
      CO(2) => \r_V_fu_441_p2_carry__0_n_1\,
      CO(1) => \r_V_fu_441_p2_carry__0_n_2\,
      CO(0) => \r_V_fu_441_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter3_p_Val2_s_reg_928(7 downto 4),
      O(3) => \r_V_fu_441_p2_carry__0_n_4\,
      O(2) => \r_V_fu_441_p2_carry__0_n_5\,
      O(1) => \r_V_fu_441_p2_carry__0_n_6\,
      O(0) => \r_V_fu_441_p2_carry__0_n_7\,
      S(3) => \r_V_fu_441_p2_carry__0_i_1_n_0\,
      S(2) => \r_V_fu_441_p2_carry__0_i_2_n_0\,
      S(1) => \r_V_fu_441_p2_carry__0_i_3_n_0\,
      S(0) => \r_V_fu_441_p2_carry__0_i_4_n_0\
    );
\r_V_fu_441_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(7),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(7),
      O => \r_V_fu_441_p2_carry__0_i_1_n_0\
    );
\r_V_fu_441_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(6),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(6),
      O => \r_V_fu_441_p2_carry__0_i_2_n_0\
    );
\r_V_fu_441_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(5),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(5),
      O => \r_V_fu_441_p2_carry__0_i_3_n_0\
    );
\r_V_fu_441_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(4),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(4),
      O => \r_V_fu_441_p2_carry__0_i_4_n_0\
    );
\r_V_fu_441_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_fu_441_p2_carry__0_n_0\,
      CO(3) => \r_V_fu_441_p2_carry__1_n_0\,
      CO(2) => \r_V_fu_441_p2_carry__1_n_1\,
      CO(1) => \r_V_fu_441_p2_carry__1_n_2\,
      CO(0) => \r_V_fu_441_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp0_iter3_p_Val2_s_reg_928(11 downto 8),
      O(3) => \r_V_fu_441_p2_carry__1_n_4\,
      O(2) => \r_V_fu_441_p2_carry__1_n_5\,
      O(1) => \r_V_fu_441_p2_carry__1_n_6\,
      O(0) => \r_V_fu_441_p2_carry__1_n_7\,
      S(3) => \r_V_fu_441_p2_carry__1_i_1_n_0\,
      S(2) => \r_V_fu_441_p2_carry__1_i_2_n_0\,
      S(1) => \r_V_fu_441_p2_carry__1_i_3_n_0\,
      S(0) => \r_V_fu_441_p2_carry__1_i_4_n_0\
    );
\r_V_fu_441_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(11),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(11),
      O => \r_V_fu_441_p2_carry__1_i_1_n_0\
    );
\r_V_fu_441_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(10),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(10),
      O => \r_V_fu_441_p2_carry__1_i_2_n_0\
    );
\r_V_fu_441_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(9),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(9),
      O => \r_V_fu_441_p2_carry__1_i_3_n_0\
    );
\r_V_fu_441_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(8),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(8),
      O => \r_V_fu_441_p2_carry__1_i_4_n_0\
    );
\r_V_fu_441_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_fu_441_p2_carry__1_n_0\,
      CO(3) => \r_V_fu_441_p2_carry__2_n_0\,
      CO(2) => \r_V_fu_441_p2_carry__2_n_1\,
      CO(1) => \r_V_fu_441_p2_carry__2_n_2\,
      CO(0) => \r_V_fu_441_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \r_V_fu_441_p2_carry__2_i_1_n_0\,
      DI(2 downto 0) => ap_reg_pp0_iter3_p_Val2_s_reg_928(14 downto 12),
      O(3) => \r_V_fu_441_p2_carry__2_n_4\,
      O(2) => \r_V_fu_441_p2_carry__2_n_5\,
      O(1) => \r_V_fu_441_p2_carry__2_n_6\,
      O(0) => \r_V_fu_441_p2_carry__2_n_7\,
      S(3) => \r_V_fu_441_p2_carry__2_i_2_n_0\,
      S(2) => \r_V_fu_441_p2_carry__2_i_3_n_0\,
      S(1) => \r_V_fu_441_p2_carry__2_i_4_n_0\,
      S(0) => \r_V_fu_441_p2_carry__2_i_5_n_0\
    );
\r_V_fu_441_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(15),
      O => \r_V_fu_441_p2_carry__2_i_1_n_0\
    );
\r_V_fu_441_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(15),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(15),
      O => \r_V_fu_441_p2_carry__2_i_2_n_0\
    );
\r_V_fu_441_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(14),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(14),
      O => \r_V_fu_441_p2_carry__2_i_3_n_0\
    );
\r_V_fu_441_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(13),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(13),
      O => \r_V_fu_441_p2_carry__2_i_4_n_0\
    );
\r_V_fu_441_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(12),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(12),
      O => \r_V_fu_441_p2_carry__2_i_5_n_0\
    );
r_V_fu_441_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(3),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(3),
      O => r_V_fu_441_p2_carry_i_1_n_0
    );
r_V_fu_441_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(2),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(2),
      O => r_V_fu_441_p2_carry_i_2_n_0
    );
r_V_fu_441_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(1),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(1),
      O => r_V_fu_441_p2_carry_i_3_n_0
    );
r_V_fu_441_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp0_iter3_p_Val2_s_reg_928(0),
      I1 => ap_reg_pp0_iter3_p_Val2_3_reg_942(0),
      O => r_V_fu_441_p2_carry_i_4_n_0
    );
ram_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_40_reg_1175,
      I1 => tmp_44_reg_1185(15),
      O => ram_reg_9(15)
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(6),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(6),
      O => ram_reg_9(6)
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(0),
      I1 => \newIndex_reg_193_reg[7]\(0),
      I2 => iptr_1,
      O => ram_reg_1(0)
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(0),
      I1 => \newIndex_reg_193_reg[7]\(0),
      I2 => iptr,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_10__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg\(0),
      I1 => ap_reg_pp0_iter9_tmp_32_reg_923(1),
      O => ram_reg_6(0)
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_34_reg_1160,
      I1 => tmp_38_reg_1170(15),
      O => DIADI(15)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(5),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(5),
      O => ram_reg_9(5)
    );
ram_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_34_reg_1160,
      I1 => tmp_38_reg_1170(14),
      O => DIADI(14)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(4),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(4),
      O => ram_reg_9(4)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(13),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(13),
      O => DIADI(13)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(3),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(3),
      O => ram_reg_9(3)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(12),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(12),
      O => DIADI(12)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(2),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(2),
      O => ram_reg_9(2)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(11),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(11),
      O => DIADI(11)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(1),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(1),
      O => ram_reg_9(1)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(10),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(10),
      O => DIADI(10)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(0),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(0),
      O => ram_reg_9(0)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(9),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(9),
      O => DIADI(9)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(8),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(8),
      O => DIADI(8)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(7),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(7),
      O => DIADI(7)
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^p_reg_reg\,
      I1 => \^p_reg_reg_0\,
      I2 => real_spectrum_lo_V_M_imag_V_full_n,
      I3 => real_spectrum_lo_V_M_real_V_full_n,
      O => ram_reg_7
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_40_reg_1175,
      I1 => tmp_44_reg_1185(14),
      O => ram_reg_9(14)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(6),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(6),
      O => DIADI(6)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(5),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(5),
      O => DIADI(5)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(4),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(4),
      O => DIADI(4)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(3),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(3),
      O => DIADI(3)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(2),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(2),
      O => DIADI(2)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(1),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(1),
      O => DIADI(1)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_38_reg_1170(0),
      I1 => tmp_34_reg_1160,
      I2 => tmp_36_reg_1165(0),
      O => DIADI(0)
    );
\ram_reg_i_27__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => real_spectrum_lo_V_M_real_V_full_n,
      I1 => real_spectrum_lo_V_M_imag_V_full_n,
      I2 => \^p_reg_reg_0\,
      I3 => \^p_reg_reg\,
      O => WEA(0)
    );
ram_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => real_spectrum_lo_V_M_real_V_full_n,
      I1 => real_spectrum_lo_V_M_imag_V_full_n,
      I2 => \^p_reg_reg_0\,
      I3 => \^p_reg_reg\,
      O => \^ap_block_pp0_stage0_subdone16_out__1\
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_reg_pp0_iter9_tmp_32_reg_923(4),
      I1 => ap_reg_pp0_iter9_tmp_32_reg_923(2),
      I2 => \^ram_reg\(0),
      I3 => ap_reg_pp0_iter9_tmp_32_reg_923(1),
      I4 => ap_reg_pp0_iter9_tmp_32_reg_923(3),
      I5 => ap_reg_pp0_iter9_tmp_32_reg_923(5),
      O => \ram_reg_i_28__0_n_0\
    );
ram_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(4),
      I1 => \^tmp_32_reg_923_reg[7]_0\(2),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(1),
      I4 => \^tmp_32_reg_923_reg[7]_0\(3),
      I5 => \^tmp_32_reg_923_reg[7]_0\(5),
      O => ram_reg_i_29_n_0
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F000000000000"
    )
        port map (
      I0 => real_spectrum_lo_V_M_real_V_full_n,
      I1 => real_spectrum_lo_V_M_imag_V_full_n,
      I2 => \^p_reg_reg_0\,
      I3 => \^p_reg_reg\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0,
      O => \^loop_realfft_be_descramble_proc87_u0_descramble_buf_0_m_imag_v_ce0\
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(13),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(13),
      O => ram_reg_9(13)
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(5),
      I1 => \^tmp_32_reg_923_reg[7]_0\(3),
      I2 => ram_reg_i_33_n_0,
      I3 => \^tmp_32_reg_923_reg[7]_0\(2),
      I4 => \^tmp_32_reg_923_reg[7]_0\(4),
      I5 => \^tmp_32_reg_923_reg[7]_0\(6),
      O => \^ram_reg_5\
    );
ram_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(4),
      I1 => \^tmp_32_reg_923_reg[7]_0\(2),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(1),
      I4 => \^tmp_32_reg_923_reg[7]_0\(3),
      I5 => \^tmp_32_reg_923_reg[7]_0\(5),
      O => \^ram_reg_4\
    );
ram_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(3),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(2),
      I4 => \^tmp_32_reg_923_reg[7]_0\(4),
      O => \^ram_reg_3\
    );
ram_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(0),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      O => ram_reg_i_33_n_0
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F0000"
    )
        port map (
      I0 => real_spectrum_lo_V_M_real_V_full_n,
      I1 => real_spectrum_lo_V_M_imag_V_full_n,
      I2 => \^p_reg_reg_0\,
      I3 => \^p_reg_reg\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => exitcond1301_i_reg_880,
      O => ram_reg_8
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4B4BFF00"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(6),
      I1 => ram_reg_i_29_n_0,
      I2 => \^tmp_32_reg_923_reg[7]_0\(7),
      I3 => \newIndex_reg_193_reg[7]\(7),
      I4 => iptr,
      O => ADDRARDADDR(7)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004B4B"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(6),
      I1 => ram_reg_i_29_n_0,
      I2 => \^tmp_32_reg_923_reg[7]_0\(7),
      I3 => \newIndex_reg_193_reg[7]\(7),
      I4 => iptr,
      O => ram_reg_0(3)
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4B4BFF00"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(6),
      I1 => ram_reg_i_29_n_0,
      I2 => \^tmp_32_reg_923_reg[7]_0\(7),
      I3 => \newIndex_reg_193_reg[7]\(7),
      I4 => iptr_1,
      O => ram_reg_1(7)
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004B4B"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(6),
      I1 => ram_reg_i_29_n_0,
      I2 => \^tmp_32_reg_923_reg[7]_0\(7),
      I3 => \newIndex_reg_193_reg[7]\(7),
      I4 => iptr_1,
      O => ram_reg_2(3)
    );
ram_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(12),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(12),
      O => ram_reg_9(12)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \newIndex_reg_193_reg[7]\(6),
      I2 => iptr_1,
      O => ram_reg_1(6)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \newIndex_reg_193_reg[7]\(6),
      I2 => iptr,
      O => ADDRARDADDR(6)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => ap_reg_pp0_iter9_tmp_32_reg_923(6),
      I1 => \ram_reg_i_28__0_n_0\,
      I2 => ap_reg_pp0_iter9_tmp_32_reg_923(7),
      O => ram_reg_6(6)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(11),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(11),
      O => ram_reg_9(11)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \newIndex_reg_193_reg[7]\(5),
      I2 => iptr_1,
      O => ram_reg_1(5)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \newIndex_reg_193_reg[7]\(5),
      I2 => iptr,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ram_reg_i_28__0_n_0\,
      I1 => ap_reg_pp0_iter9_tmp_32_reg_923(6),
      O => ram_reg_6(5)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(10),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(10),
      O => ram_reg_9(10)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \newIndex_reg_193_reg[7]\(4),
      I2 => iptr_1,
      O => ram_reg_1(4)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \newIndex_reg_193_reg[7]\(4),
      I2 => iptr,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => ap_reg_pp0_iter9_tmp_32_reg_923(4),
      I1 => ap_reg_pp0_iter9_tmp_32_reg_923(2),
      I2 => \^ram_reg\(0),
      I3 => ap_reg_pp0_iter9_tmp_32_reg_923(1),
      I4 => ap_reg_pp0_iter9_tmp_32_reg_923(3),
      I5 => ap_reg_pp0_iter9_tmp_32_reg_923(5),
      O => ram_reg_6(4)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(9),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(9),
      O => ram_reg_9(9)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0003FFFC"
    )
        port map (
      I0 => \newIndex_reg_193_reg[7]\(3),
      I1 => \^tmp_32_reg_923_reg[7]_0\(2),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(1),
      I4 => \^tmp_32_reg_923_reg[7]_0\(3),
      I5 => iptr_1,
      O => ram_reg_2(2)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE01FEFFFF0000"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(2),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \^tmp_32_reg_923_reg[7]_0\(1),
      I3 => \^tmp_32_reg_923_reg[7]_0\(3),
      I4 => \newIndex_reg_193_reg[7]\(3),
      I5 => iptr_1,
      O => ram_reg_1(3)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0003FFFC"
    )
        port map (
      I0 => \newIndex_reg_193_reg[7]\(3),
      I1 => \^tmp_32_reg_923_reg[7]_0\(2),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(1),
      I4 => \^tmp_32_reg_923_reg[7]_0\(3),
      I5 => iptr,
      O => ram_reg_0(2)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE01FEFFFF0000"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(2),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \^tmp_32_reg_923_reg[7]_0\(1),
      I3 => \^tmp_32_reg_923_reg[7]_0\(3),
      I4 => \newIndex_reg_193_reg[7]\(3),
      I5 => iptr,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => ap_reg_pp0_iter9_tmp_32_reg_923(3),
      I1 => ap_reg_pp0_iter9_tmp_32_reg_923(1),
      I2 => \^ram_reg\(0),
      I3 => ap_reg_pp0_iter9_tmp_32_reg_923(2),
      I4 => ap_reg_pp0_iter9_tmp_32_reg_923(4),
      O => ram_reg_6(3)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(8),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(8),
      O => ram_reg_9(8)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA03FC"
    )
        port map (
      I0 => \newIndex_reg_193_reg[7]\(2),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(2),
      I4 => iptr_1,
      O => ram_reg_2(1)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E1EFF00"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \^tmp_32_reg_923_reg[7]_0\(2),
      I3 => \newIndex_reg_193_reg[7]\(2),
      I4 => iptr_1,
      O => ram_reg_1(2)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA03FC"
    )
        port map (
      I0 => \newIndex_reg_193_reg[7]\(2),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => \^tmp_32_reg_923_reg[7]_0\(2),
      I4 => iptr,
      O => ram_reg_0(1)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E1EFF00"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \^tmp_32_reg_923_reg[7]_0\(2),
      I3 => \newIndex_reg_193_reg[7]\(2),
      I4 => iptr,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => ap_reg_pp0_iter9_tmp_32_reg_923(2),
      I1 => \^ram_reg\(0),
      I2 => ap_reg_pp0_iter9_tmp_32_reg_923(1),
      I3 => ap_reg_pp0_iter9_tmp_32_reg_923(3),
      O => ram_reg_6(2)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_44_reg_1185(7),
      I1 => tmp_40_reg_1175,
      I2 => tmp_42_reg_1180(7),
      O => ram_reg_9(7)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \newIndex_reg_193_reg[7]\(1),
      I3 => iptr,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => \newIndex_reg_193_reg[7]\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => iptr,
      O => ram_reg_0(0)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(0),
      I2 => \newIndex_reg_193_reg[7]\(1),
      I3 => iptr_1,
      O => ram_reg_1(1)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => \newIndex_reg_193_reg[7]\(1),
      I1 => \^tmp_32_reg_923_reg[7]_0\(1),
      I2 => \^tmp_32_reg_923_reg[7]_0\(0),
      I3 => iptr_1,
      O => ram_reg_2(0)
    );
\ram_reg_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ap_reg_pp0_iter9_tmp_32_reg_923(1),
      I1 => \^ram_reg\(0),
      I2 => ap_reg_pp0_iter9_tmp_32_reg_923(2),
      O => ram_reg_6(1)
    );
start_once_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => empty_n_reg,
      I1 => \^q\(1),
      I2 => \^start_once_reg\,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_inv\
    );
\tmp_10_reg_967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(0),
      Q => tmp_10_reg_967(0),
      R => '0'
    );
\tmp_10_reg_967_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(10),
      Q => tmp_10_reg_967(10),
      R => '0'
    );
\tmp_10_reg_967_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(11),
      Q => tmp_10_reg_967(11),
      R => '0'
    );
\tmp_10_reg_967_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(12),
      Q => tmp_10_reg_967(12),
      R => '0'
    );
\tmp_10_reg_967_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(13),
      Q => tmp_10_reg_967(13),
      R => '0'
    );
\tmp_10_reg_967_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(14),
      Q => tmp_10_reg_967(14),
      R => '0'
    );
\tmp_10_reg_967_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(15),
      Q => tmp_10_reg_967(15),
      R => '0'
    );
\tmp_10_reg_967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(1),
      Q => tmp_10_reg_967(1),
      R => '0'
    );
\tmp_10_reg_967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(2),
      Q => tmp_10_reg_967(2),
      R => '0'
    );
\tmp_10_reg_967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(3),
      Q => tmp_10_reg_967(3),
      R => '0'
    );
\tmp_10_reg_967_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(4),
      Q => tmp_10_reg_967(4),
      R => '0'
    );
\tmp_10_reg_967_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(5),
      Q => tmp_10_reg_967(5),
      R => '0'
    );
\tmp_10_reg_967_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(6),
      Q => tmp_10_reg_967(6),
      R => '0'
    );
\tmp_10_reg_967_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(7),
      Q => tmp_10_reg_967(7),
      R => '0'
    );
\tmp_10_reg_967_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(8),
      Q => tmp_10_reg_967(8),
      R => '0'
    );
\tmp_10_reg_967_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => DOBDO(9),
      Q => tmp_10_reg_967(9),
      R => '0'
    );
\tmp_12_reg_987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(1),
      Q => tmp_12_reg_987(0),
      R => '0'
    );
\tmp_12_reg_987_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(11),
      Q => tmp_12_reg_987(10),
      R => '0'
    );
\tmp_12_reg_987_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(12),
      Q => tmp_12_reg_987(11),
      R => '0'
    );
\tmp_12_reg_987_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(13),
      Q => tmp_12_reg_987(12),
      R => '0'
    );
\tmp_12_reg_987_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(14),
      Q => tmp_12_reg_987(13),
      R => '0'
    );
\tmp_12_reg_987_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(15),
      Q => tmp_12_reg_987(14),
      R => '0'
    );
\tmp_12_reg_987_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(16),
      Q => tmp_12_reg_987(15),
      R => '0'
    );
\tmp_12_reg_987_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(2),
      Q => tmp_12_reg_987(1),
      R => '0'
    );
\tmp_12_reg_987_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(3),
      Q => tmp_12_reg_987(2),
      R => '0'
    );
\tmp_12_reg_987_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(4),
      Q => tmp_12_reg_987(3),
      R => '0'
    );
\tmp_12_reg_987_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(5),
      Q => tmp_12_reg_987(4),
      R => '0'
    );
\tmp_12_reg_987_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(6),
      Q => tmp_12_reg_987(5),
      R => '0'
    );
\tmp_12_reg_987_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(7),
      Q => tmp_12_reg_987(6),
      R => '0'
    );
\tmp_12_reg_987_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(8),
      Q => tmp_12_reg_987(7),
      R => '0'
    );
\tmp_12_reg_987_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(9),
      Q => tmp_12_reg_987(8),
      R => '0'
    );
\tmp_12_reg_987_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => p_neg2_fu_373_p2(10),
      Q => tmp_12_reg_987(9),
      R => '0'
    );
\tmp_13_reg_992[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101110111011"
    )
        port map (
      I0 => ap_reg_pp0_iter2_exitcond1301_i_reg_880,
      I1 => ap_reg_pp0_iter2_tmp_2_reg_899,
      I2 => \^p_reg_reg\,
      I3 => \^p_reg_reg_0\,
      I4 => real_spectrum_lo_V_M_imag_V_full_n,
      I5 => real_spectrum_lo_V_M_real_V_full_n,
      O => \tmp_13_reg_992[14]_i_1_n_0\
    );
\tmp_13_reg_992[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_neg2_fu_373_p2_carry__3_i_1_n_3\,
      O => r_V_1_fu_357_p2(16)
    );
\tmp_13_reg_992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(1),
      Q => tmp_13_reg_992(0),
      R => '0'
    );
\tmp_13_reg_992_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(11),
      Q => tmp_13_reg_992(10),
      R => '0'
    );
\tmp_13_reg_992_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(12),
      Q => tmp_13_reg_992(11),
      R => '0'
    );
\tmp_13_reg_992_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(13),
      Q => tmp_13_reg_992(12),
      R => '0'
    );
\tmp_13_reg_992_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(14),
      Q => tmp_13_reg_992(13),
      R => '0'
    );
\tmp_13_reg_992_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(15),
      Q => tmp_13_reg_992(14),
      R => '0'
    );
\tmp_13_reg_992_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(16),
      Q => tmp_13_reg_992(15),
      R => '0'
    );
\tmp_13_reg_992_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(2),
      Q => tmp_13_reg_992(1),
      R => '0'
    );
\tmp_13_reg_992_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(3),
      Q => tmp_13_reg_992(2),
      R => '0'
    );
\tmp_13_reg_992_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(4),
      Q => tmp_13_reg_992(3),
      R => '0'
    );
\tmp_13_reg_992_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(5),
      Q => tmp_13_reg_992(4),
      R => '0'
    );
\tmp_13_reg_992_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(6),
      Q => tmp_13_reg_992(5),
      R => '0'
    );
\tmp_13_reg_992_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(7),
      Q => tmp_13_reg_992(6),
      R => '0'
    );
\tmp_13_reg_992_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(8),
      Q => tmp_13_reg_992(7),
      R => '0'
    );
\tmp_13_reg_992_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(9),
      Q => tmp_13_reg_992(8),
      R => '0'
    );
\tmp_13_reg_992_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_13_reg_992[14]_i_1_n_0\,
      D => r_V_1_fu_357_p2(10),
      Q => tmp_13_reg_992(9),
      R => '0'
    );
\tmp_19_reg_1028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(1),
      Q => tmp_19_reg_1028(0),
      R => '0'
    );
\tmp_19_reg_1028_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(11),
      Q => tmp_19_reg_1028(10),
      R => '0'
    );
\tmp_19_reg_1028_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(12),
      Q => tmp_19_reg_1028(11),
      R => '0'
    );
\tmp_19_reg_1028_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(13),
      Q => tmp_19_reg_1028(12),
      R => '0'
    );
\tmp_19_reg_1028_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(14),
      Q => tmp_19_reg_1028(13),
      R => '0'
    );
\tmp_19_reg_1028_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(15),
      Q => tmp_19_reg_1028(14),
      R => '0'
    );
\tmp_19_reg_1028_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(16),
      Q => tmp_19_reg_1028(15),
      R => '0'
    );
\tmp_19_reg_1028_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(2),
      Q => tmp_19_reg_1028(1),
      R => '0'
    );
\tmp_19_reg_1028_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(3),
      Q => tmp_19_reg_1028(2),
      R => '0'
    );
\tmp_19_reg_1028_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(4),
      Q => tmp_19_reg_1028(3),
      R => '0'
    );
\tmp_19_reg_1028_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(5),
      Q => tmp_19_reg_1028(4),
      R => '0'
    );
\tmp_19_reg_1028_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(6),
      Q => tmp_19_reg_1028(5),
      R => '0'
    );
\tmp_19_reg_1028_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(7),
      Q => tmp_19_reg_1028(6),
      R => '0'
    );
\tmp_19_reg_1028_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(8),
      Q => tmp_19_reg_1028(7),
      R => '0'
    );
\tmp_19_reg_1028_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(9),
      Q => tmp_19_reg_1028(8),
      R => '0'
    );
\tmp_19_reg_1028_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg_fu_514_p2(10),
      Q => tmp_19_reg_1028(9),
      R => '0'
    );
\tmp_20_reg_1033[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_neg_fu_514_p2_carry__3_i_1_n_3\,
      O => r_V_2_fu_451_p2(16)
    );
\tmp_20_reg_1033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(1),
      Q => tmp_20_reg_1033(0),
      R => '0'
    );
\tmp_20_reg_1033_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(11),
      Q => tmp_20_reg_1033(10),
      R => '0'
    );
\tmp_20_reg_1033_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(12),
      Q => tmp_20_reg_1033(11),
      R => '0'
    );
\tmp_20_reg_1033_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(13),
      Q => tmp_20_reg_1033(12),
      R => '0'
    );
\tmp_20_reg_1033_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(14),
      Q => tmp_20_reg_1033(13),
      R => '0'
    );
\tmp_20_reg_1033_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(15),
      Q => tmp_20_reg_1033(14),
      R => '0'
    );
\tmp_20_reg_1033_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(16),
      Q => tmp_20_reg_1033(15),
      R => '0'
    );
\tmp_20_reg_1033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(2),
      Q => tmp_20_reg_1033(1),
      R => '0'
    );
\tmp_20_reg_1033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(3),
      Q => tmp_20_reg_1033(2),
      R => '0'
    );
\tmp_20_reg_1033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(4),
      Q => tmp_20_reg_1033(3),
      R => '0'
    );
\tmp_20_reg_1033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(5),
      Q => tmp_20_reg_1033(4),
      R => '0'
    );
\tmp_20_reg_1033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(6),
      Q => tmp_20_reg_1033(5),
      R => '0'
    );
\tmp_20_reg_1033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(7),
      Q => tmp_20_reg_1033(6),
      R => '0'
    );
\tmp_20_reg_1033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(8),
      Q => tmp_20_reg_1033(7),
      R => '0'
    );
\tmp_20_reg_1033_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(9),
      Q => tmp_20_reg_1033(8),
      R => '0'
    );
\tmp_20_reg_1033_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_2_fu_451_p2(10),
      Q => tmp_20_reg_1033(9),
      R => '0'
    );
\tmp_22_reg_1130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(15),
      Q => tmp_22_reg_1130,
      R => '0'
    );
\tmp_24_reg_1135[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55454545"
    )
        port map (
      I0 => ap_reg_pp0_iter8_exitcond1301_i_reg_880,
      I1 => \^p_reg_reg\,
      I2 => \^p_reg_reg_0\,
      I3 => real_spectrum_lo_V_M_imag_V_full_n,
      I4 => real_spectrum_lo_V_M_real_V_full_n,
      O => \tmp_24_reg_1135[13]_i_1_n_0\
    );
\tmp_24_reg_1135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(1),
      Q => tmp_24_reg_1135(0),
      R => '0'
    );
\tmp_24_reg_1135_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(11),
      Q => tmp_24_reg_1135(10),
      R => '0'
    );
\tmp_24_reg_1135_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(12),
      Q => tmp_24_reg_1135(11),
      R => '0'
    );
\tmp_24_reg_1135_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(13),
      Q => tmp_24_reg_1135(12),
      R => '0'
    );
\tmp_24_reg_1135_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(14),
      Q => tmp_24_reg_1135(13),
      R => '0'
    );
\tmp_24_reg_1135_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(2),
      Q => tmp_24_reg_1135(1),
      R => '0'
    );
\tmp_24_reg_1135_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(3),
      Q => tmp_24_reg_1135(2),
      R => '0'
    );
\tmp_24_reg_1135_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(4),
      Q => tmp_24_reg_1135(3),
      R => '0'
    );
\tmp_24_reg_1135_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(5),
      Q => tmp_24_reg_1135(4),
      R => '0'
    );
\tmp_24_reg_1135_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(6),
      Q => tmp_24_reg_1135(5),
      R => '0'
    );
\tmp_24_reg_1135_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(7),
      Q => tmp_24_reg_1135(6),
      R => '0'
    );
\tmp_24_reg_1135_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(8),
      Q => tmp_24_reg_1135(7),
      R => '0'
    );
\tmp_24_reg_1135_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(9),
      Q => tmp_24_reg_1135(8),
      R => '0'
    );
\tmp_24_reg_1135_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_4_reg_274(10),
      Q => tmp_24_reg_1135(9),
      R => '0'
    );
tmp_26_fu_667_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_26_fu_667_p2_carry_n_0,
      CO(2) => tmp_26_fu_667_p2_carry_n_1,
      CO(1) => tmp_26_fu_667_p2_carry_n_2,
      CO(0) => tmp_26_fu_667_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => tmp_26_fu_667_p2_carry_n_4,
      O(2) => tmp_26_fu_667_p2_carry_n_5,
      O(1) => tmp_26_fu_667_p2_carry_n_6,
      O(0) => tmp_26_fu_667_p2_carry_n_7,
      S(3) => tmp_26_fu_667_p2_carry_i_1_n_0,
      S(2) => tmp_26_fu_667_p2_carry_i_2_n_0,
      S(1) => tmp_26_fu_667_p2_carry_i_3_n_0,
      S(0) => tmp_23_fu_647_p4(0)
    );
\tmp_26_fu_667_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_26_fu_667_p2_carry_n_0,
      CO(3) => \tmp_26_fu_667_p2_carry__0_n_0\,
      CO(2) => \tmp_26_fu_667_p2_carry__0_n_1\,
      CO(1) => \tmp_26_fu_667_p2_carry__0_n_2\,
      CO(0) => \tmp_26_fu_667_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_26_fu_667_p2_carry__0_n_4\,
      O(2) => \tmp_26_fu_667_p2_carry__0_n_5\,
      O(1) => \tmp_26_fu_667_p2_carry__0_n_6\,
      O(0) => \tmp_26_fu_667_p2_carry__0_n_7\,
      S(3) => \tmp_26_fu_667_p2_carry__0_i_1_n_0\,
      S(2) => \tmp_26_fu_667_p2_carry__0_i_2_n_0\,
      S(1) => \tmp_26_fu_667_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_26_fu_667_p2_carry__0_i_4_n_0\
    );
\tmp_26_fu_667_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(7),
      O => \tmp_26_fu_667_p2_carry__0_i_1_n_0\
    );
\tmp_26_fu_667_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(6),
      O => \tmp_26_fu_667_p2_carry__0_i_2_n_0\
    );
\tmp_26_fu_667_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(5),
      O => \tmp_26_fu_667_p2_carry__0_i_3_n_0\
    );
\tmp_26_fu_667_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(4),
      O => \tmp_26_fu_667_p2_carry__0_i_4_n_0\
    );
\tmp_26_fu_667_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_fu_667_p2_carry__0_n_0\,
      CO(3) => \tmp_26_fu_667_p2_carry__1_n_0\,
      CO(2) => \tmp_26_fu_667_p2_carry__1_n_1\,
      CO(1) => \tmp_26_fu_667_p2_carry__1_n_2\,
      CO(0) => \tmp_26_fu_667_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_26_fu_667_p2_carry__1_n_4\,
      O(2) => \tmp_26_fu_667_p2_carry__1_n_5\,
      O(1) => \tmp_26_fu_667_p2_carry__1_n_6\,
      O(0) => \tmp_26_fu_667_p2_carry__1_n_7\,
      S(3) => \tmp_26_fu_667_p2_carry__1_i_1_n_0\,
      S(2) => \tmp_26_fu_667_p2_carry__1_i_2_n_0\,
      S(1) => \tmp_26_fu_667_p2_carry__1_i_3_n_0\,
      S(0) => \tmp_26_fu_667_p2_carry__1_i_4_n_0\
    );
\tmp_26_fu_667_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(11),
      O => \tmp_26_fu_667_p2_carry__1_i_1_n_0\
    );
\tmp_26_fu_667_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(10),
      O => \tmp_26_fu_667_p2_carry__1_i_2_n_0\
    );
\tmp_26_fu_667_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(9),
      O => \tmp_26_fu_667_p2_carry__1_i_3_n_0\
    );
\tmp_26_fu_667_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(8),
      O => \tmp_26_fu_667_p2_carry__1_i_4_n_0\
    );
\tmp_26_fu_667_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_26_fu_667_p2_carry__1_n_0\,
      CO(3) => \NLW_tmp_26_fu_667_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_26_fu_667_p2_carry__2_n_1\,
      CO(1) => \tmp_26_fu_667_p2_carry__2_n_2\,
      CO(0) => \tmp_26_fu_667_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_26_fu_667_p2_carry__2_n_4\,
      O(2) => \tmp_26_fu_667_p2_carry__2_n_5\,
      O(1) => \tmp_26_fu_667_p2_carry__2_n_6\,
      O(0) => \tmp_26_fu_667_p2_carry__2_n_7\,
      S(3) => \tmp_26_fu_667_p2_carry__2_i_1_n_3\,
      S(2) => \tmp_26_fu_667_p2_carry__2_i_2_n_0\,
      S(1) => \tmp_26_fu_667_p2_carry__2_i_3_n_0\,
      S(0) => \tmp_26_fu_667_p2_carry__2_i_4_n_0\
    );
\tmp_26_fu_667_p2_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg3_fu_641_p2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_tmp_26_fu_667_p2_carry__2_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_26_fu_667_p2_carry__2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_26_fu_667_p2_carry__2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_26_fu_667_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(14),
      O => \tmp_26_fu_667_p2_carry__2_i_2_n_0\
    );
\tmp_26_fu_667_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(13),
      O => \tmp_26_fu_667_p2_carry__2_i_3_n_0\
    );
\tmp_26_fu_667_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(12),
      O => \tmp_26_fu_667_p2_carry__2_i_4_n_0\
    );
tmp_26_fu_667_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(3),
      O => tmp_26_fu_667_p2_carry_i_1_n_0
    );
tmp_26_fu_667_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(2),
      O => tmp_26_fu_667_p2_carry_i_2_n_0
    );
tmp_26_fu_667_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_fu_647_p4(1),
      O => tmp_26_fu_667_p2_carry_i_3_n_0
    );
\tmp_26_reg_1140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_26_fu_667_p2_carry_n_7,
      Q => tmp_26_reg_1140(0),
      R => '0'
    );
\tmp_26_reg_1140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__1_n_5\,
      Q => tmp_26_reg_1140(10),
      R => '0'
    );
\tmp_26_reg_1140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__1_n_4\,
      Q => tmp_26_reg_1140(11),
      R => '0'
    );
\tmp_26_reg_1140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__2_n_7\,
      Q => tmp_26_reg_1140(12),
      R => '0'
    );
\tmp_26_reg_1140_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__2_n_6\,
      Q => tmp_26_reg_1140(13),
      R => '0'
    );
\tmp_26_reg_1140_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__2_n_5\,
      Q => tmp_26_reg_1140(14),
      R => '0'
    );
\tmp_26_reg_1140_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__2_n_4\,
      Q => tmp_26_reg_1140(15),
      R => '0'
    );
\tmp_26_reg_1140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_26_fu_667_p2_carry_n_6,
      Q => tmp_26_reg_1140(1),
      R => '0'
    );
\tmp_26_reg_1140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_26_fu_667_p2_carry_n_5,
      Q => tmp_26_reg_1140(2),
      R => '0'
    );
\tmp_26_reg_1140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_26_fu_667_p2_carry_n_4,
      Q => tmp_26_reg_1140(3),
      R => '0'
    );
\tmp_26_reg_1140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__0_n_7\,
      Q => tmp_26_reg_1140(4),
      R => '0'
    );
\tmp_26_reg_1140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__0_n_6\,
      Q => tmp_26_reg_1140(5),
      R => '0'
    );
\tmp_26_reg_1140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__0_n_5\,
      Q => tmp_26_reg_1140(6),
      R => '0'
    );
\tmp_26_reg_1140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__0_n_4\,
      Q => tmp_26_reg_1140(7),
      R => '0'
    );
\tmp_26_reg_1140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__1_n_7\,
      Q => tmp_26_reg_1140(8),
      R => '0'
    );
\tmp_26_reg_1140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_26_fu_667_p2_carry__1_n_6\,
      Q => tmp_26_reg_1140(9),
      R => '0'
    );
\tmp_27_reg_1145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(15),
      Q => tmp_27_reg_1145,
      R => '0'
    );
\tmp_29_reg_1150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(1),
      Q => tmp_29_reg_1150(0),
      R => '0'
    );
\tmp_29_reg_1150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(11),
      Q => tmp_29_reg_1150(10),
      R => '0'
    );
\tmp_29_reg_1150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(12),
      Q => tmp_29_reg_1150(11),
      R => '0'
    );
\tmp_29_reg_1150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(13),
      Q => tmp_29_reg_1150(12),
      R => '0'
    );
\tmp_29_reg_1150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(14),
      Q => tmp_29_reg_1150(13),
      R => '0'
    );
\tmp_29_reg_1150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(2),
      Q => tmp_29_reg_1150(1),
      R => '0'
    );
\tmp_29_reg_1150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(3),
      Q => tmp_29_reg_1150(2),
      R => '0'
    );
\tmp_29_reg_1150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(4),
      Q => tmp_29_reg_1150(3),
      R => '0'
    );
\tmp_29_reg_1150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(5),
      Q => tmp_29_reg_1150(4),
      R => '0'
    );
\tmp_29_reg_1150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(6),
      Q => tmp_29_reg_1150(5),
      R => '0'
    );
\tmp_29_reg_1150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(7),
      Q => tmp_29_reg_1150(6),
      R => '0'
    );
\tmp_29_reg_1150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(8),
      Q => tmp_29_reg_1150(7),
      R => '0'
    );
\tmp_29_reg_1150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(9),
      Q => tmp_29_reg_1150(8),
      R => '0'
    );
\tmp_29_reg_1150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_5_reg_265(10),
      Q => tmp_29_reg_1150(9),
      R => '0'
    );
\tmp_2_reg_899[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \tmp_2_reg_899_reg_n_0_[0]\,
      I1 => \tmp_32_reg_923[7]_i_1_n_0\,
      I2 => \tmp_2_fu_303_p2__6\,
      O => \tmp_2_reg_899[0]_i_1_n_0\
    );
\tmp_2_reg_899[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(7),
      I1 => \tmp_2_reg_899[0]_i_3_n_0\,
      I2 => \^tmp_32_reg_923_reg[7]_0\(6),
      I3 => \i2_0_i_reg_236_reg__0\(8),
      I4 => \^tmp_32_reg_923_reg[7]_0\(4),
      I5 => \^tmp_32_reg_923_reg[7]_0\(5),
      O => \tmp_2_fu_303_p2__6\
    );
\tmp_2_reg_899[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^tmp_32_reg_923_reg[7]_0\(2),
      I1 => \^tmp_32_reg_923_reg[7]_0\(3),
      I2 => \^tmp_32_reg_923_reg[7]_0\(1),
      I3 => \^tmp_32_reg_923_reg[7]_0\(0),
      O => \tmp_2_reg_899[0]_i_3_n_0\
    );
\tmp_2_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_2_reg_899[0]_i_1_n_0\,
      Q => \tmp_2_reg_899_reg_n_0_[0]\,
      R => '0'
    );
tmp_31_fu_707_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_31_fu_707_p2_carry_n_0,
      CO(2) => tmp_31_fu_707_p2_carry_n_1,
      CO(1) => tmp_31_fu_707_p2_carry_n_2,
      CO(0) => tmp_31_fu_707_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => tmp_31_fu_707_p2_carry_n_4,
      O(2) => tmp_31_fu_707_p2_carry_n_5,
      O(1) => tmp_31_fu_707_p2_carry_n_6,
      O(0) => tmp_31_fu_707_p2_carry_n_7,
      S(3) => tmp_31_fu_707_p2_carry_i_1_n_0,
      S(2) => tmp_31_fu_707_p2_carry_i_2_n_0,
      S(1) => tmp_31_fu_707_p2_carry_i_3_n_0,
      S(0) => tmp_28_fu_687_p4(0)
    );
\tmp_31_fu_707_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_31_fu_707_p2_carry_n_0,
      CO(3) => \tmp_31_fu_707_p2_carry__0_n_0\,
      CO(2) => \tmp_31_fu_707_p2_carry__0_n_1\,
      CO(1) => \tmp_31_fu_707_p2_carry__0_n_2\,
      CO(0) => \tmp_31_fu_707_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_31_fu_707_p2_carry__0_n_4\,
      O(2) => \tmp_31_fu_707_p2_carry__0_n_5\,
      O(1) => \tmp_31_fu_707_p2_carry__0_n_6\,
      O(0) => \tmp_31_fu_707_p2_carry__0_n_7\,
      S(3) => \tmp_31_fu_707_p2_carry__0_i_1_n_0\,
      S(2) => \tmp_31_fu_707_p2_carry__0_i_2_n_0\,
      S(1) => \tmp_31_fu_707_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_31_fu_707_p2_carry__0_i_4_n_0\
    );
\tmp_31_fu_707_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(7),
      O => \tmp_31_fu_707_p2_carry__0_i_1_n_0\
    );
\tmp_31_fu_707_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(6),
      O => \tmp_31_fu_707_p2_carry__0_i_2_n_0\
    );
\tmp_31_fu_707_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(5),
      O => \tmp_31_fu_707_p2_carry__0_i_3_n_0\
    );
\tmp_31_fu_707_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(4),
      O => \tmp_31_fu_707_p2_carry__0_i_4_n_0\
    );
\tmp_31_fu_707_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_fu_707_p2_carry__0_n_0\,
      CO(3) => \tmp_31_fu_707_p2_carry__1_n_0\,
      CO(2) => \tmp_31_fu_707_p2_carry__1_n_1\,
      CO(1) => \tmp_31_fu_707_p2_carry__1_n_2\,
      CO(0) => \tmp_31_fu_707_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_31_fu_707_p2_carry__1_n_4\,
      O(2) => \tmp_31_fu_707_p2_carry__1_n_5\,
      O(1) => \tmp_31_fu_707_p2_carry__1_n_6\,
      O(0) => \tmp_31_fu_707_p2_carry__1_n_7\,
      S(3) => \tmp_31_fu_707_p2_carry__1_i_1_n_0\,
      S(2) => \tmp_31_fu_707_p2_carry__1_i_2_n_0\,
      S(1) => \tmp_31_fu_707_p2_carry__1_i_3_n_0\,
      S(0) => \tmp_31_fu_707_p2_carry__1_i_4_n_0\
    );
\tmp_31_fu_707_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(11),
      O => \tmp_31_fu_707_p2_carry__1_i_1_n_0\
    );
\tmp_31_fu_707_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(10),
      O => \tmp_31_fu_707_p2_carry__1_i_2_n_0\
    );
\tmp_31_fu_707_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(9),
      O => \tmp_31_fu_707_p2_carry__1_i_3_n_0\
    );
\tmp_31_fu_707_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(8),
      O => \tmp_31_fu_707_p2_carry__1_i_4_n_0\
    );
\tmp_31_fu_707_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_31_fu_707_p2_carry__1_n_0\,
      CO(3) => \NLW_tmp_31_fu_707_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_31_fu_707_p2_carry__2_n_1\,
      CO(1) => \tmp_31_fu_707_p2_carry__2_n_2\,
      CO(0) => \tmp_31_fu_707_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_31_fu_707_p2_carry__2_n_4\,
      O(2) => \tmp_31_fu_707_p2_carry__2_n_5\,
      O(1) => \tmp_31_fu_707_p2_carry__2_n_6\,
      O(0) => \tmp_31_fu_707_p2_carry__2_n_7\,
      S(3) => \tmp_31_fu_707_p2_carry__2_i_1_n_3\,
      S(2) => \tmp_31_fu_707_p2_carry__2_i_2_n_0\,
      S(1) => \tmp_31_fu_707_p2_carry__2_i_3_n_0\,
      S(0) => \tmp_31_fu_707_p2_carry__2_i_4_n_0\
    );
\tmp_31_fu_707_p2_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg4_fu_681_p2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_tmp_31_fu_707_p2_carry__2_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_31_fu_707_p2_carry__2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_31_fu_707_p2_carry__2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_31_fu_707_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(14),
      O => \tmp_31_fu_707_p2_carry__2_i_2_n_0\
    );
\tmp_31_fu_707_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(13),
      O => \tmp_31_fu_707_p2_carry__2_i_3_n_0\
    );
\tmp_31_fu_707_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(12),
      O => \tmp_31_fu_707_p2_carry__2_i_4_n_0\
    );
tmp_31_fu_707_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(3),
      O => tmp_31_fu_707_p2_carry_i_1_n_0
    );
tmp_31_fu_707_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(2),
      O => tmp_31_fu_707_p2_carry_i_2_n_0
    );
tmp_31_fu_707_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_28_fu_687_p4(1),
      O => tmp_31_fu_707_p2_carry_i_3_n_0
    );
\tmp_31_reg_1155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_31_fu_707_p2_carry_n_7,
      Q => tmp_31_reg_1155(0),
      R => '0'
    );
\tmp_31_reg_1155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__1_n_5\,
      Q => tmp_31_reg_1155(10),
      R => '0'
    );
\tmp_31_reg_1155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__1_n_4\,
      Q => tmp_31_reg_1155(11),
      R => '0'
    );
\tmp_31_reg_1155_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__2_n_7\,
      Q => tmp_31_reg_1155(12),
      R => '0'
    );
\tmp_31_reg_1155_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__2_n_6\,
      Q => tmp_31_reg_1155(13),
      R => '0'
    );
\tmp_31_reg_1155_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__2_n_5\,
      Q => tmp_31_reg_1155(14),
      R => '0'
    );
\tmp_31_reg_1155_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__2_n_4\,
      Q => tmp_31_reg_1155(15),
      R => '0'
    );
\tmp_31_reg_1155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_31_fu_707_p2_carry_n_6,
      Q => tmp_31_reg_1155(1),
      R => '0'
    );
\tmp_31_reg_1155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_31_fu_707_p2_carry_n_5,
      Q => tmp_31_reg_1155(2),
      R => '0'
    );
\tmp_31_reg_1155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_31_fu_707_p2_carry_n_4,
      Q => tmp_31_reg_1155(3),
      R => '0'
    );
\tmp_31_reg_1155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__0_n_7\,
      Q => tmp_31_reg_1155(4),
      R => '0'
    );
\tmp_31_reg_1155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__0_n_6\,
      Q => tmp_31_reg_1155(5),
      R => '0'
    );
\tmp_31_reg_1155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__0_n_5\,
      Q => tmp_31_reg_1155(6),
      R => '0'
    );
\tmp_31_reg_1155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__0_n_4\,
      Q => tmp_31_reg_1155(7),
      R => '0'
    );
\tmp_31_reg_1155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__1_n_7\,
      Q => tmp_31_reg_1155(8),
      R => '0'
    );
\tmp_31_reg_1155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_31_fu_707_p2_carry__1_n_6\,
      Q => tmp_31_reg_1155(9),
      R => '0'
    );
\tmp_32_reg_923[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F0000"
    )
        port map (
      I0 => real_spectrum_lo_V_M_real_V_full_n,
      I1 => real_spectrum_lo_V_M_imag_V_full_n,
      I2 => \^p_reg_reg_0\,
      I3 => \^p_reg_reg\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => exitcond1301_i_fu_283_p2,
      O => \tmp_32_reg_923[7]_i_1_n_0\
    );
\tmp_32_reg_923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(0),
      Q => tmp_32_reg_923(0),
      R => '0'
    );
\tmp_32_reg_923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(1),
      Q => tmp_32_reg_923(1),
      R => '0'
    );
\tmp_32_reg_923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(2),
      Q => tmp_32_reg_923(2),
      R => '0'
    );
\tmp_32_reg_923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(3),
      Q => tmp_32_reg_923(3),
      R => '0'
    );
\tmp_32_reg_923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(4),
      Q => tmp_32_reg_923(4),
      R => '0'
    );
\tmp_32_reg_923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(5),
      Q => tmp_32_reg_923(5),
      R => '0'
    );
\tmp_32_reg_923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(6),
      Q => tmp_32_reg_923(6),
      R => '0'
    );
\tmp_32_reg_923_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_32_reg_923[7]_i_1_n_0\,
      D => \^tmp_32_reg_923_reg[7]_0\(7),
      Q => tmp_32_reg_923(7),
      R => '0'
    );
\tmp_34_reg_1160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(15),
      Q => tmp_34_reg_1160,
      R => '0'
    );
\tmp_36_reg_1165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(1),
      Q => tmp_36_reg_1165(0),
      R => '0'
    );
\tmp_36_reg_1165_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(11),
      Q => tmp_36_reg_1165(10),
      R => '0'
    );
\tmp_36_reg_1165_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(12),
      Q => tmp_36_reg_1165(11),
      R => '0'
    );
\tmp_36_reg_1165_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(13),
      Q => tmp_36_reg_1165(12),
      R => '0'
    );
\tmp_36_reg_1165_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(14),
      Q => tmp_36_reg_1165(13),
      R => '0'
    );
\tmp_36_reg_1165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(2),
      Q => tmp_36_reg_1165(1),
      R => '0'
    );
\tmp_36_reg_1165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(3),
      Q => tmp_36_reg_1165(2),
      R => '0'
    );
\tmp_36_reg_1165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(4),
      Q => tmp_36_reg_1165(3),
      R => '0'
    );
\tmp_36_reg_1165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(5),
      Q => tmp_36_reg_1165(4),
      R => '0'
    );
\tmp_36_reg_1165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(6),
      Q => tmp_36_reg_1165(5),
      R => '0'
    );
\tmp_36_reg_1165_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(7),
      Q => tmp_36_reg_1165(6),
      R => '0'
    );
\tmp_36_reg_1165_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(8),
      Q => tmp_36_reg_1165(7),
      R => '0'
    );
\tmp_36_reg_1165_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(9),
      Q => tmp_36_reg_1165(8),
      R => '0'
    );
\tmp_36_reg_1165_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_6_reg_256(10),
      Q => tmp_36_reg_1165(9),
      R => '0'
    );
tmp_38_fu_747_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_38_fu_747_p2_carry_n_0,
      CO(2) => tmp_38_fu_747_p2_carry_n_1,
      CO(1) => tmp_38_fu_747_p2_carry_n_2,
      CO(0) => tmp_38_fu_747_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => tmp_38_fu_747_p2_carry_n_4,
      O(2) => tmp_38_fu_747_p2_carry_n_5,
      O(1) => tmp_38_fu_747_p2_carry_n_6,
      O(0) => tmp_38_fu_747_p2_carry_n_7,
      S(3) => tmp_38_fu_747_p2_carry_i_1_n_0,
      S(2) => tmp_38_fu_747_p2_carry_i_2_n_0,
      S(1) => tmp_38_fu_747_p2_carry_i_3_n_0,
      S(0) => tmp_35_fu_727_p4(0)
    );
\tmp_38_fu_747_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_38_fu_747_p2_carry_n_0,
      CO(3) => \tmp_38_fu_747_p2_carry__0_n_0\,
      CO(2) => \tmp_38_fu_747_p2_carry__0_n_1\,
      CO(1) => \tmp_38_fu_747_p2_carry__0_n_2\,
      CO(0) => \tmp_38_fu_747_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_38_fu_747_p2_carry__0_n_4\,
      O(2) => \tmp_38_fu_747_p2_carry__0_n_5\,
      O(1) => \tmp_38_fu_747_p2_carry__0_n_6\,
      O(0) => \tmp_38_fu_747_p2_carry__0_n_7\,
      S(3) => \tmp_38_fu_747_p2_carry__0_i_1_n_0\,
      S(2) => \tmp_38_fu_747_p2_carry__0_i_2_n_0\,
      S(1) => \tmp_38_fu_747_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_38_fu_747_p2_carry__0_i_4_n_0\
    );
\tmp_38_fu_747_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(7),
      O => \tmp_38_fu_747_p2_carry__0_i_1_n_0\
    );
\tmp_38_fu_747_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(6),
      O => \tmp_38_fu_747_p2_carry__0_i_2_n_0\
    );
\tmp_38_fu_747_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(5),
      O => \tmp_38_fu_747_p2_carry__0_i_3_n_0\
    );
\tmp_38_fu_747_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(4),
      O => \tmp_38_fu_747_p2_carry__0_i_4_n_0\
    );
\tmp_38_fu_747_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_38_fu_747_p2_carry__0_n_0\,
      CO(3) => \tmp_38_fu_747_p2_carry__1_n_0\,
      CO(2) => \tmp_38_fu_747_p2_carry__1_n_1\,
      CO(1) => \tmp_38_fu_747_p2_carry__1_n_2\,
      CO(0) => \tmp_38_fu_747_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_38_fu_747_p2_carry__1_n_4\,
      O(2) => \tmp_38_fu_747_p2_carry__1_n_5\,
      O(1) => \tmp_38_fu_747_p2_carry__1_n_6\,
      O(0) => \tmp_38_fu_747_p2_carry__1_n_7\,
      S(3) => \tmp_38_fu_747_p2_carry__1_i_1_n_0\,
      S(2) => \tmp_38_fu_747_p2_carry__1_i_2_n_0\,
      S(1) => \tmp_38_fu_747_p2_carry__1_i_3_n_0\,
      S(0) => \tmp_38_fu_747_p2_carry__1_i_4_n_0\
    );
\tmp_38_fu_747_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(11),
      O => \tmp_38_fu_747_p2_carry__1_i_1_n_0\
    );
\tmp_38_fu_747_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(10),
      O => \tmp_38_fu_747_p2_carry__1_i_2_n_0\
    );
\tmp_38_fu_747_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(9),
      O => \tmp_38_fu_747_p2_carry__1_i_3_n_0\
    );
\tmp_38_fu_747_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(8),
      O => \tmp_38_fu_747_p2_carry__1_i_4_n_0\
    );
\tmp_38_fu_747_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_38_fu_747_p2_carry__1_n_0\,
      CO(3) => \NLW_tmp_38_fu_747_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_38_fu_747_p2_carry__2_n_1\,
      CO(1) => \tmp_38_fu_747_p2_carry__2_n_2\,
      CO(0) => \tmp_38_fu_747_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_38_fu_747_p2_carry__2_n_4\,
      O(2) => \tmp_38_fu_747_p2_carry__2_n_5\,
      O(1) => \tmp_38_fu_747_p2_carry__2_n_6\,
      O(0) => \tmp_38_fu_747_p2_carry__2_n_7\,
      S(3) => \tmp_38_fu_747_p2_carry__2_i_1_n_3\,
      S(2) => \tmp_38_fu_747_p2_carry__2_i_2_n_0\,
      S(1) => \tmp_38_fu_747_p2_carry__2_i_3_n_0\,
      S(0) => \tmp_38_fu_747_p2_carry__2_i_4_n_0\
    );
\tmp_38_fu_747_p2_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg5_fu_721_p2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_tmp_38_fu_747_p2_carry__2_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_38_fu_747_p2_carry__2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_38_fu_747_p2_carry__2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_38_fu_747_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(14),
      O => \tmp_38_fu_747_p2_carry__2_i_2_n_0\
    );
\tmp_38_fu_747_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(13),
      O => \tmp_38_fu_747_p2_carry__2_i_3_n_0\
    );
\tmp_38_fu_747_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(12),
      O => \tmp_38_fu_747_p2_carry__2_i_4_n_0\
    );
tmp_38_fu_747_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(3),
      O => tmp_38_fu_747_p2_carry_i_1_n_0
    );
tmp_38_fu_747_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(2),
      O => tmp_38_fu_747_p2_carry_i_2_n_0
    );
tmp_38_fu_747_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_fu_727_p4(1),
      O => tmp_38_fu_747_p2_carry_i_3_n_0
    );
\tmp_38_reg_1170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_38_fu_747_p2_carry_n_7,
      Q => tmp_38_reg_1170(0),
      R => '0'
    );
\tmp_38_reg_1170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__1_n_5\,
      Q => tmp_38_reg_1170(10),
      R => '0'
    );
\tmp_38_reg_1170_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__1_n_4\,
      Q => tmp_38_reg_1170(11),
      R => '0'
    );
\tmp_38_reg_1170_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__2_n_7\,
      Q => tmp_38_reg_1170(12),
      R => '0'
    );
\tmp_38_reg_1170_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__2_n_6\,
      Q => tmp_38_reg_1170(13),
      R => '0'
    );
\tmp_38_reg_1170_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__2_n_5\,
      Q => tmp_38_reg_1170(14),
      R => '0'
    );
\tmp_38_reg_1170_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__2_n_4\,
      Q => tmp_38_reg_1170(15),
      R => '0'
    );
\tmp_38_reg_1170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_38_fu_747_p2_carry_n_6,
      Q => tmp_38_reg_1170(1),
      R => '0'
    );
\tmp_38_reg_1170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_38_fu_747_p2_carry_n_5,
      Q => tmp_38_reg_1170(2),
      R => '0'
    );
\tmp_38_reg_1170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_38_fu_747_p2_carry_n_4,
      Q => tmp_38_reg_1170(3),
      R => '0'
    );
\tmp_38_reg_1170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__0_n_7\,
      Q => tmp_38_reg_1170(4),
      R => '0'
    );
\tmp_38_reg_1170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__0_n_6\,
      Q => tmp_38_reg_1170(5),
      R => '0'
    );
\tmp_38_reg_1170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__0_n_5\,
      Q => tmp_38_reg_1170(6),
      R => '0'
    );
\tmp_38_reg_1170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__0_n_4\,
      Q => tmp_38_reg_1170(7),
      R => '0'
    );
\tmp_38_reg_1170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__1_n_7\,
      Q => tmp_38_reg_1170(8),
      R => '0'
    );
\tmp_38_reg_1170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_38_fu_747_p2_carry__1_n_6\,
      Q => tmp_38_reg_1170(9),
      R => '0'
    );
\tmp_3_reg_962[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(11),
      O => \tmp_3_reg_962[11]_i_2_n_0\
    );
\tmp_3_reg_962[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(10),
      O => \tmp_3_reg_962[11]_i_3_n_0\
    );
\tmp_3_reg_962[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(9),
      O => \tmp_3_reg_962[11]_i_4_n_0\
    );
\tmp_3_reg_962[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(8),
      O => \tmp_3_reg_962[11]_i_5_n_0\
    );
\tmp_3_reg_962[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101110111011"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_2_reg_899,
      I1 => ap_reg_pp0_iter1_exitcond1301_i_reg_880,
      I2 => \^p_reg_reg\,
      I3 => \^p_reg_reg_0\,
      I4 => real_spectrum_lo_V_M_imag_V_full_n,
      I5 => real_spectrum_lo_V_M_real_V_full_n,
      O => \tmp_3_reg_962[16]_i_1_n_0\
    );
\tmp_3_reg_962[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(15),
      O => \tmp_3_reg_962[16]_i_3_n_0\
    );
\tmp_3_reg_962[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(14),
      O => \tmp_3_reg_962[16]_i_4_n_0\
    );
\tmp_3_reg_962[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(13),
      O => \tmp_3_reg_962[16]_i_5_n_0\
    );
\tmp_3_reg_962[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(12),
      O => \tmp_3_reg_962[16]_i_6_n_0\
    );
\tmp_3_reg_962[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(3),
      O => \tmp_3_reg_962[3]_i_2_n_0\
    );
\tmp_3_reg_962[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(2),
      O => \tmp_3_reg_962[3]_i_3_n_0\
    );
\tmp_3_reg_962[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(1),
      O => \tmp_3_reg_962[3]_i_4_n_0\
    );
\tmp_3_reg_962[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(7),
      O => \tmp_3_reg_962[7]_i_2_n_0\
    );
\tmp_3_reg_962[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(6),
      O => \tmp_3_reg_962[7]_i_3_n_0\
    );
\tmp_3_reg_962[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(5),
      O => \tmp_3_reg_962[7]_i_4_n_0\
    );
\tmp_3_reg_962[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_Val2_2_reg_947(4),
      O => \tmp_3_reg_962[7]_i_5_n_0\
    );
\tmp_3_reg_962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(0),
      Q => tmp_3_reg_962(0),
      R => '0'
    );
\tmp_3_reg_962_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(10),
      Q => tmp_3_reg_962(10),
      R => '0'
    );
\tmp_3_reg_962_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(11),
      Q => tmp_3_reg_962(11),
      R => '0'
    );
\tmp_3_reg_962_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_962_reg[7]_i_1_n_0\,
      CO(3) => \tmp_3_reg_962_reg[11]_i_1_n_0\,
      CO(2) => \tmp_3_reg_962_reg[11]_i_1_n_1\,
      CO(1) => \tmp_3_reg_962_reg[11]_i_1_n_2\,
      CO(0) => \tmp_3_reg_962_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_Val2_4_fu_329_p2(11 downto 8),
      S(3) => \tmp_3_reg_962[11]_i_2_n_0\,
      S(2) => \tmp_3_reg_962[11]_i_3_n_0\,
      S(1) => \tmp_3_reg_962[11]_i_4_n_0\,
      S(0) => \tmp_3_reg_962[11]_i_5_n_0\
    );
\tmp_3_reg_962_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(12),
      Q => tmp_3_reg_962(12),
      R => '0'
    );
\tmp_3_reg_962_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(13),
      Q => tmp_3_reg_962(13),
      R => '0'
    );
\tmp_3_reg_962_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(14),
      Q => tmp_3_reg_962(14),
      R => '0'
    );
\tmp_3_reg_962_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(15),
      Q => tmp_3_reg_962(16),
      R => '0'
    );
\tmp_3_reg_962_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_962_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp_3_reg_962_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_3_reg_962_reg[16]_i_2_n_1\,
      CO(1) => \tmp_3_reg_962_reg[16]_i_2_n_2\,
      CO(0) => \tmp_3_reg_962_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_Val2_4_fu_329_p2(15 downto 12),
      S(3) => \tmp_3_reg_962[16]_i_3_n_0\,
      S(2) => \tmp_3_reg_962[16]_i_4_n_0\,
      S(1) => \tmp_3_reg_962[16]_i_5_n_0\,
      S(0) => \tmp_3_reg_962[16]_i_6_n_0\
    );
\tmp_3_reg_962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(1),
      Q => tmp_3_reg_962(1),
      R => '0'
    );
\tmp_3_reg_962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(2),
      Q => tmp_3_reg_962(2),
      R => '0'
    );
\tmp_3_reg_962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(3),
      Q => tmp_3_reg_962(3),
      R => '0'
    );
\tmp_3_reg_962_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_3_reg_962_reg[3]_i_1_n_0\,
      CO(2) => \tmp_3_reg_962_reg[3]_i_1_n_1\,
      CO(1) => \tmp_3_reg_962_reg[3]_i_1_n_2\,
      CO(0) => \tmp_3_reg_962_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => p_Val2_4_fu_329_p2(3 downto 1),
      O(0) => \^di\(0),
      S(3) => \tmp_3_reg_962[3]_i_2_n_0\,
      S(2) => \tmp_3_reg_962[3]_i_3_n_0\,
      S(1) => \tmp_3_reg_962[3]_i_4_n_0\,
      S(0) => p_Val2_4_fu_329_p2(0)
    );
\tmp_3_reg_962_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(4),
      Q => tmp_3_reg_962(4),
      R => '0'
    );
\tmp_3_reg_962_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(5),
      Q => tmp_3_reg_962(5),
      R => '0'
    );
\tmp_3_reg_962_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(6),
      Q => tmp_3_reg_962(6),
      R => '0'
    );
\tmp_3_reg_962_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(7),
      Q => tmp_3_reg_962(7),
      R => '0'
    );
\tmp_3_reg_962_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_962_reg[3]_i_1_n_0\,
      CO(3) => \tmp_3_reg_962_reg[7]_i_1_n_0\,
      CO(2) => \tmp_3_reg_962_reg[7]_i_1_n_1\,
      CO(1) => \tmp_3_reg_962_reg[7]_i_1_n_2\,
      CO(0) => \tmp_3_reg_962_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_Val2_4_fu_329_p2(7 downto 4),
      S(3) => \tmp_3_reg_962[7]_i_2_n_0\,
      S(2) => \tmp_3_reg_962[7]_i_3_n_0\,
      S(1) => \tmp_3_reg_962[7]_i_4_n_0\,
      S(0) => \tmp_3_reg_962[7]_i_5_n_0\
    );
\tmp_3_reg_962_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(8),
      Q => tmp_3_reg_962(8),
      R => '0'
    );
\tmp_3_reg_962_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_3_reg_962[16]_i_1_n_0\,
      D => p_Val2_4_fu_329_p2(9),
      Q => tmp_3_reg_962(9),
      R => '0'
    );
\tmp_40_reg_1175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(15),
      Q => tmp_40_reg_1175,
      R => '0'
    );
\tmp_42_reg_1180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(1),
      Q => tmp_42_reg_1180(0),
      R => '0'
    );
\tmp_42_reg_1180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(11),
      Q => tmp_42_reg_1180(10),
      R => '0'
    );
\tmp_42_reg_1180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(12),
      Q => tmp_42_reg_1180(11),
      R => '0'
    );
\tmp_42_reg_1180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(13),
      Q => tmp_42_reg_1180(12),
      R => '0'
    );
\tmp_42_reg_1180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(14),
      Q => tmp_42_reg_1180(13),
      R => '0'
    );
\tmp_42_reg_1180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(2),
      Q => tmp_42_reg_1180(1),
      R => '0'
    );
\tmp_42_reg_1180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(3),
      Q => tmp_42_reg_1180(2),
      R => '0'
    );
\tmp_42_reg_1180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(4),
      Q => tmp_42_reg_1180(3),
      R => '0'
    );
\tmp_42_reg_1180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(5),
      Q => tmp_42_reg_1180(4),
      R => '0'
    );
\tmp_42_reg_1180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(6),
      Q => tmp_42_reg_1180(5),
      R => '0'
    );
\tmp_42_reg_1180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(7),
      Q => tmp_42_reg_1180(6),
      R => '0'
    );
\tmp_42_reg_1180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(8),
      Q => tmp_42_reg_1180(7),
      R => '0'
    );
\tmp_42_reg_1180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(9),
      Q => tmp_42_reg_1180(8),
      R => '0'
    );
\tmp_42_reg_1180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => ap_phi_reg_pp0_iter9_t_V_7_reg_247(10),
      Q => tmp_42_reg_1180(9),
      R => '0'
    );
tmp_44_fu_787_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_44_fu_787_p2_carry_n_0,
      CO(2) => tmp_44_fu_787_p2_carry_n_1,
      CO(1) => tmp_44_fu_787_p2_carry_n_2,
      CO(0) => tmp_44_fu_787_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => tmp_44_fu_787_p2_carry_n_4,
      O(2) => tmp_44_fu_787_p2_carry_n_5,
      O(1) => tmp_44_fu_787_p2_carry_n_6,
      O(0) => tmp_44_fu_787_p2_carry_n_7,
      S(3) => tmp_44_fu_787_p2_carry_i_1_n_0,
      S(2) => tmp_44_fu_787_p2_carry_i_2_n_0,
      S(1) => tmp_44_fu_787_p2_carry_i_3_n_0,
      S(0) => tmp_41_fu_767_p4(0)
    );
\tmp_44_fu_787_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_44_fu_787_p2_carry_n_0,
      CO(3) => \tmp_44_fu_787_p2_carry__0_n_0\,
      CO(2) => \tmp_44_fu_787_p2_carry__0_n_1\,
      CO(1) => \tmp_44_fu_787_p2_carry__0_n_2\,
      CO(0) => \tmp_44_fu_787_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_44_fu_787_p2_carry__0_n_4\,
      O(2) => \tmp_44_fu_787_p2_carry__0_n_5\,
      O(1) => \tmp_44_fu_787_p2_carry__0_n_6\,
      O(0) => \tmp_44_fu_787_p2_carry__0_n_7\,
      S(3) => \tmp_44_fu_787_p2_carry__0_i_1_n_0\,
      S(2) => \tmp_44_fu_787_p2_carry__0_i_2_n_0\,
      S(1) => \tmp_44_fu_787_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_44_fu_787_p2_carry__0_i_4_n_0\
    );
\tmp_44_fu_787_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(7),
      O => \tmp_44_fu_787_p2_carry__0_i_1_n_0\
    );
\tmp_44_fu_787_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(6),
      O => \tmp_44_fu_787_p2_carry__0_i_2_n_0\
    );
\tmp_44_fu_787_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(5),
      O => \tmp_44_fu_787_p2_carry__0_i_3_n_0\
    );
\tmp_44_fu_787_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(4),
      O => \tmp_44_fu_787_p2_carry__0_i_4_n_0\
    );
\tmp_44_fu_787_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_44_fu_787_p2_carry__0_n_0\,
      CO(3) => \tmp_44_fu_787_p2_carry__1_n_0\,
      CO(2) => \tmp_44_fu_787_p2_carry__1_n_1\,
      CO(1) => \tmp_44_fu_787_p2_carry__1_n_2\,
      CO(0) => \tmp_44_fu_787_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_44_fu_787_p2_carry__1_n_4\,
      O(2) => \tmp_44_fu_787_p2_carry__1_n_5\,
      O(1) => \tmp_44_fu_787_p2_carry__1_n_6\,
      O(0) => \tmp_44_fu_787_p2_carry__1_n_7\,
      S(3) => \tmp_44_fu_787_p2_carry__1_i_1_n_0\,
      S(2) => \tmp_44_fu_787_p2_carry__1_i_2_n_0\,
      S(1) => \tmp_44_fu_787_p2_carry__1_i_3_n_0\,
      S(0) => \tmp_44_fu_787_p2_carry__1_i_4_n_0\
    );
\tmp_44_fu_787_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(11),
      O => \tmp_44_fu_787_p2_carry__1_i_1_n_0\
    );
\tmp_44_fu_787_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(10),
      O => \tmp_44_fu_787_p2_carry__1_i_2_n_0\
    );
\tmp_44_fu_787_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(9),
      O => \tmp_44_fu_787_p2_carry__1_i_3_n_0\
    );
\tmp_44_fu_787_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(8),
      O => \tmp_44_fu_787_p2_carry__1_i_4_n_0\
    );
\tmp_44_fu_787_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_44_fu_787_p2_carry__1_n_0\,
      CO(3) => \NLW_tmp_44_fu_787_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_44_fu_787_p2_carry__2_n_1\,
      CO(1) => \tmp_44_fu_787_p2_carry__2_n_2\,
      CO(0) => \tmp_44_fu_787_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_44_fu_787_p2_carry__2_n_4\,
      O(2) => \tmp_44_fu_787_p2_carry__2_n_5\,
      O(1) => \tmp_44_fu_787_p2_carry__2_n_6\,
      O(0) => \tmp_44_fu_787_p2_carry__2_n_7\,
      S(3) => \tmp_44_fu_787_p2_carry__2_i_1_n_3\,
      S(2) => \tmp_44_fu_787_p2_carry__2_i_2_n_0\,
      S(1) => \tmp_44_fu_787_p2_carry__2_i_3_n_0\,
      S(0) => \tmp_44_fu_787_p2_carry__2_i_4_n_0\
    );
\tmp_44_fu_787_p2_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_neg6_fu_761_p2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_tmp_44_fu_787_p2_carry__2_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_44_fu_787_p2_carry__2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_44_fu_787_p2_carry__2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_44_fu_787_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(14),
      O => \tmp_44_fu_787_p2_carry__2_i_2_n_0\
    );
\tmp_44_fu_787_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(13),
      O => \tmp_44_fu_787_p2_carry__2_i_3_n_0\
    );
\tmp_44_fu_787_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(12),
      O => \tmp_44_fu_787_p2_carry__2_i_4_n_0\
    );
tmp_44_fu_787_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(3),
      O => tmp_44_fu_787_p2_carry_i_1_n_0
    );
tmp_44_fu_787_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(2),
      O => tmp_44_fu_787_p2_carry_i_2_n_0
    );
tmp_44_fu_787_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_fu_767_p4(1),
      O => tmp_44_fu_787_p2_carry_i_3_n_0
    );
\tmp_44_reg_1185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_44_fu_787_p2_carry_n_7,
      Q => tmp_44_reg_1185(0),
      R => '0'
    );
\tmp_44_reg_1185_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__1_n_5\,
      Q => tmp_44_reg_1185(10),
      R => '0'
    );
\tmp_44_reg_1185_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__1_n_4\,
      Q => tmp_44_reg_1185(11),
      R => '0'
    );
\tmp_44_reg_1185_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__2_n_7\,
      Q => tmp_44_reg_1185(12),
      R => '0'
    );
\tmp_44_reg_1185_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__2_n_6\,
      Q => tmp_44_reg_1185(13),
      R => '0'
    );
\tmp_44_reg_1185_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__2_n_5\,
      Q => tmp_44_reg_1185(14),
      R => '0'
    );
\tmp_44_reg_1185_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__2_n_4\,
      Q => tmp_44_reg_1185(15),
      R => '0'
    );
\tmp_44_reg_1185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_44_fu_787_p2_carry_n_6,
      Q => tmp_44_reg_1185(1),
      R => '0'
    );
\tmp_44_reg_1185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_44_fu_787_p2_carry_n_5,
      Q => tmp_44_reg_1185(2),
      R => '0'
    );
\tmp_44_reg_1185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => tmp_44_fu_787_p2_carry_n_4,
      Q => tmp_44_reg_1185(3),
      R => '0'
    );
\tmp_44_reg_1185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__0_n_7\,
      Q => tmp_44_reg_1185(4),
      R => '0'
    );
\tmp_44_reg_1185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__0_n_6\,
      Q => tmp_44_reg_1185(5),
      R => '0'
    );
\tmp_44_reg_1185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__0_n_5\,
      Q => tmp_44_reg_1185(6),
      R => '0'
    );
\tmp_44_reg_1185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__0_n_4\,
      Q => tmp_44_reg_1185(7),
      R => '0'
    );
\tmp_44_reg_1185_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__1_n_7\,
      Q => tmp_44_reg_1185(8),
      R => '0'
    );
\tmp_44_reg_1185_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_24_reg_1135[13]_i_1_n_0\,
      D => \tmp_44_fu_787_p2_carry__1_n_6\,
      Q => tmp_44_reg_1185(9),
      R => '0'
    );
\tmp_4_reg_1007_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(1),
      Q => tmp_4_reg_1007(0),
      R => '0'
    );
\tmp_4_reg_1007_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(11),
      Q => tmp_4_reg_1007(10),
      R => '0'
    );
\tmp_4_reg_1007_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(12),
      Q => tmp_4_reg_1007(11),
      R => '0'
    );
\tmp_4_reg_1007_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(13),
      Q => tmp_4_reg_1007(12),
      R => '0'
    );
\tmp_4_reg_1007_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(14),
      Q => tmp_4_reg_1007(13),
      R => '0'
    );
\tmp_4_reg_1007_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(15),
      Q => tmp_4_reg_1007(14),
      R => '0'
    );
\tmp_4_reg_1007_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(16),
      Q => tmp_4_reg_1007(15),
      R => '0'
    );
\tmp_4_reg_1007_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(2),
      Q => tmp_4_reg_1007(1),
      R => '0'
    );
\tmp_4_reg_1007_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(3),
      Q => tmp_4_reg_1007(2),
      R => '0'
    );
\tmp_4_reg_1007_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(4),
      Q => tmp_4_reg_1007(3),
      R => '0'
    );
\tmp_4_reg_1007_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(5),
      Q => tmp_4_reg_1007(4),
      R => '0'
    );
\tmp_4_reg_1007_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(6),
      Q => tmp_4_reg_1007(5),
      R => '0'
    );
\tmp_4_reg_1007_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(7),
      Q => tmp_4_reg_1007(6),
      R => '0'
    );
\tmp_4_reg_1007_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(8),
      Q => tmp_4_reg_1007(7),
      R => '0'
    );
\tmp_4_reg_1007_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(9),
      Q => tmp_4_reg_1007(8),
      R => '0'
    );
\tmp_4_reg_1007_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_neg1_fu_469_p2(10),
      Q => tmp_4_reg_1007(9),
      R => '0'
    );
\tmp_5_reg_1012[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_neg1_fu_469_p2_carry__3_i_1_n_3\,
      O => p_0_in
    );
\tmp_5_reg_1012_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_fu_441_p2_carry_n_6,
      Q => tmp_5_reg_1012(0),
      R => '0'
    );
\tmp_5_reg_1012_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__1_n_4\,
      Q => tmp_5_reg_1012(10),
      R => '0'
    );
\tmp_5_reg_1012_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__2_n_7\,
      Q => tmp_5_reg_1012(11),
      R => '0'
    );
\tmp_5_reg_1012_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__2_n_6\,
      Q => tmp_5_reg_1012(12),
      R => '0'
    );
\tmp_5_reg_1012_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__2_n_5\,
      Q => tmp_5_reg_1012(13),
      R => '0'
    );
\tmp_5_reg_1012_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__2_n_4\,
      Q => tmp_5_reg_1012(14),
      R => '0'
    );
\tmp_5_reg_1012_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => p_0_in,
      Q => tmp_5_reg_1012(15),
      R => '0'
    );
\tmp_5_reg_1012_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_fu_441_p2_carry_n_5,
      Q => tmp_5_reg_1012(1),
      R => '0'
    );
\tmp_5_reg_1012_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => r_V_fu_441_p2_carry_n_4,
      Q => tmp_5_reg_1012(2),
      R => '0'
    );
\tmp_5_reg_1012_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__0_n_7\,
      Q => tmp_5_reg_1012(3),
      R => '0'
    );
\tmp_5_reg_1012_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__0_n_6\,
      Q => tmp_5_reg_1012(4),
      R => '0'
    );
\tmp_5_reg_1012_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__0_n_5\,
      Q => tmp_5_reg_1012(5),
      R => '0'
    );
\tmp_5_reg_1012_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__0_n_4\,
      Q => tmp_5_reg_1012(6),
      R => '0'
    );
\tmp_5_reg_1012_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__1_n_7\,
      Q => tmp_5_reg_1012(7),
      R => '0'
    );
\tmp_5_reg_1012_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__1_n_6\,
      Q => tmp_5_reg_1012(8),
      R => '0'
    );
\tmp_5_reg_1012_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hls_xfft2real_macfYi_U9_n_0,
      D => \r_V_fu_441_p2_carry__1_n_5\,
      Q => tmp_5_reg_1012(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    descramble_buf_0_M_imag_V_t_empty_n : out STD_LOGIC;
    descramble_buf_0_M_imag_V_i_full_n : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \p_Val2_5_reg_972_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_5_reg_972_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    \newIndex_reg_193_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i2_0_i_reg_236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \din_V_data_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_imag_V : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_ap_done : in STD_LOGIC;
    descramble_buf_1_M_real_V_i_full_n : in STD_LOGIC;
    descramble_buf_1_M_real_V_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_real_V_t_empty_n : in STD_LOGIC;
    descramble_buf_1_M_imag_V_t_empty_n : in STD_LOGIC;
    start_for_Loop_realfft_be_stream_output_proc89_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_2_reg_947_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^descramble_buf_0_m_imag_v_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_0_m_imag_v_t_empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \iptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \empty_n_i_1__2\ : label is "soft_lutpair81";
begin
  descramble_buf_0_M_imag_V_i_full_n <= \^descramble_buf_0_m_imag_v_i_full_n\;
  descramble_buf_0_M_imag_V_t_empty_n <= \^descramble_buf_0_m_imag_v_t_empty_n\;
ap_idle_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^descramble_buf_0_m_imag_v_t_empty_n\,
      I1 => descramble_buf_1_M_real_V_t_empty_n,
      I2 => descramble_buf_0_M_real_V_t_empty_n,
      I3 => descramble_buf_1_M_imag_V_t_empty_n,
      I4 => start_for_Loop_realfft_be_stream_output_proc89_U0_full_n,
      I5 => start_once_reg,
      O => \mOutPtr_reg[0]\
    );
ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"115F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      I1 => \^descramble_buf_0_m_imag_v_i_full_n\,
      I2 => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg,
      I3 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I4 => descramble_buf_1_M_real_V_i_full_n,
      O => ap_done_reg_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(0),
      I1 => \^descramble_buf_0_m_imag_v_t_empty_n\,
      I2 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I3 => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      I4 => \^descramble_buf_0_m_imag_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_0_m_imag_v_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCDCFC"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_0_m_imag_v_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \empty_n_i_1__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_0\,
      Q => \^descramble_buf_0_m_imag_v_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^descramble_buf_0_m_imag_v_t_empty_n\,
      I4 => Q(0),
      I5 => \^descramble_buf_0_m_imag_v_i_full_n\,
      O => \full_n_i_1__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^descramble_buf_0_m_imag_v_i_full_n\,
      S => ap_rst_n_inv
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_20
     port map (
      ADDRARDADDR(8 downto 1) => \newIndex_reg_193_reg[7]\(7 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(8 downto 1) => \i2_0_i_reg_236_reg[7]\(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DI(3 downto 0) => DI(3 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      O(0) => O(0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      \din_V_data_0_payload_B_reg[31]\(15 downto 0) => \din_V_data_0_payload_B_reg[31]\(15 downto 0),
      internal_full_n_reg => internal_full_n_reg,
      \p_Val2_2_reg_947_reg[12]\(3 downto 0) => \p_Val2_2_reg_947_reg[12]\(3 downto 0),
      \p_Val2_2_reg_947_reg[15]\(2 downto 0) => \p_Val2_2_reg_947_reg[15]\(2 downto 0),
      \p_Val2_2_reg_947_reg[8]\(3 downto 0) => \p_Val2_2_reg_947_reg[8]\(3 downto 0),
      \p_Val2_5_reg_972_reg[11]\(3 downto 0) => \p_Val2_5_reg_972_reg[11]\(3 downto 0),
      \p_Val2_5_reg_972_reg[15]\(3 downto 0) => \p_Val2_5_reg_972_reg[15]\(3 downto 0),
      \p_Val2_5_reg_972_reg[7]\(3 downto 0) => \p_Val2_5_reg_972_reg[7]\(3 downto 0)
    );
\iptr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I1 => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      I2 => \^descramble_buf_0_m_imag_v_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__1_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__1_n_0\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
\tptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \^descramble_buf_0_m_imag_v_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__0_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__0_n_0\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    descramble_buf_0_M_real_V_t_empty_n : out STD_LOGIC;
    descramble_buf_0_M_real_V_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    \newIndex_reg_193_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i2_0_i_reg_236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_buffer_proc86_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_real_V : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0 : entity is "hls_xfft2real_deshbi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^descramble_buf_0_m_real_v_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_0_m_real_v_t_empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \iptr[0]_i_1_n_0\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair82";
begin
  descramble_buf_0_M_real_V_i_full_n <= \^descramble_buf_0_m_real_v_i_full_n\;
  descramble_buf_0_M_real_V_t_empty_n <= \^descramble_buf_0_m_real_v_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(0),
      I1 => \^descramble_buf_0_m_real_v_t_empty_n\,
      I2 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I3 => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      I4 => \^descramble_buf_0_m_real_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_0_m_real_v_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCDCFC"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_0_m_real_v_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => \^descramble_buf_0_m_real_v_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^descramble_buf_0_m_real_v_t_empty_n\,
      I4 => Q(0),
      I5 => \^descramble_buf_0_m_real_v_i_full_n\,
      O => \full_n_i_1__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^descramble_buf_0_m_real_v_i_full_n\,
      S => ap_rst_n_inv
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_18
     port map (
      ADDRARDADDR(8 downto 1) => \newIndex_reg_193_reg[7]\(7 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(8 downto 1) => \i2_0_i_reg_236_reg[7]\(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      D(15 downto 0) => D(15 downto 0),
      DIADI(15 downto 0) => DIADI(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      internal_full_n_reg => internal_full_n_reg
    );
\iptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I1 => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      I2 => \^descramble_buf_0_m_real_v_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1_n_0\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
\tptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \^descramble_buf_0_m_real_v_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1_n_0\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    real_spectrum_hi_buf_i_0_t_empty_n : out STD_LOGIC;
    real_spectrum_hi_buf_i_0_i_full_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    descramble_buf_1_M_real_V_t_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0 : in STD_LOGIC;
    real_spectrum_hi_buf_i_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3 : entity is "hls_xfft2real_deshbi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^real_spectrum_hi_buf_i_0_i_full_n\ : STD_LOGIC;
  signal \^real_spectrum_hi_buf_i_0_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__1\ : label is "soft_lutpair129";
begin
  ram_reg(0) <= \^ram_reg\(0);
  real_spectrum_hi_buf_i_0_i_full_n <= \^real_spectrum_hi_buf_i_0_i_full_n\;
  real_spectrum_hi_buf_i_0_t_empty_n <= \^real_spectrum_hi_buf_i_0_t_empty_n\;
ap_idle_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^real_spectrum_hi_buf_i_0_t_empty_n\,
      I1 => descramble_buf_1_M_real_V_t_empty_n,
      I2 => \ap_CS_fsm_reg[0]\,
      O => ap_idle
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A000A00AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^real_spectrum_hi_buf_i_0_i_full_n\,
      I2 => Loop_realfft_be_descramble_proc87_U0_ap_done,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      I4 => real_spectrum_hi_buf_i_1_i_full_n,
      I5 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0,
      O => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0_reg
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A0A2A00200000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^real_spectrum_hi_buf_i_0_i_full_n\,
      I2 => Loop_realfft_be_descramble_proc87_U0_ap_done,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      I4 => real_spectrum_hi_buf_i_1_i_full_n,
      I5 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0,
      O => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(0),
      I1 => \^real_spectrum_hi_buf_i_0_t_empty_n\,
      I2 => Loop_realfft_be_descramble_proc87_U0_ap_done,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      I4 => \^real_spectrum_hi_buf_i_0_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^real_spectrum_hi_buf_i_0_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCDCFC"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^real_spectrum_hi_buf_i_0_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \empty_n_i_1__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => \^real_spectrum_hi_buf_i_0_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^real_spectrum_hi_buf_i_0_t_empty_n\,
      I4 => Q(0),
      I5 => \^real_spectrum_hi_buf_i_0_i_full_n\,
      O => \full_n_i_1__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^real_spectrum_hi_buf_i_0_i_full_n\,
      S => ap_rst_n_inv
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore_8
     port map (
      ADDRARDADDR(8 downto 1) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(0) => \^ram_reg\(0),
      ADDRBWRADDR(8 downto 1) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(15 downto 0) => DIADI(15 downto 0),
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      internal_full_n_reg => internal_full_n_reg
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg,
      Q => \^ram_reg\(0),
      R => ap_rst_n_inv
    );
\tptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \^real_spectrum_hi_buf_i_0_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__1_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__1_n_0\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    real_spectrum_hi_buf_i_1_t_empty_n : out STD_LOGIC;
    real_spectrum_hi_buf_i_1_i_full_n : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ : in STD_LOGIC;
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_40_reg_1175_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_ap_done : in STD_LOGIC;
    real_spectrum_hi_buf_i_0_i_full_n : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4 : entity is "hls_xfft2real_deshbi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^real_spectrum_hi_buf_i_1_i_full_n\ : STD_LOGIC;
  signal \^real_spectrum_hi_buf_i_1_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair130";
begin
  ram_reg(0) <= \^ram_reg\(0);
  real_spectrum_hi_buf_i_1_i_full_n <= \^real_spectrum_hi_buf_i_1_i_full_n\;
  real_spectrum_hi_buf_i_1_t_empty_n <= \^real_spectrum_hi_buf_i_1_t_empty_n\;
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000002AA0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg,
      I2 => \^real_spectrum_hi_buf_i_1_i_full_n\,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      I4 => Loop_realfft_be_descramble_proc87_U0_ap_done,
      I5 => real_spectrum_hi_buf_i_0_i_full_n,
      O => ap_done_reg_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(0),
      I1 => \^real_spectrum_hi_buf_i_1_t_empty_n\,
      I2 => Loop_realfft_be_descramble_proc87_U0_ap_done,
      I3 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg,
      I4 => \^real_spectrum_hi_buf_i_1_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^real_spectrum_hi_buf_i_1_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCDCFC"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^real_spectrum_hi_buf_i_1_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \empty_n_i_1__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => \^real_spectrum_hi_buf_i_1_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^real_spectrum_hi_buf_i_1_t_empty_n\,
      I4 => Q(0),
      I5 => \^real_spectrum_hi_buf_i_1_i_full_n\,
      O => \full_n_i_1__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^real_spectrum_hi_buf_i_1_i_full_n\,
      S => ap_rst_n_inv
    );
hls_xfft2real_deshbi_memcore_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(0) => \^ram_reg\(0),
      ADDRBWRADDR(8 downto 1) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      internal_full_n_reg => internal_full_n_reg,
      \tmp_40_reg_1175_reg[0]\(15 downto 0) => \tmp_40_reg_1175_reg[0]\(15 downto 0)
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => \^ram_reg\(0),
      R => ap_rst_n_inv
    );
\tptr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \^real_spectrum_hi_buf_i_1_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__2_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__2_n_0\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs is
  port (
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tptr : out STD_LOGIC;
    descramble_buf_1_M_imag_V_t_empty_n : out STD_LOGIC;
    descramble_buf_1_M_imag_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_ap_continue : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    \p_Val2_2_reg_947_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_42_reg_198_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i2_0_i_reg_236_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_imag_V : in STD_LOGIC;
    descramble_buf_0_M_real_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_real_V : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_0_M_imag_V_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : in STD_LOGIC;
    descramble_buf_0_M_real_V_t_empty_n : in STD_LOGIC;
    real_spectrum_hi_buf_i_1_t_empty_n : in STD_LOGIC;
    descramble_buf_0_M_imag_V_t_empty_n : in STD_LOGIC;
    push_buf : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs is
  signal ap_idle_INST_0_i_2_n_0 : STD_LOGIC;
  signal \buf_q0[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^descramble_buf_1_m_imag_v_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_1_m_imag_v_t_empty_n\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \iptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal pop_buf : STD_LOGIC;
  signal pop_buf_delay : STD_LOGIC;
  signal \^tptr\ : STD_LOGIC;
  signal \tptr[0]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pop_buf_delay[0]_i_1__0\ : label is "soft_lutpair92";
begin
  descramble_buf_1_M_imag_V_i_full_n <= \^descramble_buf_1_m_imag_v_i_full_n\;
  descramble_buf_1_M_imag_V_t_empty_n <= \^descramble_buf_1_m_imag_v_t_empty_n\;
  iptr <= \^iptr\;
  tptr <= \^tptr\;
ap_idle_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => ap_idle_INST_0_i_2_n_0,
      I1 => empty_n_reg_0,
      I2 => Q(0),
      I3 => ap_start,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => internal_empty_n_reg,
      O => ap_idle
    );
ap_idle_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^descramble_buf_1_m_imag_v_t_empty_n\,
      I1 => descramble_buf_0_M_real_V_t_empty_n,
      I2 => real_spectrum_hi_buf_i_1_t_empty_n,
      I3 => descramble_buf_0_M_imag_V_t_empty_n,
      O => ap_idle_INST_0_i_2_n_0
    );
ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8C800"
    )
        port map (
      I0 => \^descramble_buf_1_m_imag_v_i_full_n\,
      I1 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I2 => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      I3 => descramble_buf_0_M_real_V_i_full_n,
      I4 => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      I5 => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V_reg,
      O => Loop_realfft_be_buffer_proc86_U0_ap_continue
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(1),
      I1 => \^descramble_buf_1_m_imag_v_t_empty_n\,
      I2 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I3 => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      I4 => \^descramble_buf_1_m_imag_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1__0_n_0\
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_1_m_imag_v_t_empty_n\,
      I3 => Q(1),
      I4 => count(1),
      O => \count[1]_i_1__0_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__0_n_0\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__0_n_0\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCDCFC"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_1_m_imag_v_t_empty_n\,
      I3 => Q(1),
      I4 => count(1),
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => \^descramble_buf_1_m_imag_v_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^descramble_buf_1_m_imag_v_t_empty_n\,
      I4 => Q(1),
      I5 => \^descramble_buf_1_m_imag_v_i_full_n\,
      O => \full_n_i_1__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^descramble_buf_1_m_imag_v_i_full_n\,
      S => ap_rst_n_inv
    );
\gen_buffer[0].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_14
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(15 downto 0) => \buf_q0[0]_0\(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      empty_n_reg => \^descramble_buf_1_m_imag_v_t_empty_n\,
      \iptr_reg[0]\ => \^iptr\,
      \tmp_42_reg_198_reg[0]\(0) => \tmp_42_reg_198_reg[0]\(0),
      \tptr_reg[0]\ => \^tptr\
    );
\gen_buffer[1].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_15
     port map (
      DOADO(15 downto 0) => \buf_q0[0]_0\(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]_0\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg_0(15 downto 0),
      empty_n_reg => \^descramble_buf_1_m_imag_v_t_empty_n\,
      \i2_0_i_reg_236_reg[6]\(7 downto 0) => \i2_0_i_reg_236_reg[6]\(7 downto 0),
      \iptr_reg[0]\(0) => \iptr_reg[0]_0\(0),
      \iptr_reg[0]_0\ => \^iptr\,
      \p_Val2_2_reg_947_reg[15]\(15 downto 0) => \p_Val2_2_reg_947_reg[15]\(15 downto 0),
      \tptr_reg[0]\ => \^tptr\
    );
\iptr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I1 => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      I2 => \^descramble_buf_1_m_imag_v_i_full_n\,
      I3 => \^iptr\,
      O => \iptr[0]_i_1__2_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__2_n_0\,
      Q => \^iptr\,
      R => ap_rst_n_inv
    );
\pop_buf_delay[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^descramble_buf_1_m_imag_v_t_empty_n\,
      I1 => Q(1),
      O => pop_buf
    );
\pop_buf_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => pop_buf,
      Q => pop_buf_delay,
      R => ap_rst_n_inv
    );
\tptr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pop_buf_delay,
      I1 => \^tptr\,
      O => \tptr[0]_i_1__3_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__3_n_0\,
      Q => \^tptr\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1 is
  port (
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tptr : out STD_LOGIC;
    descramble_buf_1_M_real_V_t_empty_n : out STD_LOGIC;
    descramble_buf_1_M_real_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    \p_Val2_3_reg_942_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \i2_0_i_reg_236_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_42_reg_198_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din_V_data_0_sel_rd_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : in STD_LOGIC;
    Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \ap_block_pp0_stage0_subdone16_out__1\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    Loop_realfft_be_buffer_proc86_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1 : entity is "hls_xfft2real_desibs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1 is
  signal \buf_q0[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^descramble_buf_1_m_real_v_i_full_n\ : STD_LOGIC;
  signal \^descramble_buf_1_m_real_v_t_empty_n\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \iptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal pop_buf : STD_LOGIC;
  signal pop_buf_delay : STD_LOGIC;
  signal \^tptr\ : STD_LOGIC;
  signal \tptr[0]_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair101";
begin
  descramble_buf_1_M_real_V_i_full_n <= \^descramble_buf_1_m_real_v_i_full_n\;
  descramble_buf_1_M_real_V_t_empty_n <= \^descramble_buf_1_m_real_v_t_empty_n\;
  iptr <= \^iptr\;
  tptr <= \^tptr\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(0),
      I1 => \^descramble_buf_1_m_real_v_t_empty_n\,
      I2 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I3 => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg,
      I4 => \^descramble_buf_1_m_real_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_1_m_real_v_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCDCFC"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^descramble_buf_1_m_real_v_t_empty_n\,
      I3 => Q(0),
      I4 => count(1),
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^descramble_buf_1_m_real_v_t_empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^descramble_buf_1_m_real_v_t_empty_n\,
      I4 => Q(0),
      I5 => \^descramble_buf_1_m_real_v_i_full_n\,
      O => full_n_i_1_n_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^descramble_buf_1_m_real_v_i_full_n\,
      S => ap_rst_n_inv
    );
\gen_buffer[0].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore
     port map (
      DOADO(15 downto 0) => \buf_q0[0]_0\(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg(15 downto 0),
      empty_n_reg => \^descramble_buf_1_m_real_v_t_empty_n\,
      \i2_0_i_reg_236_reg[6]\(7 downto 0) => \i2_0_i_reg_236_reg[6]\(7 downto 0),
      \iptr_reg[0]\ => \^iptr\,
      \tmp_42_reg_198_reg[0]\(0) => \tmp_42_reg_198_reg[0]\(0),
      \tptr_reg[0]\ => \^tptr\
    );
\gen_buffer[1].hls_xfft2real_desibs_memcore_U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_memcore_12
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(15 downto 0) => \buf_q0[0]_0\(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      WEA(0) => WEA(0),
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0) => \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]_0\(15 downto 0),
      din_V_data_0_sel_rd_reg(15 downto 0) => din_V_data_0_sel_rd_reg_0(15 downto 0),
      empty_n_reg => \^descramble_buf_1_m_real_v_t_empty_n\,
      \iptr_reg[0]\ => \^iptr\,
      \p_Val2_3_reg_942_reg[15]\(15 downto 0) => \p_Val2_3_reg_942_reg[15]\(15 downto 0),
      \tptr_reg[0]\ => \^tptr\
    );
\iptr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => Loop_realfft_be_buffer_proc86_U0_ap_done,
      I1 => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg,
      I2 => \^descramble_buf_1_m_real_v_i_full_n\,
      I3 => \^iptr\,
      O => \iptr[0]_i_1__0_n_0\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__0_n_0\,
      Q => \^iptr\,
      R => ap_rst_n_inv
    );
\pop_buf_delay[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^descramble_buf_1_m_real_v_t_empty_n\,
      I1 => Q(0),
      O => pop_buf
    );
\pop_buf_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => pop_buf,
      Q => pop_buf_delay,
      R => ap_rst_n_inv
    );
\tptr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pop_buf_delay,
      I1 => \^tptr\,
      O => \tptr[0]_i_1__4_n_0\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__4_n_0\,
      Q => \^tptr\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    din_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    din_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    din_TVALID : in STD_LOGIC;
    din_TREADY : out STD_LOGIC;
    dout_TVALID : out STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real is
  signal Loop_realfft_be_buffer_proc86_U0_ap_continue : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_ap_done : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_imag_V_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_buffer_proc86_U0_n_100 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_101 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_102 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_103 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_104 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_105 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_106 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_107 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_108 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_109 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_110 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_111 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_112 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_113 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_114 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_115 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_116 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_117 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_118 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_119 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_120 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_121 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_122 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_123 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_124 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_125 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_126 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_127 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_128 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_129 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_130 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_63 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_64 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_65 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_66 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_67 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_68 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_69 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_7 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_70 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_71 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_72 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_73 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_74 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_75 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_76 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_77 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_78 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_79 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_80 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_81 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_82 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_83 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_84 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_85 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_86 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_87 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_88 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_89 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_90 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_91 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_92 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_93 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_94 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_95 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_96 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_97 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_98 : STD_LOGIC;
  signal Loop_realfft_be_buffer_proc86_U0_n_99 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_ap_done : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_ap_ready : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_10 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_2 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_46 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_47 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_48 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_49 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_5 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_50 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_51 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_52 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_53 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_54 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_55 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_56 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_57 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_58 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_59 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_60 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_62 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_63 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_64 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_65 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_66 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_67 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_68 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_69 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_70 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_71 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_72 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_73 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_74 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_75 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_76 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_n_77 : STD_LOGIC;
  signal Loop_realfft_be_descramble_proc87_U0_real_spectrum_hi_buf_i_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_descramble_proc87_U0_real_spectrum_hi_buf_i_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_descramble_proc87_U0_real_spectrum_lo_V_M_imag_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_descramble_proc87_U0_real_spectrum_lo_V_M_real_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_rev_real_hi_proc88_U0_ap_ready : STD_LOGIC;
  signal Loop_realfft_be_rev_real_hi_proc88_U0_n_12 : STD_LOGIC;
  signal Loop_realfft_be_rev_real_hi_proc88_U0_n_14 : STD_LOGIC;
  signal Loop_realfft_be_rev_real_hi_proc88_U0_n_8 : STD_LOGIC;
  signal Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_V_M_imag_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_V_M_real_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 : STD_LOGIC;
  signal Loop_realfft_be_stream_output_proc89_U0_ap_ready : STD_LOGIC;
  signal Loop_realfft_be_stream_output_proc89_U0_ap_start : STD_LOGIC;
  signal Loop_realfft_be_stream_output_proc89_U0_n_10 : STD_LOGIC;
  signal Loop_realfft_be_stream_output_proc89_U0_n_2 : STD_LOGIC;
  signal Loop_realfft_be_stream_output_proc89_U0_n_4 : STD_LOGIC;
  signal Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read : STD_LOGIC;
  signal Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read : STD_LOGIC;
  signal \ap_block_pp0_stage0_subdone16_out__1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond1300_i_reg_135 : STD_LOGIC;
  signal ap_reg_pp0_iter9_tmp_32_reg_923 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_descramble_buf_0_M_imag_V : STD_LOGIC;
  signal ap_sync_channel_write_descramble_buf_0_M_real_V : STD_LOGIC;
  signal ap_sync_channel_write_descramble_buf_1_M_imag_V : STD_LOGIC;
  signal ap_sync_channel_write_descramble_buf_1_M_real_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_0_M_imag_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_0_M_real_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_1_M_imag_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg_n_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_n_0 : STD_LOGIC;
  signal \buf_a0[0]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[0]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_q1[0]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q1[0]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q1[1]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_q1[1]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \buf_we0[1]_2\ : STD_LOGIC;
  signal \buf_we0[1]_4\ : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_18 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_19 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_20 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_21 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_22 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_23 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_24 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_25 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_26 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_27 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_28 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_29 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_30 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_31 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_32 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_33 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_34 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_U_n_35 : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_i_full_n : STD_LOGIC;
  signal descramble_buf_0_M_imag_V_t_empty_n : STD_LOGIC;
  signal descramble_buf_0_M_real_V_i_full_n : STD_LOGIC;
  signal descramble_buf_0_M_real_V_t_empty_n : STD_LOGIC;
  signal descramble_buf_1_M_imag_V_U_n_37 : STD_LOGIC;
  signal descramble_buf_1_M_imag_V_i_full_n : STD_LOGIC;
  signal descramble_buf_1_M_imag_V_t_empty_n : STD_LOGIC;
  signal descramble_buf_1_M_imag_V_t_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal descramble_buf_1_M_real_V_i_full_n : STD_LOGIC;
  signal descramble_buf_1_M_real_V_t_empty_n : STD_LOGIC;
  signal descramble_buf_1_M_real_V_t_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal iptr : STD_LOGIC;
  signal iptr_20 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_14 : STD_LOGIC;
  signal mOutPtr110_out_15 : STD_LOGIC;
  signal mOutPtr110_out_16 : STD_LOGIC;
  signal mOutPtr110_out_17 : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_24 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_Val2_1_reg_935 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_s_reg_928 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal push_buf : STD_LOGIC;
  signal push_buf_10 : STD_LOGIC;
  signal push_buf_11 : STD_LOGIC;
  signal push_buf_3 : STD_LOGIC;
  signal push_buf_5 : STD_LOGIC;
  signal push_buf_6 : STD_LOGIC;
  signal real_spectrum_hi_V_M_imag_V_empty_n : STD_LOGIC;
  signal real_spectrum_hi_V_M_imag_V_full_n : STD_LOGIC;
  signal real_spectrum_hi_V_M_real_V_empty_n : STD_LOGIC;
  signal real_spectrum_hi_V_M_real_V_full_n : STD_LOGIC;
  signal real_spectrum_hi_buf_i_0_U_n_20 : STD_LOGIC;
  signal real_spectrum_hi_buf_i_0_U_n_21 : STD_LOGIC;
  signal real_spectrum_hi_buf_i_0_i_full_n : STD_LOGIC;
  signal real_spectrum_hi_buf_i_0_t_empty_n : STD_LOGIC;
  signal real_spectrum_hi_buf_i_1_U_n_19 : STD_LOGIC;
  signal real_spectrum_hi_buf_i_1_i_full_n : STD_LOGIC;
  signal real_spectrum_hi_buf_i_1_t_empty_n : STD_LOGIC;
  signal real_spectrum_lo_V_M_imag_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal real_spectrum_lo_V_M_imag_V_empty_n : STD_LOGIC;
  signal real_spectrum_lo_V_M_imag_V_full_n : STD_LOGIC;
  signal real_spectrum_lo_V_M_real_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal real_spectrum_lo_V_M_real_V_empty_n : STD_LOGIC;
  signal real_spectrum_lo_V_M_real_V_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_12 : STD_LOGIC;
  signal shiftReg_ce_13 : STD_LOGIC;
  signal shiftReg_ce_9 : STD_LOGIC;
  signal start_for_Loop_realfft_be_stream_output_proc89_U0_full_n : STD_LOGIC;
  signal start_for_Loop_rencg_U_n_3 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal tmp_data_1_fu_208_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_reg_219 : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal tptr_21 : STD_LOGIC;
begin
Loop_realfft_be_buffer_proc86_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_buffer_proc86
     port map (
      ADDRARDADDR(3 downto 1) => \buf_a0[1]_1\(6 downto 4),
      ADDRARDADDR(0) => \buf_a0[1]_1\(0),
      DIADI(15 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_d0(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_ap_continue => Loop_realfft_be_buffer_proc86_U0_ap_continue,
      Loop_realfft_be_buffer_proc86_U0_ap_done => Loop_realfft_be_buffer_proc86_U0_ap_done,
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Q(0) => Loop_realfft_be_buffer_proc86_U0_n_7,
      WEA(0) => \buf_we0[1]_4\,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_channel_write_descramble_buf_0_M_imag_V => ap_sync_channel_write_descramble_buf_0_M_imag_V,
      ap_sync_channel_write_descramble_buf_0_M_real_V => ap_sync_channel_write_descramble_buf_0_M_real_V,
      ap_sync_channel_write_descramble_buf_1_M_imag_V => ap_sync_channel_write_descramble_buf_1_M_imag_V,
      ap_sync_channel_write_descramble_buf_1_M_real_V => ap_sync_channel_write_descramble_buf_1_M_real_V,
      ap_sync_reg_channel_write_descramble_buf_0_M_imag_V => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      ap_sync_reg_channel_write_descramble_buf_0_M_real_V => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      ap_sync_reg_channel_write_descramble_buf_1_M_imag_V => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_reg => Loop_realfft_be_buffer_proc86_U0_n_64,
      ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg_n_0,
      descramble_buf_0_M_imag_V_i_full_n => descramble_buf_0_M_imag_V_i_full_n,
      descramble_buf_0_M_real_V_i_full_n => descramble_buf_0_M_real_V_i_full_n,
      descramble_buf_1_M_imag_V_i_full_n => descramble_buf_1_M_imag_V_i_full_n,
      descramble_buf_1_M_real_V_i_full_n => descramble_buf_1_M_real_V_i_full_n,
      din_TDATA(31 downto 0) => din_TDATA(31 downto 0),
      din_TREADY => din_TREADY,
      din_TVALID => din_TVALID,
      \i2_0_i_reg_236_reg[0]\(0) => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_address0(0),
      \i2_0_i_reg_236_reg[3]\ => Loop_realfft_be_descramble_proc87_U0_n_46,
      \i2_0_i_reg_236_reg[4]\ => Loop_realfft_be_descramble_proc87_U0_n_47,
      \i2_0_i_reg_236_reg[5]\ => Loop_realfft_be_descramble_proc87_U0_n_48,
      iptr => iptr_20,
      iptr_3 => iptr,
      push_buf => push_buf_6,
      push_buf_0 => push_buf_5,
      push_buf_1 => push_buf_3,
      push_buf_2 => push_buf,
      ram_reg(0) => \buf_we0[1]_2\,
      ram_reg_0(7 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_address0(7 downto 0),
      ram_reg_1(3 downto 1) => \buf_a0[1]_0\(6 downto 4),
      ram_reg_1(0) => \buf_a0[1]_0\(0),
      ram_reg_2(15 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_imag_V_d0(15 downto 0),
      ram_reg_3(0) => Loop_realfft_be_buffer_proc86_U0_n_63,
      ram_reg_4(0) => Loop_realfft_be_buffer_proc86_U0_n_65,
      ram_reg_5(0) => Loop_realfft_be_buffer_proc86_U0_n_66,
      ram_reg_6(15) => Loop_realfft_be_buffer_proc86_U0_n_67,
      ram_reg_6(14) => Loop_realfft_be_buffer_proc86_U0_n_68,
      ram_reg_6(13) => Loop_realfft_be_buffer_proc86_U0_n_69,
      ram_reg_6(12) => Loop_realfft_be_buffer_proc86_U0_n_70,
      ram_reg_6(11) => Loop_realfft_be_buffer_proc86_U0_n_71,
      ram_reg_6(10) => Loop_realfft_be_buffer_proc86_U0_n_72,
      ram_reg_6(9) => Loop_realfft_be_buffer_proc86_U0_n_73,
      ram_reg_6(8) => Loop_realfft_be_buffer_proc86_U0_n_74,
      ram_reg_6(7) => Loop_realfft_be_buffer_proc86_U0_n_75,
      ram_reg_6(6) => Loop_realfft_be_buffer_proc86_U0_n_76,
      ram_reg_6(5) => Loop_realfft_be_buffer_proc86_U0_n_77,
      ram_reg_6(4) => Loop_realfft_be_buffer_proc86_U0_n_78,
      ram_reg_6(3) => Loop_realfft_be_buffer_proc86_U0_n_79,
      ram_reg_6(2) => Loop_realfft_be_buffer_proc86_U0_n_80,
      ram_reg_6(1) => Loop_realfft_be_buffer_proc86_U0_n_81,
      ram_reg_6(0) => Loop_realfft_be_buffer_proc86_U0_n_82,
      ram_reg_7(15) => Loop_realfft_be_buffer_proc86_U0_n_83,
      ram_reg_7(14) => Loop_realfft_be_buffer_proc86_U0_n_84,
      ram_reg_7(13) => Loop_realfft_be_buffer_proc86_U0_n_85,
      ram_reg_7(12) => Loop_realfft_be_buffer_proc86_U0_n_86,
      ram_reg_7(11) => Loop_realfft_be_buffer_proc86_U0_n_87,
      ram_reg_7(10) => Loop_realfft_be_buffer_proc86_U0_n_88,
      ram_reg_7(9) => Loop_realfft_be_buffer_proc86_U0_n_89,
      ram_reg_7(8) => Loop_realfft_be_buffer_proc86_U0_n_90,
      ram_reg_7(7) => Loop_realfft_be_buffer_proc86_U0_n_91,
      ram_reg_7(6) => Loop_realfft_be_buffer_proc86_U0_n_92,
      ram_reg_7(5) => Loop_realfft_be_buffer_proc86_U0_n_93,
      ram_reg_7(4) => Loop_realfft_be_buffer_proc86_U0_n_94,
      ram_reg_7(3) => Loop_realfft_be_buffer_proc86_U0_n_95,
      ram_reg_7(2) => Loop_realfft_be_buffer_proc86_U0_n_96,
      ram_reg_7(1) => Loop_realfft_be_buffer_proc86_U0_n_97,
      ram_reg_7(0) => Loop_realfft_be_buffer_proc86_U0_n_98,
      ram_reg_8(15) => Loop_realfft_be_buffer_proc86_U0_n_99,
      ram_reg_8(14) => Loop_realfft_be_buffer_proc86_U0_n_100,
      ram_reg_8(13) => Loop_realfft_be_buffer_proc86_U0_n_101,
      ram_reg_8(12) => Loop_realfft_be_buffer_proc86_U0_n_102,
      ram_reg_8(11) => Loop_realfft_be_buffer_proc86_U0_n_103,
      ram_reg_8(10) => Loop_realfft_be_buffer_proc86_U0_n_104,
      ram_reg_8(9) => Loop_realfft_be_buffer_proc86_U0_n_105,
      ram_reg_8(8) => Loop_realfft_be_buffer_proc86_U0_n_106,
      ram_reg_8(7) => Loop_realfft_be_buffer_proc86_U0_n_107,
      ram_reg_8(6) => Loop_realfft_be_buffer_proc86_U0_n_108,
      ram_reg_8(5) => Loop_realfft_be_buffer_proc86_U0_n_109,
      ram_reg_8(4) => Loop_realfft_be_buffer_proc86_U0_n_110,
      ram_reg_8(3) => Loop_realfft_be_buffer_proc86_U0_n_111,
      ram_reg_8(2) => Loop_realfft_be_buffer_proc86_U0_n_112,
      ram_reg_8(1) => Loop_realfft_be_buffer_proc86_U0_n_113,
      ram_reg_8(0) => Loop_realfft_be_buffer_proc86_U0_n_114,
      ram_reg_9(15) => Loop_realfft_be_buffer_proc86_U0_n_115,
      ram_reg_9(14) => Loop_realfft_be_buffer_proc86_U0_n_116,
      ram_reg_9(13) => Loop_realfft_be_buffer_proc86_U0_n_117,
      ram_reg_9(12) => Loop_realfft_be_buffer_proc86_U0_n_118,
      ram_reg_9(11) => Loop_realfft_be_buffer_proc86_U0_n_119,
      ram_reg_9(10) => Loop_realfft_be_buffer_proc86_U0_n_120,
      ram_reg_9(9) => Loop_realfft_be_buffer_proc86_U0_n_121,
      ram_reg_9(8) => Loop_realfft_be_buffer_proc86_U0_n_122,
      ram_reg_9(7) => Loop_realfft_be_buffer_proc86_U0_n_123,
      ram_reg_9(6) => Loop_realfft_be_buffer_proc86_U0_n_124,
      ram_reg_9(5) => Loop_realfft_be_buffer_proc86_U0_n_125,
      ram_reg_9(4) => Loop_realfft_be_buffer_proc86_U0_n_126,
      ram_reg_9(3) => Loop_realfft_be_buffer_proc86_U0_n_127,
      ram_reg_9(2) => Loop_realfft_be_buffer_proc86_U0_n_128,
      ram_reg_9(1) => Loop_realfft_be_buffer_proc86_U0_n_129,
      ram_reg_9(0) => Loop_realfft_be_buffer_proc86_U0_n_130
    );
Loop_realfft_be_descramble_proc87_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_descramble_proc87
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[0]_8\(7 downto 0),
      D(15 downto 0) => p_Val2_s_reg_928(15 downto 0),
      DI(3) => Loop_realfft_be_descramble_proc87_U0_n_62,
      DI(2) => Loop_realfft_be_descramble_proc87_U0_n_63,
      DI(1) => Loop_realfft_be_descramble_proc87_U0_n_64,
      DI(0) => Loop_realfft_be_descramble_proc87_U0_n_65,
      DIADI(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_hi_buf_i_0_d0(15 downto 0),
      DOBDO(15 downto 0) => p_Val2_1_reg_935(15 downto 0),
      Loop_realfft_be_descramble_proc87_U0_ap_done => Loop_realfft_be_descramble_proc87_U0_ap_done,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      O(0) => Loop_realfft_be_descramble_proc87_U0_n_77,
      Q(1) => Loop_realfft_be_descramble_proc87_U0_ap_ready,
      Q(0) => Loop_realfft_be_descramble_proc87_U0_n_10,
      S(3) => descramble_buf_0_M_imag_V_U_n_24,
      S(2) => descramble_buf_0_M_imag_V_U_n_25,
      S(1) => descramble_buf_0_M_imag_V_U_n_26,
      S(0) => descramble_buf_0_M_imag_V_U_n_27,
      WEA(0) => shiftReg_ce,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg => real_spectrum_hi_buf_i_1_U_n_19,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_n_0,
      descramble_buf_0_M_imag_V_t_empty_n => descramble_buf_0_M_imag_V_t_empty_n,
      descramble_buf_0_M_real_V_t_empty_n => descramble_buf_0_M_real_V_t_empty_n,
      descramble_buf_1_M_imag_V_t_empty_n => descramble_buf_1_M_imag_V_t_empty_n,
      descramble_buf_1_M_real_V_t_empty_n => descramble_buf_1_M_real_V_t_empty_n,
      \dout_V_data_1_payload_A_reg[31]\(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_lo_V_M_imag_V_din(15 downto 0),
      empty_n_reg => descramble_buf_0_M_imag_V_U_n_19,
      \in\(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_lo_V_M_real_V_din(15 downto 0),
      iptr => iptr,
      iptr_1 => iptr_20,
      \iptr_reg[0]\ => Loop_realfft_be_descramble_proc87_U0_n_57,
      \iptr_reg[0]_0\ => Loop_realfft_be_descramble_proc87_U0_n_58,
      \iptr_reg[0]_1\(0) => memcore_iaddr(0),
      \iptr_reg[0]_2\(0) => memcore_iaddr_24(0),
      \mOutPtr_reg[2]\ => Loop_realfft_be_descramble_proc87_U0_n_49,
      \newIndex_reg_193_reg[7]\(7 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_address0(7 downto 0),
      \p_Val2_5_reg_972_reg[11]_0\(3) => Loop_realfft_be_descramble_proc87_U0_n_70,
      \p_Val2_5_reg_972_reg[11]_0\(2) => Loop_realfft_be_descramble_proc87_U0_n_71,
      \p_Val2_5_reg_972_reg[11]_0\(1) => Loop_realfft_be_descramble_proc87_U0_n_72,
      \p_Val2_5_reg_972_reg[11]_0\(0) => Loop_realfft_be_descramble_proc87_U0_n_73,
      \p_Val2_5_reg_972_reg[15]_0\(2) => Loop_realfft_be_descramble_proc87_U0_n_74,
      \p_Val2_5_reg_972_reg[15]_0\(1) => Loop_realfft_be_descramble_proc87_U0_n_75,
      \p_Val2_5_reg_972_reg[15]_0\(0) => Loop_realfft_be_descramble_proc87_U0_n_76,
      \p_Val2_5_reg_972_reg[7]_0\(3) => Loop_realfft_be_descramble_proc87_U0_n_66,
      \p_Val2_5_reg_972_reg[7]_0\(2) => Loop_realfft_be_descramble_proc87_U0_n_67,
      \p_Val2_5_reg_972_reg[7]_0\(1) => Loop_realfft_be_descramble_proc87_U0_n_68,
      \p_Val2_5_reg_972_reg[7]_0\(0) => Loop_realfft_be_descramble_proc87_U0_n_69,
      p_reg_reg => Loop_realfft_be_descramble_proc87_U0_n_2,
      p_reg_reg_0 => Loop_realfft_be_descramble_proc87_U0_n_5,
      push_buf => push_buf_11,
      push_buf_0 => push_buf_10,
      ram_reg(0) => ap_reg_pp0_iter9_tmp_32_reg_923(0),
      ram_reg_0(3) => \buf_a0[1]_0\(7),
      ram_reg_0(2 downto 0) => \buf_a0[1]_0\(3 downto 1),
      ram_reg_1(7 downto 0) => \buf_a0[0]_7\(7 downto 0),
      ram_reg_10(15 downto 0) => \buf_q1[0]_23\(15 downto 0),
      ram_reg_11(15 downto 0) => \buf_q1[1]_22\(15 downto 0),
      ram_reg_12(15 downto 0) => \buf_q1[0]_19\(15 downto 0),
      ram_reg_13(15 downto 0) => \buf_q1[1]_18\(15 downto 0),
      ram_reg_14(15 downto 0) => descramble_buf_1_M_real_V_t_q0(15 downto 0),
      ram_reg_15(15 downto 0) => descramble_buf_1_M_imag_V_t_q0(15 downto 0),
      ram_reg_16(3) => descramble_buf_0_M_imag_V_U_n_28,
      ram_reg_16(2) => descramble_buf_0_M_imag_V_U_n_29,
      ram_reg_16(1) => descramble_buf_0_M_imag_V_U_n_30,
      ram_reg_16(0) => descramble_buf_0_M_imag_V_U_n_31,
      ram_reg_17(3) => descramble_buf_0_M_imag_V_U_n_32,
      ram_reg_17(2) => descramble_buf_0_M_imag_V_U_n_33,
      ram_reg_17(1) => descramble_buf_0_M_imag_V_U_n_34,
      ram_reg_17(0) => descramble_buf_0_M_imag_V_U_n_35,
      ram_reg_18(3) => descramble_buf_0_M_imag_V_U_n_20,
      ram_reg_18(2) => descramble_buf_0_M_imag_V_U_n_21,
      ram_reg_18(1) => descramble_buf_0_M_imag_V_U_n_22,
      ram_reg_18(0) => descramble_buf_0_M_imag_V_U_n_23,
      ram_reg_2(3) => \buf_a0[1]_1\(7),
      ram_reg_2(2 downto 0) => \buf_a0[1]_1\(3 downto 1),
      ram_reg_3 => Loop_realfft_be_descramble_proc87_U0_n_46,
      ram_reg_4 => Loop_realfft_be_descramble_proc87_U0_n_47,
      ram_reg_5 => Loop_realfft_be_descramble_proc87_U0_n_48,
      ram_reg_6(6) => Loop_realfft_be_descramble_proc87_U0_n_50,
      ram_reg_6(5) => Loop_realfft_be_descramble_proc87_U0_n_51,
      ram_reg_6(4) => Loop_realfft_be_descramble_proc87_U0_n_52,
      ram_reg_6(3) => Loop_realfft_be_descramble_proc87_U0_n_53,
      ram_reg_6(2) => Loop_realfft_be_descramble_proc87_U0_n_54,
      ram_reg_6(1) => Loop_realfft_be_descramble_proc87_U0_n_55,
      ram_reg_6(0) => Loop_realfft_be_descramble_proc87_U0_n_56,
      ram_reg_7 => Loop_realfft_be_descramble_proc87_U0_n_59,
      ram_reg_8 => Loop_realfft_be_descramble_proc87_U0_n_60,
      ram_reg_9(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_hi_buf_i_1_d0(15 downto 0),
      real_spectrum_hi_buf_i_0_i_full_n => real_spectrum_hi_buf_i_0_i_full_n,
      real_spectrum_hi_buf_i_1_i_full_n => real_spectrum_hi_buf_i_1_i_full_n,
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n,
      shiftReg_ce => shiftReg_ce_9,
      start_for_Loop_realfft_be_stream_output_proc89_U0_full_n => start_for_Loop_realfft_be_stream_output_proc89_U0_full_n,
      start_once_reg => start_once_reg,
      \tmp_32_reg_923_reg[7]_0\(7 downto 0) => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_address0(7 downto 0),
      tptr => tptr_21,
      tptr_2 => tptr
    );
Loop_realfft_be_rev_real_hi_proc88_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_rev_real_hi_proc88
     port map (
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      Q(1) => Loop_realfft_be_rev_real_hi_proc88_U0_ap_ready,
      Q(0) => Loop_realfft_be_rev_real_hi_proc88_U0_n_12,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => Loop_realfft_be_rev_real_hi_proc88_U0_n_8,
      ap_reg_pp0_iter1_exitcond1300_i_reg_135 => ap_reg_pp0_iter1_exitcond1300_i_reg_135,
      ap_rst_n => ap_rst_n,
      ram_reg => Loop_realfft_be_rev_real_hi_proc88_U0_n_14,
      real_spectrum_hi_V_M_imag_V_full_n => real_spectrum_hi_V_M_imag_V_full_n,
      real_spectrum_hi_V_M_real_V_full_n => real_spectrum_hi_V_M_real_V_full_n,
      real_spectrum_hi_buf_i_0_t_empty_n => real_spectrum_hi_buf_i_0_t_empty_n,
      real_spectrum_hi_buf_i_1_t_empty_n => real_spectrum_hi_buf_i_1_t_empty_n,
      shiftReg_ce => shiftReg_ce_13,
      shiftReg_ce_0 => shiftReg_ce_12
    );
Loop_realfft_be_stream_output_proc89_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_realfft_be_stream_output_proc89
     port map (
      D(31 downto 0) => tmp_data_1_fu_208_p3(31 downto 0),
      E(0) => ap_enable_reg_pp0_iter1,
      Loop_realfft_be_stream_output_proc89_U0_ap_ready => Loop_realfft_be_stream_output_proc89_U0_ap_ready,
      Loop_realfft_be_stream_output_proc89_U0_ap_start => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      Q(0) => Loop_realfft_be_stream_output_proc89_U0_n_2,
      SS(0) => ap_rst_n_inv,
      WEA(0) => shiftReg_ce,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1_reg_0 => Loop_realfft_be_stream_output_proc89_U0_n_4,
      ap_rst_n => ap_rst_n,
      dout_TDATA(31 downto 0) => dout_TDATA(31 downto 0),
      dout_TLAST(0) => dout_TLAST(0),
      dout_TREADY => dout_TREADY,
      dout_TVALID => dout_TVALID,
      mOutPtr110_out => mOutPtr110_out_17,
      mOutPtr110_out_0 => mOutPtr110_out_16,
      mOutPtr110_out_1 => mOutPtr110_out_15,
      mOutPtr110_out_2 => mOutPtr110_out_14,
      mOutPtr110_out_3 => mOutPtr110_out,
      \mOutPtr_reg[2]\ => Loop_realfft_be_stream_output_proc89_U0_n_10,
      real_spectrum_hi_V_M_imag_V_empty_n => real_spectrum_hi_V_M_imag_V_empty_n,
      real_spectrum_hi_V_M_imag_V_full_n => real_spectrum_hi_V_M_imag_V_full_n,
      real_spectrum_hi_V_M_real_V_empty_n => real_spectrum_hi_V_M_real_V_empty_n,
      real_spectrum_hi_V_M_real_V_full_n => real_spectrum_hi_V_M_real_V_full_n,
      real_spectrum_lo_V_M_imag_V_empty_n => real_spectrum_lo_V_M_imag_V_empty_n,
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_empty_n => real_spectrum_lo_V_M_real_V_empty_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n,
      shiftReg_ce => shiftReg_ce_12,
      start_for_Loop_realfft_be_stream_output_proc89_U0_full_n => start_for_Loop_realfft_be_stream_output_proc89_U0_full_n,
      start_once_reg_reg => Loop_realfft_be_descramble_proc87_U0_n_49,
      tmp_reg_219 => tmp_reg_219
    );
ap_sync_reg_channel_write_descramble_buf_0_M_imag_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_descramble_buf_0_M_imag_V,
      Q => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      R => Loop_realfft_be_buffer_proc86_U0_n_64
    );
ap_sync_reg_channel_write_descramble_buf_0_M_real_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_descramble_buf_0_M_real_V,
      Q => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      R => Loop_realfft_be_buffer_proc86_U0_n_64
    );
ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_descramble_buf_1_M_imag_V,
      Q => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      R => Loop_realfft_be_buffer_proc86_U0_n_64
    );
ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_descramble_buf_1_M_real_V,
      Q => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg_n_0,
      R => Loop_realfft_be_buffer_proc86_U0_n_64
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => real_spectrum_hi_buf_i_0_U_n_20,
      Q => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      R => '0'
    );
ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => real_spectrum_hi_buf_i_0_U_n_21,
      Q => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_n_0,
      R => '0'
    );
descramble_buf_0_M_imag_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi
     port map (
      DI(3) => Loop_realfft_be_descramble_proc87_U0_n_62,
      DI(2) => Loop_realfft_be_descramble_proc87_U0_n_63,
      DI(1) => Loop_realfft_be_descramble_proc87_U0_n_64,
      DI(0) => Loop_realfft_be_descramble_proc87_U0_n_65,
      DOBDO(15 downto 0) => p_Val2_1_reg_935(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_ap_done => Loop_realfft_be_buffer_proc86_U0_ap_done,
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      O(0) => Loop_realfft_be_descramble_proc87_U0_n_77,
      Q(0) => Loop_realfft_be_descramble_proc87_U0_ap_ready,
      S(3) => descramble_buf_0_M_imag_V_U_n_24,
      S(2) => descramble_buf_0_M_imag_V_U_n_25,
      S(1) => descramble_buf_0_M_imag_V_U_n_26,
      S(0) => descramble_buf_0_M_imag_V_U_n_27,
      ap_clk => ap_clk,
      ap_done_reg_reg => descramble_buf_0_M_imag_V_U_n_18,
      ap_enable_reg_pp0_iter1_reg(0) => Loop_realfft_be_buffer_proc86_U0_n_63,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_descramble_buf_0_M_imag_V => ap_sync_reg_channel_write_descramble_buf_0_M_imag_V,
      ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg_n_0,
      descramble_buf_0_M_imag_V_i_full_n => descramble_buf_0_M_imag_V_i_full_n,
      descramble_buf_0_M_imag_V_t_empty_n => descramble_buf_0_M_imag_V_t_empty_n,
      descramble_buf_0_M_real_V_t_empty_n => descramble_buf_0_M_real_V_t_empty_n,
      descramble_buf_1_M_imag_V_t_empty_n => descramble_buf_1_M_imag_V_t_empty_n,
      descramble_buf_1_M_real_V_i_full_n => descramble_buf_1_M_real_V_i_full_n,
      descramble_buf_1_M_real_V_t_empty_n => descramble_buf_1_M_real_V_t_empty_n,
      \din_V_data_0_payload_B_reg[31]\(15 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_imag_V_d0(15 downto 0),
      \i2_0_i_reg_236_reg[7]\(7 downto 0) => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_address0(7 downto 0),
      internal_full_n_reg => Loop_realfft_be_descramble_proc87_U0_n_60,
      \mOutPtr_reg[0]\ => descramble_buf_0_M_imag_V_U_n_19,
      \newIndex_reg_193_reg[7]\(7 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_address0(7 downto 0),
      \p_Val2_2_reg_947_reg[12]\(3) => Loop_realfft_be_descramble_proc87_U0_n_70,
      \p_Val2_2_reg_947_reg[12]\(2) => Loop_realfft_be_descramble_proc87_U0_n_71,
      \p_Val2_2_reg_947_reg[12]\(1) => Loop_realfft_be_descramble_proc87_U0_n_72,
      \p_Val2_2_reg_947_reg[12]\(0) => Loop_realfft_be_descramble_proc87_U0_n_73,
      \p_Val2_2_reg_947_reg[15]\(2) => Loop_realfft_be_descramble_proc87_U0_n_74,
      \p_Val2_2_reg_947_reg[15]\(1) => Loop_realfft_be_descramble_proc87_U0_n_75,
      \p_Val2_2_reg_947_reg[15]\(0) => Loop_realfft_be_descramble_proc87_U0_n_76,
      \p_Val2_2_reg_947_reg[8]\(3) => Loop_realfft_be_descramble_proc87_U0_n_66,
      \p_Val2_2_reg_947_reg[8]\(2) => Loop_realfft_be_descramble_proc87_U0_n_67,
      \p_Val2_2_reg_947_reg[8]\(1) => Loop_realfft_be_descramble_proc87_U0_n_68,
      \p_Val2_2_reg_947_reg[8]\(0) => Loop_realfft_be_descramble_proc87_U0_n_69,
      \p_Val2_5_reg_972_reg[11]\(3) => descramble_buf_0_M_imag_V_U_n_32,
      \p_Val2_5_reg_972_reg[11]\(2) => descramble_buf_0_M_imag_V_U_n_33,
      \p_Val2_5_reg_972_reg[11]\(1) => descramble_buf_0_M_imag_V_U_n_34,
      \p_Val2_5_reg_972_reg[11]\(0) => descramble_buf_0_M_imag_V_U_n_35,
      \p_Val2_5_reg_972_reg[15]\(3) => descramble_buf_0_M_imag_V_U_n_20,
      \p_Val2_5_reg_972_reg[15]\(2) => descramble_buf_0_M_imag_V_U_n_21,
      \p_Val2_5_reg_972_reg[15]\(1) => descramble_buf_0_M_imag_V_U_n_22,
      \p_Val2_5_reg_972_reg[15]\(0) => descramble_buf_0_M_imag_V_U_n_23,
      \p_Val2_5_reg_972_reg[7]\(3) => descramble_buf_0_M_imag_V_U_n_28,
      \p_Val2_5_reg_972_reg[7]\(2) => descramble_buf_0_M_imag_V_U_n_29,
      \p_Val2_5_reg_972_reg[7]\(1) => descramble_buf_0_M_imag_V_U_n_30,
      \p_Val2_5_reg_972_reg[7]\(0) => descramble_buf_0_M_imag_V_U_n_31,
      push_buf => push_buf_3,
      start_for_Loop_realfft_be_stream_output_proc89_U0_full_n => start_for_Loop_realfft_be_stream_output_proc89_U0_full_n,
      start_once_reg => start_once_reg
    );
descramble_buf_0_M_real_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_0
     port map (
      D(15 downto 0) => p_Val2_s_reg_928(15 downto 0),
      DIADI(15 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_d0(15 downto 0),
      Loop_realfft_be_buffer_proc86_U0_ap_done => Loop_realfft_be_buffer_proc86_U0_ap_done,
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      Q(0) => Loop_realfft_be_descramble_proc87_U0_ap_ready,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => Loop_realfft_be_buffer_proc86_U0_n_63,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_descramble_buf_0_M_real_V => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      descramble_buf_0_M_real_V_i_full_n => descramble_buf_0_M_real_V_i_full_n,
      descramble_buf_0_M_real_V_t_empty_n => descramble_buf_0_M_real_V_t_empty_n,
      \i2_0_i_reg_236_reg[7]\(7 downto 0) => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_address0(7 downto 0),
      internal_full_n_reg => Loop_realfft_be_descramble_proc87_U0_n_60,
      \newIndex_reg_193_reg[7]\(7 downto 0) => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_address0(7 downto 0),
      push_buf => push_buf_6
    );
descramble_buf_1_M_imag_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[0]_8\(7 downto 0),
      Loop_realfft_be_buffer_proc86_U0_ap_continue => Loop_realfft_be_buffer_proc86_U0_ap_continue,
      Loop_realfft_be_buffer_proc86_U0_ap_done => Loop_realfft_be_buffer_proc86_U0_ap_done,
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      Q(1) => Loop_realfft_be_descramble_proc87_U0_ap_ready,
      Q(0) => Loop_realfft_be_descramble_proc87_U0_n_10,
      \ap_CS_fsm_reg[0]\(0) => Loop_realfft_be_buffer_proc86_U0_n_7,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_idle => descramble_buf_1_M_imag_V_U_n_37,
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]\(15 downto 0) => \buf_q1[0]_19\(15 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_7_reg_247_reg[15]_0\(15 downto 0) => \buf_q1[1]_18\(15 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_channel_write_descramble_buf_0_M_imag_V_reg => descramble_buf_0_M_imag_V_U_n_18,
      ap_sync_reg_channel_write_descramble_buf_0_M_real_V => ap_sync_reg_channel_write_descramble_buf_0_M_real_V,
      ap_sync_reg_channel_write_descramble_buf_1_M_imag_V => ap_sync_reg_channel_write_descramble_buf_1_M_imag_V,
      descramble_buf_0_M_imag_V_t_empty_n => descramble_buf_0_M_imag_V_t_empty_n,
      descramble_buf_0_M_real_V_i_full_n => descramble_buf_0_M_real_V_i_full_n,
      descramble_buf_0_M_real_V_t_empty_n => descramble_buf_0_M_real_V_t_empty_n,
      descramble_buf_1_M_imag_V_i_full_n => descramble_buf_1_M_imag_V_i_full_n,
      descramble_buf_1_M_imag_V_t_empty_n => descramble_buf_1_M_imag_V_t_empty_n,
      din_V_data_0_sel_rd_reg(15) => Loop_realfft_be_buffer_proc86_U0_n_99,
      din_V_data_0_sel_rd_reg(14) => Loop_realfft_be_buffer_proc86_U0_n_100,
      din_V_data_0_sel_rd_reg(13) => Loop_realfft_be_buffer_proc86_U0_n_101,
      din_V_data_0_sel_rd_reg(12) => Loop_realfft_be_buffer_proc86_U0_n_102,
      din_V_data_0_sel_rd_reg(11) => Loop_realfft_be_buffer_proc86_U0_n_103,
      din_V_data_0_sel_rd_reg(10) => Loop_realfft_be_buffer_proc86_U0_n_104,
      din_V_data_0_sel_rd_reg(9) => Loop_realfft_be_buffer_proc86_U0_n_105,
      din_V_data_0_sel_rd_reg(8) => Loop_realfft_be_buffer_proc86_U0_n_106,
      din_V_data_0_sel_rd_reg(7) => Loop_realfft_be_buffer_proc86_U0_n_107,
      din_V_data_0_sel_rd_reg(6) => Loop_realfft_be_buffer_proc86_U0_n_108,
      din_V_data_0_sel_rd_reg(5) => Loop_realfft_be_buffer_proc86_U0_n_109,
      din_V_data_0_sel_rd_reg(4) => Loop_realfft_be_buffer_proc86_U0_n_110,
      din_V_data_0_sel_rd_reg(3) => Loop_realfft_be_buffer_proc86_U0_n_111,
      din_V_data_0_sel_rd_reg(2) => Loop_realfft_be_buffer_proc86_U0_n_112,
      din_V_data_0_sel_rd_reg(1) => Loop_realfft_be_buffer_proc86_U0_n_113,
      din_V_data_0_sel_rd_reg(0) => Loop_realfft_be_buffer_proc86_U0_n_114,
      din_V_data_0_sel_rd_reg_0(15) => Loop_realfft_be_buffer_proc86_U0_n_115,
      din_V_data_0_sel_rd_reg_0(14) => Loop_realfft_be_buffer_proc86_U0_n_116,
      din_V_data_0_sel_rd_reg_0(13) => Loop_realfft_be_buffer_proc86_U0_n_117,
      din_V_data_0_sel_rd_reg_0(12) => Loop_realfft_be_buffer_proc86_U0_n_118,
      din_V_data_0_sel_rd_reg_0(11) => Loop_realfft_be_buffer_proc86_U0_n_119,
      din_V_data_0_sel_rd_reg_0(10) => Loop_realfft_be_buffer_proc86_U0_n_120,
      din_V_data_0_sel_rd_reg_0(9) => Loop_realfft_be_buffer_proc86_U0_n_121,
      din_V_data_0_sel_rd_reg_0(8) => Loop_realfft_be_buffer_proc86_U0_n_122,
      din_V_data_0_sel_rd_reg_0(7) => Loop_realfft_be_buffer_proc86_U0_n_123,
      din_V_data_0_sel_rd_reg_0(6) => Loop_realfft_be_buffer_proc86_U0_n_124,
      din_V_data_0_sel_rd_reg_0(5) => Loop_realfft_be_buffer_proc86_U0_n_125,
      din_V_data_0_sel_rd_reg_0(4) => Loop_realfft_be_buffer_proc86_U0_n_126,
      din_V_data_0_sel_rd_reg_0(3) => Loop_realfft_be_buffer_proc86_U0_n_127,
      din_V_data_0_sel_rd_reg_0(2) => Loop_realfft_be_buffer_proc86_U0_n_128,
      din_V_data_0_sel_rd_reg_0(1) => Loop_realfft_be_buffer_proc86_U0_n_129,
      din_V_data_0_sel_rd_reg_0(0) => Loop_realfft_be_buffer_proc86_U0_n_130,
      empty_n_reg_0 => descramble_buf_0_M_imag_V_U_n_19,
      \i2_0_i_reg_236_reg[6]\(7 downto 0) => \buf_a0[1]_0\(7 downto 0),
      internal_empty_n_reg => start_for_Loop_rencg_U_n_3,
      iptr => iptr,
      \iptr_reg[0]_0\(0) => \buf_we0[1]_2\,
      \p_Val2_2_reg_947_reg[15]\(15 downto 0) => descramble_buf_1_M_imag_V_t_q0(15 downto 0),
      push_buf => push_buf,
      real_spectrum_hi_buf_i_1_t_empty_n => real_spectrum_hi_buf_i_1_t_empty_n,
      \tmp_42_reg_198_reg[0]\(0) => Loop_realfft_be_buffer_proc86_U0_n_66,
      tptr => tptr
    );
descramble_buf_1_M_real_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_desibs_1
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[1]_1\(7 downto 0),
      Loop_realfft_be_buffer_proc86_U0_ap_done => Loop_realfft_be_buffer_proc86_U0_ap_done,
      Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0 => Loop_realfft_be_buffer_proc86_U0_descramble_buf_1_M_real_V_ce0,
      Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0 => Loop_realfft_be_descramble_proc87_U0_descramble_buf_0_M_imag_V_ce0,
      Q(0) => Loop_realfft_be_descramble_proc87_U0_ap_ready,
      WEA(0) => \buf_we0[1]_4\,
      \ap_block_pp0_stage0_subdone16_out__1\ => \ap_block_pp0_stage0_subdone16_out__1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]\(15 downto 0) => \buf_q1[0]_23\(15 downto 0),
      \ap_phi_reg_pp0_iter9_t_V_6_reg_256_reg[15]_0\(15 downto 0) => \buf_q1[1]_22\(15 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg => ap_sync_reg_channel_write_descramble_buf_1_M_real_V_reg_n_0,
      descramble_buf_1_M_real_V_i_full_n => descramble_buf_1_M_real_V_i_full_n,
      descramble_buf_1_M_real_V_t_empty_n => descramble_buf_1_M_real_V_t_empty_n,
      din_V_data_0_sel_rd_reg(15) => Loop_realfft_be_buffer_proc86_U0_n_67,
      din_V_data_0_sel_rd_reg(14) => Loop_realfft_be_buffer_proc86_U0_n_68,
      din_V_data_0_sel_rd_reg(13) => Loop_realfft_be_buffer_proc86_U0_n_69,
      din_V_data_0_sel_rd_reg(12) => Loop_realfft_be_buffer_proc86_U0_n_70,
      din_V_data_0_sel_rd_reg(11) => Loop_realfft_be_buffer_proc86_U0_n_71,
      din_V_data_0_sel_rd_reg(10) => Loop_realfft_be_buffer_proc86_U0_n_72,
      din_V_data_0_sel_rd_reg(9) => Loop_realfft_be_buffer_proc86_U0_n_73,
      din_V_data_0_sel_rd_reg(8) => Loop_realfft_be_buffer_proc86_U0_n_74,
      din_V_data_0_sel_rd_reg(7) => Loop_realfft_be_buffer_proc86_U0_n_75,
      din_V_data_0_sel_rd_reg(6) => Loop_realfft_be_buffer_proc86_U0_n_76,
      din_V_data_0_sel_rd_reg(5) => Loop_realfft_be_buffer_proc86_U0_n_77,
      din_V_data_0_sel_rd_reg(4) => Loop_realfft_be_buffer_proc86_U0_n_78,
      din_V_data_0_sel_rd_reg(3) => Loop_realfft_be_buffer_proc86_U0_n_79,
      din_V_data_0_sel_rd_reg(2) => Loop_realfft_be_buffer_proc86_U0_n_80,
      din_V_data_0_sel_rd_reg(1) => Loop_realfft_be_buffer_proc86_U0_n_81,
      din_V_data_0_sel_rd_reg(0) => Loop_realfft_be_buffer_proc86_U0_n_82,
      din_V_data_0_sel_rd_reg_0(15) => Loop_realfft_be_buffer_proc86_U0_n_83,
      din_V_data_0_sel_rd_reg_0(14) => Loop_realfft_be_buffer_proc86_U0_n_84,
      din_V_data_0_sel_rd_reg_0(13) => Loop_realfft_be_buffer_proc86_U0_n_85,
      din_V_data_0_sel_rd_reg_0(12) => Loop_realfft_be_buffer_proc86_U0_n_86,
      din_V_data_0_sel_rd_reg_0(11) => Loop_realfft_be_buffer_proc86_U0_n_87,
      din_V_data_0_sel_rd_reg_0(10) => Loop_realfft_be_buffer_proc86_U0_n_88,
      din_V_data_0_sel_rd_reg_0(9) => Loop_realfft_be_buffer_proc86_U0_n_89,
      din_V_data_0_sel_rd_reg_0(8) => Loop_realfft_be_buffer_proc86_U0_n_90,
      din_V_data_0_sel_rd_reg_0(7) => Loop_realfft_be_buffer_proc86_U0_n_91,
      din_V_data_0_sel_rd_reg_0(6) => Loop_realfft_be_buffer_proc86_U0_n_92,
      din_V_data_0_sel_rd_reg_0(5) => Loop_realfft_be_buffer_proc86_U0_n_93,
      din_V_data_0_sel_rd_reg_0(4) => Loop_realfft_be_buffer_proc86_U0_n_94,
      din_V_data_0_sel_rd_reg_0(3) => Loop_realfft_be_buffer_proc86_U0_n_95,
      din_V_data_0_sel_rd_reg_0(2) => Loop_realfft_be_buffer_proc86_U0_n_96,
      din_V_data_0_sel_rd_reg_0(1) => Loop_realfft_be_buffer_proc86_U0_n_97,
      din_V_data_0_sel_rd_reg_0(0) => Loop_realfft_be_buffer_proc86_U0_n_98,
      \i2_0_i_reg_236_reg[6]\(7 downto 0) => \buf_a0[0]_7\(7 downto 0),
      iptr => iptr_20,
      \p_Val2_3_reg_942_reg[15]\(15 downto 0) => descramble_buf_1_M_real_V_t_q0(15 downto 0),
      push_buf => push_buf_5,
      \tmp_42_reg_198_reg[0]\(0) => Loop_realfft_be_buffer_proc86_U0_n_65,
      tptr => tptr_21
    );
real_spectrum_hi_V_M_imag_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A
     port map (
      D(15 downto 0) => tmp_data_1_fu_208_p3(31 downto 16),
      Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => Loop_realfft_be_rev_real_hi_proc88_U0_n_8,
      ap_reg_pp0_iter1_exitcond1300_i_reg_135 => ap_reg_pp0_iter1_exitcond1300_i_reg_135,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(15 downto 0) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_V_M_imag_V_din(15 downto 0),
      mOutPtr110_out => mOutPtr110_out_14,
      \out\(15 downto 0) => real_spectrum_lo_V_M_imag_V_dout(15 downto 0),
      real_spectrum_hi_V_M_imag_V_empty_n => real_spectrum_hi_V_M_imag_V_empty_n,
      real_spectrum_hi_V_M_imag_V_full_n => real_spectrum_hi_V_M_imag_V_full_n,
      real_spectrum_hi_V_M_real_V_full_n => real_spectrum_hi_V_M_real_V_full_n,
      shiftReg_ce => shiftReg_ce_12,
      shiftReg_ce_0 => shiftReg_ce_13,
      tmp_reg_219 => tmp_reg_219
    );
real_spectrum_hi_V_M_real_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_2
     port map (
      D(15 downto 0) => tmp_data_1_fu_208_p3(15 downto 0),
      Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_hi_V_M_imag_V_read,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => Loop_realfft_be_rev_real_hi_proc88_U0_n_8,
      ap_reg_pp0_iter1_exitcond1300_i_reg_135 => ap_reg_pp0_iter1_exitcond1300_i_reg_135,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(15 downto 0) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_V_M_real_V_din(15 downto 0),
      mOutPtr110_out => mOutPtr110_out_15,
      \out\(15 downto 0) => real_spectrum_lo_V_M_real_V_dout(15 downto 0),
      real_spectrum_hi_V_M_imag_V_full_n => real_spectrum_hi_V_M_imag_V_full_n,
      real_spectrum_hi_V_M_real_V_empty_n => real_spectrum_hi_V_M_real_V_empty_n,
      real_spectrum_hi_V_M_real_V_full_n => real_spectrum_hi_V_M_real_V_full_n,
      shiftReg_ce => shiftReg_ce_12,
      tmp_reg_219 => tmp_reg_219
    );
real_spectrum_hi_buf_i_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_3
     port map (
      ADDRARDADDR(7) => Loop_realfft_be_descramble_proc87_U0_n_50,
      ADDRARDADDR(6) => Loop_realfft_be_descramble_proc87_U0_n_51,
      ADDRARDADDR(5) => Loop_realfft_be_descramble_proc87_U0_n_52,
      ADDRARDADDR(4) => Loop_realfft_be_descramble_proc87_U0_n_53,
      ADDRARDADDR(3) => Loop_realfft_be_descramble_proc87_U0_n_54,
      ADDRARDADDR(2) => Loop_realfft_be_descramble_proc87_U0_n_55,
      ADDRARDADDR(1) => Loop_realfft_be_descramble_proc87_U0_n_56,
      ADDRARDADDR(0) => ap_reg_pp0_iter9_tmp_32_reg_923(0),
      DIADI(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_hi_buf_i_0_d0(15 downto 0),
      Loop_realfft_be_descramble_proc87_U0_ap_done => Loop_realfft_be_descramble_proc87_U0_ap_done,
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      Q(0) => Loop_realfft_be_rev_real_hi_proc88_U0_ap_ready,
      WEA(0) => shiftReg_ce,
      \ap_CS_fsm_reg[0]\ => descramble_buf_1_M_imag_V_U_n_37,
      ap_clk => ap_clk,
      ap_done_reg_reg => Loop_realfft_be_descramble_proc87_U0_n_57,
      ap_idle => ap_idle,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => Loop_realfft_be_descramble_proc87_U0_n_59,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0_reg => real_spectrum_hi_buf_i_0_U_n_20,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg => real_spectrum_hi_buf_i_0_U_n_21,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_0 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_n_0,
      descramble_buf_1_M_real_V_t_empty_n => descramble_buf_1_M_real_V_t_empty_n,
      \in\(15 downto 0) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_V_M_real_V_din(15 downto 0),
      internal_full_n_reg => Loop_realfft_be_rev_real_hi_proc88_U0_n_14,
      push_buf => push_buf_11,
      ram_reg(0) => memcore_iaddr(0),
      real_spectrum_hi_buf_i_0_i_full_n => real_spectrum_hi_buf_i_0_i_full_n,
      real_spectrum_hi_buf_i_0_t_empty_n => real_spectrum_hi_buf_i_0_t_empty_n,
      real_spectrum_hi_buf_i_1_i_full_n => real_spectrum_hi_buf_i_1_i_full_n
    );
real_spectrum_hi_buf_i_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real_deshbi_4
     port map (
      ADDRARDADDR(7) => Loop_realfft_be_descramble_proc87_U0_n_50,
      ADDRARDADDR(6) => Loop_realfft_be_descramble_proc87_U0_n_51,
      ADDRARDADDR(5) => Loop_realfft_be_descramble_proc87_U0_n_52,
      ADDRARDADDR(4) => Loop_realfft_be_descramble_proc87_U0_n_53,
      ADDRARDADDR(3) => Loop_realfft_be_descramble_proc87_U0_n_54,
      ADDRARDADDR(2) => Loop_realfft_be_descramble_proc87_U0_n_55,
      ADDRARDADDR(1) => Loop_realfft_be_descramble_proc87_U0_n_56,
      ADDRARDADDR(0) => ap_reg_pp0_iter9_tmp_32_reg_923(0),
      Loop_realfft_be_descramble_proc87_U0_ap_done => Loop_realfft_be_descramble_proc87_U0_ap_done,
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_address0(7 downto 0),
      Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0 => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_buf_i_1_ce0,
      Q(0) => Loop_realfft_be_rev_real_hi_proc88_U0_ap_ready,
      WEA(0) => shiftReg_ce,
      ap_clk => ap_clk,
      ap_done_reg_reg => real_spectrum_hi_buf_i_1_U_n_19,
      ap_done_reg_reg_0 => Loop_realfft_be_descramble_proc87_U0_n_58,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => Loop_realfft_be_descramble_proc87_U0_n_59,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0 => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_0,
      ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg => ap_sync_reg_channel_write_real_spectrum_hi_buf_i_1_reg_n_0,
      \in\(15 downto 0) => Loop_realfft_be_rev_real_hi_proc88_U0_real_spectrum_hi_V_M_imag_V_din(15 downto 0),
      internal_full_n_reg => Loop_realfft_be_rev_real_hi_proc88_U0_n_14,
      push_buf => push_buf_10,
      ram_reg(0) => memcore_iaddr_24(0),
      real_spectrum_hi_buf_i_0_i_full_n => real_spectrum_hi_buf_i_0_i_full_n,
      real_spectrum_hi_buf_i_1_i_full_n => real_spectrum_hi_buf_i_1_i_full_n,
      real_spectrum_hi_buf_i_1_t_empty_n => real_spectrum_hi_buf_i_1_t_empty_n,
      \tmp_40_reg_1175_reg[0]\(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_hi_buf_i_1_d0(15 downto 0)
    );
real_spectrum_lo_V_M_imag_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_5
     port map (
      Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      WEA(0) => shiftReg_ce,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => Loop_realfft_be_descramble_proc87_U0_n_5,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => Loop_realfft_be_descramble_proc87_U0_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_lo_V_M_imag_V_din(15 downto 0),
      mOutPtr110_out => mOutPtr110_out_17,
      \out\(15 downto 0) => real_spectrum_lo_V_M_imag_V_dout(15 downto 0),
      real_spectrum_lo_V_M_imag_V_empty_n => real_spectrum_lo_V_M_imag_V_empty_n,
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n,
      shiftReg_ce => shiftReg_ce_9
    );
real_spectrum_lo_V_M_real_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d8_A_6
     port map (
      Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read => Loop_realfft_be_stream_output_proc89_U0_real_spectrum_lo_V_M_imag_V_read,
      WEA(0) => shiftReg_ce,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => Loop_realfft_be_descramble_proc87_U0_n_5,
      \ap_reg_pp0_iter9_exitcond1301_i_reg_880_reg[0]\ => Loop_realfft_be_descramble_proc87_U0_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(15 downto 0) => Loop_realfft_be_descramble_proc87_U0_real_spectrum_lo_V_M_real_V_din(15 downto 0),
      mOutPtr110_out => mOutPtr110_out_16,
      \out\(15 downto 0) => real_spectrum_lo_V_M_real_V_dout(15 downto 0),
      real_spectrum_lo_V_M_imag_V_full_n => real_spectrum_lo_V_M_imag_V_full_n,
      real_spectrum_lo_V_M_real_V_empty_n => real_spectrum_lo_V_M_real_V_empty_n,
      real_spectrum_lo_V_M_real_V_full_n => real_spectrum_lo_V_M_real_V_full_n
    );
start_for_Loop_rencg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_rencg
     port map (
      E(0) => ap_enable_reg_pp0_iter1,
      Loop_realfft_be_stream_output_proc89_U0_ap_ready => Loop_realfft_be_stream_output_proc89_U0_ap_ready,
      Loop_realfft_be_stream_output_proc89_U0_ap_start => Loop_realfft_be_stream_output_proc89_U0_ap_start,
      Q(0) => Loop_realfft_be_stream_output_proc89_U0_n_2,
      \ap_CS_fsm_reg[0]\(0) => Loop_realfft_be_rev_real_hi_proc88_U0_n_12,
      \ap_CS_fsm_reg[1]\ => Loop_realfft_be_stream_output_proc89_U0_n_4,
      ap_clk => ap_clk,
      ap_idle => start_for_Loop_rencg_U_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      descramble_buf_0_M_imag_V_t_empty_n => descramble_buf_0_M_imag_V_t_empty_n,
      descramble_buf_0_M_real_V_t_empty_n => descramble_buf_0_M_real_V_t_empty_n,
      descramble_buf_1_M_imag_V_t_empty_n => descramble_buf_1_M_imag_V_t_empty_n,
      descramble_buf_1_M_real_V_t_empty_n => descramble_buf_1_M_real_V_t_empty_n,
      empty_n_reg => descramble_buf_0_M_imag_V_U_n_19,
      internal_full_n_reg_0 => Loop_realfft_be_stream_output_proc89_U0_n_10,
      mOutPtr110_out => mOutPtr110_out,
      real_spectrum_hi_buf_i_0_t_empty_n => real_spectrum_hi_buf_i_0_t_empty_n,
      real_spectrum_hi_buf_i_1_t_empty_n => real_spectrum_hi_buf_i_1_t_empty_n,
      start_for_Loop_realfft_be_stream_output_proc89_U0_full_n => start_for_Loop_realfft_be_stream_output_proc89_U0_full_n,
      start_once_reg => start_once_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    din_TVALID : in STD_LOGIC;
    din_TREADY : out STD_LOGIC;
    din_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    din_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_TVALID : out STD_LOGIC;
    dout_TREADY : in STD_LOGIC;
    dout_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Zynq_RealFFT_hls_xfft2real_0_0,hls_xfft2real,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hls_xfft2real,Vivado 2017.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF din:dout, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_PARAMETER of ap_idle : signal is "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of din_TREADY : signal is "xilinx.com:interface:axis:1.0 din TREADY";
  attribute X_INTERFACE_INFO of din_TVALID : signal is "xilinx.com:interface:axis:1.0 din TVALID";
  attribute X_INTERFACE_INFO of dout_TREADY : signal is "xilinx.com:interface:axis:1.0 dout TREADY";
  attribute X_INTERFACE_INFO of dout_TVALID : signal is "xilinx.com:interface:axis:1.0 dout TVALID";
  attribute X_INTERFACE_INFO of din_TDATA : signal is "xilinx.com:interface:axis:1.0 din TDATA";
  attribute X_INTERFACE_INFO of din_TLAST : signal is "xilinx.com:interface:axis:1.0 din TLAST";
  attribute X_INTERFACE_PARAMETER of din_TLAST : signal is "XIL_INTERFACENAME din, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16384} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16384} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16368} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 512} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16368} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 512} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of dout_TDATA : signal is "xilinx.com:interface:axis:1.0 dout TDATA";
  attribute X_INTERFACE_INFO of dout_TLAST : signal is "xilinx.com:interface:axis:1.0 dout TLAST";
  attribute X_INTERFACE_PARAMETER of dout_TLAST : signal is "XIL_INTERFACENAME dout, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 32}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Zynq_RealFFT_processing_system7_0_0_FCLK_CLK0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_xfft2real
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      din_TDATA(31 downto 0) => din_TDATA(31 downto 0),
      din_TLAST(0) => din_TLAST(0),
      din_TREADY => din_TREADY,
      din_TVALID => din_TVALID,
      dout_TDATA(31 downto 0) => dout_TDATA(31 downto 0),
      dout_TLAST(0) => dout_TLAST(0),
      dout_TREADY => dout_TREADY,
      dout_TVALID => dout_TVALID
    );
end STRUCTURE;
