#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep  3 14:41:12 2024
# Process ID: 1743616
# Current directory: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1
# Command line: vivado -log ajitVCK_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ajitVCK_wrapper.tcl -notrace
# Log file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper.vdi
# Journal file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/vivado.jou
# Running On: iitg-Precision-3660, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 16, Host memory: 33317 MB
#-----------------------------------------------------------
source ajitVCK_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iitg/VivadoFull/Vivado/2023.2/data/ip'.
Command: link_design -top ajitVCK_wrapper -part xcvc1902-vsva2197-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/ajitVCK_axi_noc_0_1.dcp' for cell 'ajitVCK_i/axi_noc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/ajitVCK_axi_noc_1_1.dcp' for cell 'ajitVCK_i/axi_noc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_0/ajitVCK_axi_uartlite_0_0.dcp' for cell 'ajitVCK_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/ajitVCK_axi_uartlite_0_smc_0.dcp' for cell 'ajitVCK_i/axi_uartlite_0_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_0/ajitVCK_axi_uartlite_1_0.dcp' for cell 'ajitVCK_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/ajitVCK_axi_uartlite_1_smc_0.dcp' for cell 'ajitVCK_i/axi_uartlite_1_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/ajitVCK_fpga_top_0_0.dcp' for cell 'ajitVCK_i/fpga_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_rst_versal_cips_0_99M_0/ajitVCK_rst_versal_cips_0_99M_0.dcp' for cell 'ajitVCK_i/rst_versal_cips_0_99M'
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2501.168 ; gain = 0.000 ; free physical = 16606 ; free virtual = 21272
INFO: [Netlist 29-17] Analyzing 2952 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading NOC Solution File '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/synth_1/ajitVCK_wrapper/ajitVCK_wrapper.ncr'
Reading Traffic File '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/nsln/ajitVCK.nts' for cell 'ajitVCK_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/nsln/ajitVCK.ncr' for cell 'ajitVCK_i'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_rst_versal_cips_0_99M_0/ajitVCK_rst_versal_cips_0_99M_0.xdc] for cell 'ajitVCK_i/rst_versal_cips_0_99M/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_rst_versal_cips_0_99M_0/ajitVCK_rst_versal_cips_0_99M_0.xdc] for cell 'ajitVCK_i/rst_versal_cips_0_99M/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_1/bd_7e6b_psr_aclk_0.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_1/bd_7e6b_psr_aclk_0.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_6/bd_7e6b_sarn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_7/bd_7e6b_srn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:122]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:143]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc:143]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_8/bd_7e6b_sawn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_9/bd_7e6b_swn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_9/bd_7e6b_swn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_10/bd_7e6b_sbn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_10/bd_7e6b_sbn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/smartconnect.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/smartconnect.xdc:6]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/smartconnect.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_rst_versal_cips_0_99M_0/ajitVCK_rst_versal_cips_0_99M_0_board.xdc] for cell 'ajitVCK_i/rst_versal_cips_0_99M/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_rst_versal_cips_0_99M_0/ajitVCK_rst_versal_cips_0_99M_0_board.xdc] for cell 'ajitVCK_i/rst_versal_cips_0_99M/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_1/bd_7e6b_psr_aclk_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_smc_0/bd_0/ip/ip_1/bd_7e6b_psr_aclk_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_0_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_1/bd_be7b_psr_aclk_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_1/bd_be7b_psr_aclk_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_1/bd_be7b_psr_aclk_0.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_1/bd_be7b_psr_aclk_0.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_6/bd_be7b_sarn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_6/bd_be7b_sarn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_7/bd_be7b_srn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_7/bd_be7b_srn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_8/bd_be7b_sawn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_8/bd_be7b_sawn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_9/bd_be7b_swn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_9/bd_be7b_swn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_10/bd_be7b_sbn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/bd_0/ip/ip_10/bd_be7b_sbn_0_clocks.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/smartconnect.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/smartconnect.xdc:6]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_smc_0/smartconnect.xdc] for cell 'ajitVCK_i/axi_uartlite_1_smc/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/bd_0/ip/ip_0/xdc/bd_c5b5_S00_AXI_nmu_0.xdc] for cell 'ajitVCK_i/axi_noc_0/inst/S00_AXI_nmu/bd_c5b5_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/bd_0/ip/ip_0/xdc/bd_c5b5_S00_AXI_nmu_0.xdc] for cell 'ajitVCK_i/axi_noc_0/inst/S00_AXI_nmu/bd_c5b5_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/clk_wizard_0/clk_wizard_0.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/clk_wizard_0/clk_wizard_0.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/clk_wizard_0/clk_wizard_0.xdc:9]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4420.020 ; gain = 1456.363 ; free physical = 14848 ; free virtual = 19514
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/clk_wizard_0/clk_wizard_0.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc] for cell 'ajitVCK_i/fpga_top_0/U0'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/constraints.xdc] for cell 'ajitVCK_i/fpga_top_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_0/ajitVCK_axi_uartlite_0_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_0/ajitVCK_axi_uartlite_0_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_0/ajitVCK_axi_uartlite_0_0.xdc] for cell 'ajitVCK_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_0_0/ajitVCK_axi_uartlite_0_0.xdc] for cell 'ajitVCK_i/axi_uartlite_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_0/ajitVCK_axi_uartlite_1_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_1/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_0/ajitVCK_axi_uartlite_1_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_0/ajitVCK_axi_uartlite_1_0_board.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_0/ajitVCK_axi_uartlite_1_0_board.xdc] for cell 'ajitVCK_i/axi_uartlite_1/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_0/ajitVCK_axi_uartlite_1_0.xdc] for cell 'ajitVCK_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_uartlite_1_0/ajitVCK_axi_uartlite_1_0.xdc] for cell 'ajitVCK_i/axi_uartlite_1/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_1/bd_0/ip/ip_0/bd_6757_pspmc_0_0.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_1/bd_0/ip/ip_0/bd_6757_pspmc_0_0.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_1/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_1/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/clk_wizard_0/clk_wizard_0_board.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_0/src/clk_wizard_0/clk_wizard_0_board.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/bd_0/ip/ip_2/xdc/bd_c5b5_M00_AXI_nsu_0.xdc] for cell 'ajitVCK_i/axi_noc_0/inst/M00_AXI_nsu/bd_c5b5_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/bd_0/ip/ip_2/xdc/bd_c5b5_M00_AXI_nsu_0.xdc] for cell 'ajitVCK_i/axi_noc_0/inst/M00_AXI_nsu/bd_c5b5_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/ajitVCK_axi_noc_0_1_board.xdc] for cell 'ajitVCK_i/axi_noc_0/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/ajitVCK_axi_noc_0_1_board.xdc] for cell 'ajitVCK_i/axi_noc_0/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/ajitVCK_axi_noc_0_1.xdc] for cell 'ajitVCK_i/axi_noc_0/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_0_1/ajitVCK_axi_noc_0_1.xdc] for cell 'ajitVCK_i/axi_noc_0/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/bd_0/ip/ip_0/xdc/bd_05e4_S00_AXI_nmu_0.xdc] for cell 'ajitVCK_i/axi_noc_1/inst/S00_AXI_nmu/bd_05e4_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/bd_0/ip/ip_0/xdc/bd_05e4_S00_AXI_nmu_0.xdc] for cell 'ajitVCK_i/axi_noc_1/inst/S00_AXI_nmu/bd_05e4_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/bd_0/ip/ip_2/xdc/bd_05e4_M00_AXI_nsu_0.xdc] for cell 'ajitVCK_i/axi_noc_1/inst/M00_AXI_nsu/bd_05e4_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/bd_0/ip/ip_2/xdc/bd_05e4_M00_AXI_nsu_0.xdc] for cell 'ajitVCK_i/axi_noc_1/inst/M00_AXI_nsu/bd_05e4_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/ajitVCK_axi_noc_1_1_board.xdc] for cell 'ajitVCK_i/axi_noc_1/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/ajitVCK_axi_noc_1_1_board.xdc] for cell 'ajitVCK_i/axi_noc_1/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/ajitVCK_axi_noc_1_1.xdc] for cell 'ajitVCK_i/axi_noc_1/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_axi_noc_1_1/ajitVCK_axi_noc_1_1.xdc] for cell 'ajitVCK_i/axi_noc_1/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/constraints/constraints.xdc]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/constraints/constraints.xdc]
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 414 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4484.051 ; gain = 0.000 ; free physical = 14847 ; free virtual = 19512
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2951 instances were transformed.
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 4 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 2328 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 174 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 26 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 306 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E5(x4), VCC): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E5(x8), VCC): 42 instances
  RAM64X1S => RAM64X1S (RAMS64E5, VCC): 32 instances

27 Infos, 106 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4484.086 ; gain = 3062.574 ; free physical = 14846 ; free virtual = 19512
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4556.086 ; gain = 64.031 ; free physical = 14851 ; free virtual = 19514

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14c4ed668

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4556.086 ; gain = 0.000 ; free physical = 14847 ; free virtual = 19512

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14c4ed668

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4556.086 ; gain = 0.000 ; free physical = 14842 ; free virtual = 19507

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14c4ed668

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4556.086 ; gain = 0.000 ; free physical = 14842 ; free virtual = 19506
Phase 1 Initialization | Checksum: 14c4ed668

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4556.086 ; gain = 0.000 ; free physical = 14842 ; free virtual = 19506

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14c4ed668

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4556.086 ; gain = 0.000 ; free physical = 14844 ; free virtual = 19508

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14c4ed668

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14824 ; free virtual = 19488
Phase 2 Timer Update And Timing Data Collection | Checksum: 14c4ed668

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14824 ; free virtual = 19488

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 131 inverters resulting in an inversion of 2252 pins
INFO: [Opt 31-138] Pushed 58 inverter(s) to 276 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: c4920177

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14819 ; free virtual = 19483
Retarget | Checksum: c4920177
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 210 cells
INFO: [Opt 31-1021] In phase Retarget, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: c9ce04a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14819 ; free virtual = 19483
Constant propagation | Checksum: c9ce04a7
INFO: [Opt 31-389] Phase Constant propagation created 51 cells and removed 294 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1660a2c3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14821 ; free virtual = 19485
Sweep | Checksum: 1660a2c3c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 315 cells
INFO: [Opt 31-1021] In phase Sweep, 699 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst, Net: ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0
Phase 6 BUFG optimization | Checksum: 99c16c62

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14819 ; free virtual = 19483
BUFG optimization | Checksum: 99c16c62
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 99c16c62

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14818 ; free virtual = 19482
Shift Register Optimization | Checksum: 99c16c62
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 165c076f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14818 ; free virtual = 19482
Post Processing Netlist | Checksum: 165c076f8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f34728db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14811 ; free virtual = 19477

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4563.008 ; gain = 0.000 ; free physical = 14811 ; free virtual = 19477
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f34728db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14811 ; free virtual = 19477
Phase 9 Finalization | Checksum: 1f34728db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14811 ; free virtual = 19477
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             210  |                                             40  |
|  Constant propagation         |              51  |             294  |                                             40  |
|  Sweep                        |               0  |             315  |                                            699  |
|  BUFG optimization            |               2  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f34728db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.008 ; gain = 6.922 ; free physical = 14810 ; free virtual = 19477
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4563.008 ; gain = 0.000 ; free physical = 14811 ; free virtual = 19477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1f34728db

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4691.008 ; gain = 128.000 ; free physical = 14720 ; free virtual = 19386

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f34728db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4691.008 ; gain = 0.000 ; free physical = 14720 ; free virtual = 19386

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4691.008 ; gain = 0.000 ; free physical = 14720 ; free virtual = 19386
Ending Netlist Obfuscation Task | Checksum: 1f34728db

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4691.008 ; gain = 0.000 ; free physical = 14720 ; free virtual = 19386
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 138 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4691.008 ; gain = 206.922 ; free physical = 14720 ; free virtual = 19386
INFO: [runtcl-4] Executing : report_drc -file ajitVCK_wrapper_drc_opted.rpt -pb ajitVCK_wrapper_drc_opted.pb -rpx ajitVCK_wrapper_drc_opted.rpx
Command: report_drc -file ajitVCK_wrapper_drc_opted.rpt -pb ajitVCK_wrapper_drc_opted.pb -rpx ajitVCK_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14671 ; free virtual = 19339
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14671 ; free virtual = 19339
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14671 ; free virtual = 19339
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14658 ; free virtual = 19339
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14649 ; free virtual = 19339
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14649 ; free virtual = 19339
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14636 ; free virtual = 19339
Write Physdb Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14634 ; free virtual = 19339
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14646 ; free virtual = 19350
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 188 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14639 ; free virtual = 19343
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 137c79b25

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14639 ; free virtual = 19343
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4907.113 ; gain = 0.000 ; free physical = 14639 ; free virtual = 19343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14bb4841a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 5114.586 ; gain = 207.473 ; free physical = 14192 ; free virtual = 18897

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2224cc0d1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 5585.691 ; gain = 678.578 ; free physical = 13702 ; free virtual = 18409

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2224cc0d1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 5585.691 ; gain = 678.578 ; free physical = 13701 ; free virtual = 18408
Phase 1 Placer Initialization | Checksum: 2224cc0d1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 5585.691 ; gain = 678.578 ; free physical = 13698 ; free virtual = 18405

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1587c042f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 5648.582 ; gain = 741.469 ; free physical = 13676 ; free virtual = 18384

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5648.582 ; gain = 0.000 ; free physical = 13675 ; free virtual = 18384
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 31cbf3656

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 5648.582 ; gain = 741.469 ; free physical = 13599 ; free virtual = 18308

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 31cbf3656

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 6150.566 ; gain = 1243.453 ; free physical = 12725 ; free virtual = 17855

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2ff7ac0e7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 6182.582 ; gain = 1275.469 ; free physical = 12720 ; free virtual = 17850

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2ff7ac0e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 6182.582 ; gain = 1275.469 ; free physical = 12720 ; free virtual = 17850
Phase 2.1.1 Partition Driven Placement | Checksum: 2ff7ac0e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 6182.582 ; gain = 1275.469 ; free physical = 12720 ; free virtual = 17850
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 463899a7
NoC Constraints | Checksum: 8f7a0a12
NoC Incremental Solution | Checksum: 4ef485f6
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: eab3fd92
Phase 2.1 Floorplanning | Checksum: 303dcfd1e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 6182.582 ; gain = 1275.469 ; free physical = 12718 ; free virtual = 17848

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ecfc6e1a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 6182.582 ; gain = 1275.469 ; free physical = 12717 ; free virtual = 17847

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2ecfc6e1a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 6182.582 ; gain = 1275.469 ; free physical = 12717 ; free virtual = 17847

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f7e83615

Time (s): cpu = 00:02:23 ; elapsed = 00:01:00 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12557 ; free virtual = 17689

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1328 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 530 nets or LUTs. Breaked 0 LUT, combined 530 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6419.629 ; gain = 0.000 ; free physical = 12550 ; free virtual = 17682
INFO: [Physopt 32-1030] Pass 1. Identified 32 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 46 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 46 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6419.629 ; gain = 0.000 ; free physical = 12548 ; free virtual = 17681
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6419.629 ; gain = 0.000 ; free physical = 12548 ; free virtual = 17681
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6419.629 ; gain = 0.000 ; free physical = 12548 ; free virtual = 17681

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            530  |                   530  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    16  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            530  |                   546  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15efde4d6

Time (s): cpu = 00:02:30 ; elapsed = 00:01:06 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12550 ; free virtual = 17683
Phase 2.4 Global Placement Core | Checksum: 18814e1b2

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12546 ; free virtual = 17679
Phase 2 Global Placement | Checksum: 15eff9850

Time (s): cpu = 00:02:43 ; elapsed = 00:01:10 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12546 ; free virtual = 17679

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 151334972

Time (s): cpu = 00:03:05 ; elapsed = 00:01:15 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12646 ; free virtual = 17779

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20b3493aa

Time (s): cpu = 00:03:11 ; elapsed = 00:01:16 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12634 ; free virtual = 17767

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 22b4f9598

Time (s): cpu = 00:03:23 ; elapsed = 00:01:21 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12531 ; free virtual = 17662

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 22b443702

Time (s): cpu = 00:03:26 ; elapsed = 00:01:23 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12531 ; free virtual = 17662
Phase 3.3.2 Slice Area Swap | Checksum: 22b443702

Time (s): cpu = 00:03:26 ; elapsed = 00:01:23 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12531 ; free virtual = 17662
Phase 3.3 Small Shape DP | Checksum: 1525e5ee7

Time (s): cpu = 00:03:44 ; elapsed = 00:01:28 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12527 ; free virtual = 17660

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 216c30a5e

Time (s): cpu = 00:04:34 ; elapsed = 00:01:41 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12517 ; free virtual = 17650

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f2bea9a9

Time (s): cpu = 00:04:34 ; elapsed = 00:01:41 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12528 ; free virtual = 17661
Phase 3 Detail Placement | Checksum: 1f2bea9a9

Time (s): cpu = 00:04:35 ; elapsed = 00:01:42 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12527 ; free virtual = 17660

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6419.629 ; gain = 0.000 ; free physical = 12535 ; free virtual = 17668

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f50b847d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.693 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 111800db4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6419.629 ; gain = 0.000 ; free physical = 12531 ; free virtual = 17664
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2105fde5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 6419.629 ; gain = 0.000 ; free physical = 12529 ; free virtual = 17662
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f50b847d

Time (s): cpu = 00:05:21 ; elapsed = 00:02:01 . Memory (MB): peak = 6419.629 ; gain = 1512.516 ; free physical = 12531 ; free virtual = 17664

Phase 4.1.1.2 BUFG Replication
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 6615.938 ; gain = 0.000 ; free physical = 12264 ; free virtual = 17399
INFO: [Place 46-55] Replicated BUFG_FABRIC cell ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst and its driver  to drive 28981 loads in Common Clocking Column Partition 1 of SLR 0 for net ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG
INFO: [Place 46-55] Replicated BUFG_FABRIC cell ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst and its driver  to drive 378 loads in Common Clocking Column Partition 2 of SLR 0 for net ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 1, Replicated BUFGs: 2, Replicated BUFG Driver: 2, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 2402ad1d3

Time (s): cpu = 00:05:39 ; elapsed = 00:02:19 . Memory (MB): peak = 6697.602 ; gain = 1790.488 ; free physical = 12178 ; free virtual = 17313

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.693. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 2a794f2ac

Time (s): cpu = 00:05:40 ; elapsed = 00:02:19 . Memory (MB): peak = 6697.602 ; gain = 1790.488 ; free physical = 12177 ; free virtual = 17312

Time (s): cpu = 00:05:40 ; elapsed = 00:02:19 . Memory (MB): peak = 6697.602 ; gain = 1790.488 ; free physical = 12177 ; free virtual = 17312
Phase 4.1 Post Commit Optimization | Checksum: 2a794f2ac

Time (s): cpu = 00:05:40 ; elapsed = 00:02:20 . Memory (MB): peak = 6697.602 ; gain = 1790.488 ; free physical = 12178 ; free virtual = 17312
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12173 ; free virtual = 17308

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25a21b35e

Time (s): cpu = 00:05:53 ; elapsed = 00:02:25 . Memory (MB): peak = 6729.617 ; gain = 1822.504 ; free physical = 12174 ; free virtual = 17308

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25a21b35e

Time (s): cpu = 00:05:54 ; elapsed = 00:02:26 . Memory (MB): peak = 6729.617 ; gain = 1822.504 ; free physical = 12173 ; free virtual = 17307
Phase 4.3 Placer Reporting | Checksum: 25a21b35e

Time (s): cpu = 00:05:54 ; elapsed = 00:02:26 . Memory (MB): peak = 6729.617 ; gain = 1822.504 ; free physical = 12173 ; free virtual = 17308

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12173 ; free virtual = 17308

Time (s): cpu = 00:05:54 ; elapsed = 00:02:26 . Memory (MB): peak = 6729.617 ; gain = 1822.504 ; free physical = 12173 ; free virtual = 17308
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2027c3b16

Time (s): cpu = 00:05:54 ; elapsed = 00:02:27 . Memory (MB): peak = 6729.617 ; gain = 1822.504 ; free physical = 12173 ; free virtual = 17308
Ending Placer Task | Checksum: 119156392

Time (s): cpu = 00:05:55 ; elapsed = 00:02:27 . Memory (MB): peak = 6729.617 ; gain = 1822.504 ; free physical = 12172 ; free virtual = 17307
100 Infos, 138 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:01 ; elapsed = 00:02:30 . Memory (MB): peak = 6729.617 ; gain = 1822.504 ; free physical = 12173 ; free virtual = 17308
INFO: [runtcl-4] Executing : report_io -file ajitVCK_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.33 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12184 ; free virtual = 17319
INFO: [runtcl-4] Executing : report_utilization -file ajitVCK_wrapper_utilization_placed.rpt -pb ajitVCK_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ajitVCK_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.4 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12179 ; free virtual = 17316
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12154 ; free virtual = 17318
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12026 ; free virtual = 17308
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12026 ; free virtual = 17308
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12026 ; free virtual = 17308
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12022 ; free virtual = 17307
Wrote Netlist Cache: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12013 ; free virtual = 17307
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12004 ; free virtual = 17307
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12004 ; free virtual = 17307
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12109 ; free virtual = 17298
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12122 ; free virtual = 17312
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 138 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12122 ; free virtual = 17312
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12100 ; free virtual = 17315
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17313
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17313
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17313
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17312
Wrote Netlist Cache: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 11967 ; free virtual = 17312
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 11957 ; free virtual = 17312
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 11957 ; free virtual = 17312
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12072 ; free virtual = 17313
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 72c3dbfa ConstDB: 0 ShapeSum: b5baa73 RouteDB: 9af5dd25
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12068 ; free virtual = 17324
Post Restoration Checksum: NetGraph: 4184b51c | NumContArr: 5e997600 | Constraints: f358c19d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2561fe756

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12085 ; free virtual = 17343

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2561fe756

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12085 ; free virtual = 17343

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2561fe756

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12085 ; free virtual = 17343

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 22d36090c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12059 ; free virtual = 17317

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2c5197ab9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 6729.617 ; gain = 0.000 ; free physical = 12051 ; free virtual = 17310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.527  | TNS=0.000  | WHS=-2.008 | THS=-8.934 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 83983
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64372
  Number of Partially Routed Nets     = 19611
  Number of Node Overlaps             = 782

Phase 2 Router Initialization | Checksum: 2d50e9484

Time (s): cpu = 00:01:32 ; elapsed = 00:00:27 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11977 ; free virtual = 17235

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 2d50e9484

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11977 ; free virtual = 17234
Phase 3.1 Global Routing | Checksum: 2d50e9484

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11977 ; free virtual = 17234

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 165627ca6

Time (s): cpu = 00:01:50 ; elapsed = 00:00:38 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11973 ; free virtual = 17231
Phase 3 Initial Routing | Checksum: 1affa32db

Time (s): cpu = 00:01:51 ; elapsed = 00:00:38 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11971 ; free virtual = 17230
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+====================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                |
+====================+===================+====================================================================================+
| clk_pl_0           | clk_pl_0          | ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/serInSaved_reg[0]/D  |
| clk_pl_0           | clk_pl_0          | ajitVCK_i/fpga_top_0/U0/debug_uart_inst/dut/saved_rx_in_reg[0]/D                   |
| clk_pl_0           | clk_pl_0          | ajitVCK_i/fpga_top_0/U0/serial_uart_inst/baseInst/ur/inSync_reg[0]/D               |
| clk_pl_0           | clk_pl_0          | ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/rx_data_reg_reg[7]/D |
+--------------------+-------------------+------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13260
 Number of Nodes with overlaps = 805
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.308 | TNS=-4.555 | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 240600d04

Time (s): cpu = 00:03:24 ; elapsed = 00:01:21 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11982 ; free virtual = 17242

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.152 | TNS=-4.152 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ecbbd1c8

Time (s): cpu = 00:03:41 ; elapsed = 00:01:34 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11968 ; free virtual = 17227

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.152 | TNS=-4.124 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 212641b77

Time (s): cpu = 00:03:51 ; elapsed = 00:01:42 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11968 ; free virtual = 17227
Phase 4 Rip-up And Reroute | Checksum: 212641b77

Time (s): cpu = 00:03:51 ; elapsed = 00:01:42 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11968 ; free virtual = 17227

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27293ecc6

Time (s): cpu = 00:04:04 ; elapsed = 00:01:45 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11962 ; free virtual = 17221
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.152 | TNS=-4.124 | WHS=0.018  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 27293ecc6

Time (s): cpu = 00:04:14 ; elapsed = 00:01:49 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11962 ; free virtual = 17221
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.152 | TNS=-4.124 | WHS=0.018  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1eb69be58

Time (s): cpu = 00:04:19 ; elapsed = 00:01:51 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11960 ; free virtual = 17219

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eb69be58

Time (s): cpu = 00:04:19 ; elapsed = 00:01:51 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11960 ; free virtual = 17219
Phase 5 Delay and Skew Optimization | Checksum: 1eb69be58

Time (s): cpu = 00:04:19 ; elapsed = 00:01:51 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11960 ; free virtual = 17219

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24ecf4123

Time (s): cpu = 00:04:29 ; elapsed = 00:01:55 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11958 ; free virtual = 17217
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.152 | TNS=-4.124 | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24ecf4123

Time (s): cpu = 00:04:29 ; elapsed = 00:01:55 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11958 ; free virtual = 17217
Phase 6 Post Hold Fix | Checksum: 24ecf4123

Time (s): cpu = 00:04:29 ; elapsed = 00:01:55 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11958 ; free virtual = 17217

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.15968 %
  Global Horizontal Routing Utilization  = 1.18914 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 76.7857%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.5%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.1562%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.1562%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 24ecf4123

Time (s): cpu = 00:04:30 ; elapsed = 00:01:55 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11957 ; free virtual = 17217

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24ecf4123

Time (s): cpu = 00:04:31 ; elapsed = 00:01:55 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11957 ; free virtual = 17216

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2290102d9

Time (s): cpu = 00:04:37 ; elapsed = 00:01:57 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11966 ; free virtual = 17226

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.152 | TNS=-4.124 | WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2290102d9

Time (s): cpu = 00:04:41 ; elapsed = 00:01:58 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11966 ; free virtual = 17226
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.152 | TNS=-4.125 | WHS=0.019 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 2290102d9

Time (s): cpu = 00:05:15 ; elapsed = 00:02:12 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11984 ; free virtual = 17244
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.152 | TNS=-4.125 | WHS=0.019 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.067. Path group: clkout1_primitive. Processed net: ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/D[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.054. Path group: clkout1_primitive. Processed net: ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/D[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.024. Path group: clkout1_primitive. Processed net: ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/p_0_in[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.969. Path group: clkout1_primitive. Processed net: ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/D[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.967. Path group: clkout1_primitive. Processed net: ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/p_0_in[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout1_primitive. Processed net: ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/D[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout1_primitive. Processed net: ajitVCK_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout1_primitive. Processed net: ajitVCK_i/fpga_top_0/U0/debug_uart_inst/uart_inst/baseInst/ur/rx_data_reg[7]_i_1_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.967 | TNS=-3.627 | WHS=0.005 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6776.602 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17245
Phase 11.2 Critical Path Optimization | Checksum: 2e195d8b3

Time (s): cpu = 00:05:23 ; elapsed = 00:02:16 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11985 ; free virtual = 17245
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6776.602 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17241
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.967 | TNS=-3.627 | WHS=0.005 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 2b773b81a

Time (s): cpu = 00:05:25 ; elapsed = 00:02:18 . Memory (MB): peak = 6776.602 ; gain = 46.984 ; free physical = 11982 ; free virtual = 17242
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 14ce7b241

Time (s): cpu = 00:05:31 ; elapsed = 00:02:20 . Memory (MB): peak = 6808.617 ; gain = 79.000 ; free physical = 11975 ; free virtual = 17235
Ending Routing Task | Checksum: 14ce7b241

Time (s): cpu = 00:05:32 ; elapsed = 00:02:21 . Memory (MB): peak = 6808.617 ; gain = 79.000 ; free physical = 11978 ; free virtual = 17238
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 140 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:45 ; elapsed = 00:02:26 . Memory (MB): peak = 6808.617 ; gain = 79.000 ; free physical = 11976 ; free virtual = 17236
INFO: [runtcl-4] Executing : report_drc -file ajitVCK_wrapper_drc_routed.rpt -pb ajitVCK_wrapper_drc_routed.pb -rpx ajitVCK_wrapper_drc_routed.rpx
Command: report_drc -file ajitVCK_wrapper_drc_routed.rpt -pb ajitVCK_wrapper_drc_routed.pb -rpx ajitVCK_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ajitVCK_wrapper_methodology_drc_routed.rpt -pb ajitVCK_wrapper_methodology_drc_routed.pb -rpx ajitVCK_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ajitVCK_wrapper_methodology_drc_routed.rpt -pb ajitVCK_wrapper_methodology_drc_routed.pb -rpx ajitVCK_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11944 ; free virtual = 17203
INFO: [runtcl-4] Executing : report_power -file ajitVCK_wrapper_power_routed.rpt -pb ajitVCK_wrapper_power_summary_routed.pb -rpx ajitVCK_wrapper_power_routed.rpx
Command: report_power -file ajitVCK_wrapper_power_routed.rpt -pb ajitVCK_wrapper_power_summary_routed.pb -rpx ajitVCK_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
151 Infos, 141 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11918 ; free virtual = 17201
INFO: [runtcl-4] Executing : report_route_status -file ajitVCK_wrapper_route_status.rpt -pb ajitVCK_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ajitVCK_wrapper_timing_summary_routed.rpt -pb ajitVCK_wrapper_timing_summary_routed.pb -rpx ajitVCK_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ajitVCK_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ajitVCK_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ajitVCK_wrapper_bus_skew_routed.rpt -pb ajitVCK_wrapper_bus_skew_routed.pb -rpx ajitVCK_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11823 ; free virtual = 17145
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11751 ; free virtual = 17192
Wrote ClockTopoDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11750 ; free virtual = 17192
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11750 ; free virtual = 17192
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11727 ; free virtual = 17190
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11718 ; free virtual = 17190
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11708 ; free virtual = 17189
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11708 ; free virtual = 17189
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6864.645 ; gain = 0.000 ; free physical = 11835 ; free virtual = 17189
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 14:48:01 2024...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep  3 14:50:25 2024
# Process ID: 1795924
# Current directory: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1
# Command line: vivado -log ajitVCK_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ajitVCK_wrapper.tcl -notrace
# Log file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper.vdi
# Journal file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/vivado.jou
# Running On: iitg-Precision-3660, OS: Linux, CPU Frequency: 1925.347 MHz, CPU Physical cores: 16, Host memory: 33317 MB
#-----------------------------------------------------------
source ajitVCK_wrapper.tcl -notrace
Command: open_checkpoint ajitVCK_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1317.074 ; gain = 0.000 ; free physical = 17074 ; free virtual = 22417
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2424.230 ; gain = 0.000 ; free physical = 15992 ; free virtual = 21335
INFO: [Netlist 29-17] Analyzing 2952 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iitg/VivadoFull/Vivado/2023.2/data/ip'.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2775.793 ; gain = 32.344 ; free physical = 15661 ; free virtual = 21004
Reading Traffic File '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_routed/ajitVCK_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_routed/ajitVCK_wrapper.ncr'
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4039.578 ; gain = 0.000 ; free physical = 14467 ; free virtual = 19811
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4039.578 ; gain = 0.000 ; free physical = 14468 ; free virtual = 19812
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4039.578 ; gain = 0.000 ; free physical = 14469 ; free virtual = 19812
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.578 ; gain = 0.000 ; free physical = 14469 ; free virtual = 19812
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4244.305 ; gain = 204.727 ; free physical = 14249 ; free virtual = 19593
Read Physdb Files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4244.305 ; gain = 204.727 ; free physical = 14248 ; free virtual = 19592
Restored from archive | CPU: 10.400000 secs | Memory: 672.041985 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4244.305 ; gain = 204.727 ; free physical = 14249 ; free virtual = 19592
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4244.305 ; gain = 0.000 ; free physical = 14249 ; free virtual = 19593
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2951 instances were transformed.
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 4 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 2328 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 174 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 26 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 306 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E5(x4), VCC): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E5(x8), VCC): 42 instances
  RAM64X1S => RAM64X1S (RAMS64E5, VCC): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 4244.340 ; gain = 2927.266 ; free physical = 14249 ; free virtual = 19592
Command: write_device_image -force ajitVCK_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_1: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_2: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-62] RULE_CASC_F_M_L_NUM_URAM_MATRIX: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_3: When CASCADE_ORDER_CTRL_A or CASCADE_ORDER_CTRL_B = FIRST, or MIDDLE, or LAST, the NUM_URAM_MATRIX attribute should not be greater than 1 for accurate power calculation from report_power.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.operator_bpbV3_dual_port_mem_2922_block.call_bpbV3_dual_port_mem_expr_1837_inst/dpram/ifVivado.vivadobb/mem_array_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.operator_bpbV3_dual_port_mem_2922_block.call_bpbV3_dual_port_mem_expr_1837_inst/dpram/ifVivado.vivadobb/mem_array_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[1].ignoreByteMask.setBank/mem_array_reg: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT, CLK pin ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0, CLK pin ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1, CLK pin ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2, CLK pin ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2/CLK should be connected to active signal.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0 input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0 input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1 input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1 input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2 input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2 input ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT output ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0 output ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1 output ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2 output ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT multiplier stage ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0 multiplier stage ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1 multiplier stage ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__1/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2 multiplier stage ajitVCK_i/fpga_top_0/U0/processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8927/uRESULT__2/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-79] WR_WIDTH_B_9_DINB_BWE_CONN: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: When WRITE_WIDTH_B=9, the DIN_B[71:9] and BWE_B[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[0].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[1].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[2].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[3].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[4].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[5].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[6].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell ajitVCK_i/fpga_top_0/U0/sram_inst/bbGen[7].bb/mem_array_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 208 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
Generating PS PMC files.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 23891200 bits
Writing CDO partition ./ajitVCK_wrapper.rcdo...
Writing NPI partition ./ajitVCK_wrapper.rnpi...
Generating bif file ajitVCK_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/home/iitg/VivadoFull/Vivado/2023.2/data/embeddedsw) loading 0 seconds
WARNING : No interface that uses file system is available 

/home/iitg/VivadoFull/Vivado/2023.2/gnu/microblaze/lin
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT1_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT2_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT3_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT4_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: Pmonpsv driver is being deprecated from 2024.1 release. It will be made obsolete in 2025.1 release.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NAME' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_0' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_0_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_1_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_2' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_2_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_3' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_3_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_4' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_4_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_5' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_5_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_6' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_6_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_27' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_27_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_28' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_28_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_29' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_29_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_30' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_30_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_31' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_31_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_32' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_32_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_33' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_33_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_34' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_34_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_35' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_35_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_36' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_36_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_37' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_37_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_38' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_38_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
INFO: [Common 17-14] Message 'Common 17-673' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src
Include files for this library have already been copied.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src
Include files for this library have already been copied.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src
Compiling Xilpdi Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src
Compiling XilSecure Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src
Compiling XilNvm Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src
Compiling XilLoader Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src
Compiling XilCert Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src
Compiling XilOcp Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src
Compiling XilPLMI Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src
Compiling XilPM Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src
Compiling XilPuf Library
Finished building libraries sequentially.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src
Compiling xsysmonpsv
xcoresightpsdcc.c:40:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   40 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
In file included from xuartlite_g.c:16:
../../../include/xparameters.h:1387:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2204391964672' to '1073741824' [-Woverflow]
 1387 | #define XPAR_UARTLITE_0_BASEADDR 0x20140000000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:27:17: note: in expansion of macro 'XPAR_UARTLITE_0_BASEADDR'
   27 |                 XPAR_UARTLITE_0_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1407:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2203318222848' to '0' [-Woverflow]
 1407 | #define XPAR_UARTLITE_1_BASEADDR 0x20100000000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:35:17: note: in expansion of macro 'XPAR_UARTLITE_1_BASEADDR'
   35 |                 XPAR_UARTLITE_1_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_9/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src
microblaze_sleep.c:82:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   82 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1116:67: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1116 | #define XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                   ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/home/iitg/VivadoFull/Vivado/2023.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
APU IPIs are not enabled. Linux boot would not work.
lto-wrapper.real: warning: using serial compilation of 5 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating ajitVCK_wrapper.bif file ...
Running bootgen.
Found bootgen at /home/iitg/VivadoFull/Vivado/2023.2/bin/bootgen
Running '/home/iitg/VivadoFull/Vivado/2023.2/bin/bootgen -arch versal -image ajitVCK_wrapper.bif -w -o ajitVCK_wrapper.pdi'


****** Bootgen v2023.2
  **** Build date : Oct 11 2023-12:50:27
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 309 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:02:22 ; elapsed = 00:01:01 . Memory (MB): peak = 7141.031 ; gain = 2896.691 ; free physical = 11643 ; free virtual = 17172
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 14:52:00 2024...
