// SPDX-License-Identifier: Apache-2.0

package separable

import chisel3.{BlackBox => _, Module => _, _}
import chisel3.experimental.{
  ChiselAnnotation,
  FlatIO,
  IntParam,
  Param,
  RunFirrtlTransform
}
import chisel3.util.experimental.InlineInstance
import firrtl.annotations.Annotation
import firrtl.Transform
import firrtl.passes.{InlineAnnotation, InlineInstances}
import firrtl.transforms.NoDedupAnnotation
import scala.annotation.implicitNotFound

/** A version string */
final case class Version(major: Int, minor: Int, patch: Int)

/** A vendor-library-name-version string used to identify a module */
final case class VLNV(
  vendor:  String,
  library: String,
  name:    String,
  version: Version)

@implicitNotFound(
  "this method requires information from the separable compilation implementation, please bring one into scope as an `implicit val`. You can also consult the team that owns the implementation to refer to which one you should use!"
)
trait ConformsTo[Ports <: Record, Mod <: RawModule, Props] {

  /** Return the module that conforms to a port-level interface. */
  def genModule: Mod

  /** Define how this module hooks up to the port-level interface. */
  def connect(lhs: Ports, rhs: Mod): Unit

  /** Return implementation-specific information that is different for each
    * module that conforms to this interface.
    */
  def properties: Props

}

/** An interface between hardware units. Any module that implements this
  * interface may be separately compiled from any module that instantiates this
  * interface.
  */
trait Interface[Ports <: Record, Props] {

  private type Conformance[Mod <: RawModule] = ConformsTo[Ports, Mod, Props]

  /** The name of this interface. This will be used as the name of any module
    * that implements this interface. I.e., this is the name of the `BlackBox`
    * and `Module` that are provided below.
    */
  def interfaceName: String

  /** Returns the Record that is the port-level interface. */
  def ports: Ports

  /** A dictionary of parameters that will be supplied to the module. Currently
    * this cannot be defined due to limitations of Chisel modules not support
    * parameters. This will be revisited in the future.
    */
  final def parameters: Map[String, Param] = Map.empty

  /** A method to query properties about a module that conforms to an
    * interface.g
    */
  def properties[Mod <: RawModule](
    implicit conformance: Conformance[Mod]
  ): Props =
    conformance.properties

  /** The black box that has the same ports as this interface. This is what is
    * instantiated by any user of this interface, i.e., a test harness.
    */
  final class BlackBox extends chisel3.BlackBox {
    val io = IO(ports)

    override final def desiredName = interfaceName
  }

  /** The module that wraps any module which conforms to this Interface.
    */
  final class Module[B <: RawModule](
  )(
    implicit conformance: Conformance[B])
      extends RawModule {
    val io = FlatIO(ports)

    val internal = chisel3.Module(conformance.genModule)

    val w = Wire(io.cloneType)
    conformance.connect(w, internal)

    io <> w

    override def desiredName = interfaceName

    Seq(
      new ChiselAnnotation with RunFirrtlTransform {
        def toFirrtl:       Annotation = InlineAnnotation(internal.toNamed)
        def transformClass: Class[_ <: Transform] = classOf[InlineInstances]
      },
      new ChiselAnnotation {
        def toFirrtl: Annotation = NoDedupAnnotation(internal.toNamed)
      }
    )
      .map(chisel3.experimental.annotate(_))

  }

}
