$date
	Fri Jun 21 09:09:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wb_dflipflop $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var wire 1 # Qn $end
$var wire 1 $ Q $end
$scope module dff $end
$var wire 1 ! d $end
$var wire 1 " clk $end
$var reg 1 $ Q $end
$var reg 1 # Qn $end
$upscope $end
$scope module tb $end
$var wire 1 $ Q $end
$var wire 1 # Qn $end
$var reg 1 " clk $end
$var reg 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
0"
0!
$end
#5
1#
0$
1"
#10
0"
#15
0#
1$
1"
1!
#20
0"
#25
1#
0$
1"
0!
#30
0"
#35
0#
1$
1"
1!
#40
0"
