
*** Running vivado
    with args -log AdcToplevel_Toplevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source AdcToplevel_Toplevel.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source AdcToplevel_Toplevel.tcl -notrace
Command: open_checkpoint C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/AdcToplevel_Toplevel.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 258.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/.Xil/Vivado-13640-XBEDEFOSSEZ31/dcp1/AdcToplevel_Toplevel.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/.Xil/Vivado-13640-XBEDEFOSSEZ31/dcp1/AdcToplevel_Toplevel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 686.152 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 686.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 686.152 ; gain = 435.691
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 700.227 ; gain = 12.945
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O and will prevent any subsequent automatic derivation of generated clocks on that pin.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1325fa535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1303.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1325fa535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1303.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 157f147d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1303.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 157f147d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1303.234 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 157f147d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1303.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.234 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 157f147d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1303.234 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 166ebdb5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1303.234 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.234 ; gain = 617.082
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O and will prevent any subsequent automatic derivation of generated clocks on that pin.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1303.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/AdcToplevel_Toplevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AdcToplevel_Toplevel_drc_opted.rpt -pb AdcToplevel_Toplevel_drc_opted.pb -rpx AdcToplevel_Toplevel_drc_opted.rpx
Command: report_drc -file AdcToplevel_Toplevel_drc_opted.rpt -pb AdcToplevel_Toplevel_drc_opted.pb -rpx AdcToplevel_Toplevel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/CaeTools/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/AdcToplevel_Toplevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1305.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb73360b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1305.258 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1305.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O and will prevent any subsequent automatic derivation of generated clocks on that pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3fd3d425

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1306.613 ; gain = 1.355

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: c030f5cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1306.613 ; gain = 1.355

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c030f5cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1306.613 ; gain = 1.355
Phase 1 Placer Initialization | Checksum: c030f5cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1306.613 ; gain = 1.355

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13f010bc6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.941 ; gain = 14.684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13f010bc6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.941 ; gain = 14.684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: be3a6a7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.914 ; gain = 15.656

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1657a958b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.926 ; gain = 15.668

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1657a958b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.926 ; gain = 15.668

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12415b030

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14927ceca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14927ceca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090
Phase 3 Detail Placement | Checksum: 14927ceca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1633d840d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1633d840d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.822. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fdf78a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090
Phase 4.1 Post Commit Optimization | Checksum: fdf78a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fdf78a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fdf78a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1cca10f3a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cca10f3a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090
Ending Placer Task | Checksum: 1c4807377

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1337.348 ; gain = 32.090
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1337.348 ; gain = 34.113
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1337.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/AdcToplevel_Toplevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file AdcToplevel_Toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1337.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file AdcToplevel_Toplevel_utilization_placed.rpt -pb AdcToplevel_Toplevel_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1337.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AdcToplevel_Toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1337.348 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cb394b9e ConstDB: 0 ShapeSum: f94727d9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "SysRefClk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "AdcIntrfcRst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "AdcIntrfcRst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "AdcMemClk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "AdcMemEna" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "AdcMemEna". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "AdcMemRst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "AdcMemRst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "AdcReSync" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "AdcReSync". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "AdcIntrfcEna" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "AdcIntrfcEna". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: e532d629

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1627.762 ; gain = 290.414
Post Restoration Checksum: NetGraph: b2356023 NumContArr: 32fd7606 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e532d629

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1628.879 ; gain = 291.531

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e532d629

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.883 ; gain = 299.535

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e532d629

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.883 ; gain = 299.535
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1428401f8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1645.480 ; gain = 308.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.944  | TNS=0.000  | WHS=-0.066 | THS=-4.856 |

Phase 2 Router Initialization | Checksum: 13873cd4d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23f676fa0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.659  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f55d86f9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133
Phase 4 Rip-up And Reroute | Checksum: f55d86f9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f55d86f9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f55d86f9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133
Phase 5 Delay and Skew Optimization | Checksum: f55d86f9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 162f10b9b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.659  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 162f10b9b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133
Phase 6 Post Hold Fix | Checksum: 162f10b9b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0150245 %
  Global Horizontal Routing Utilization  = 0.0166975 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b993643f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b993643f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19733537d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.659  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19733537d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.480 ; gain = 308.133

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.480 ; gain = 308.133
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1645.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/AdcToplevel_Toplevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AdcToplevel_Toplevel_drc_routed.rpt -pb AdcToplevel_Toplevel_drc_routed.pb -rpx AdcToplevel_Toplevel_drc_routed.rpx
Command: report_drc -file AdcToplevel_Toplevel_drc_routed.rpt -pb AdcToplevel_Toplevel_drc_routed.pb -rpx AdcToplevel_Toplevel_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/AdcToplevel_Toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AdcToplevel_Toplevel_methodology_drc_routed.rpt -pb AdcToplevel_Toplevel_methodology_drc_routed.pb -rpx AdcToplevel_Toplevel_methodology_drc_routed.rpx
Command: report_methodology -file AdcToplevel_Toplevel_methodology_drc_routed.rpt -pb AdcToplevel_Toplevel_methodology_drc_routed.pb -rpx AdcToplevel_Toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "AdcMemClk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projects/A_Series_7/LvdsSerialAdc/Projects/Adc_Interface/Vivado/AdcToplevel/AdcToplevel.runs/impl_1/AdcToplevel_Toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file AdcToplevel_Toplevel_power_routed.rpt -pb AdcToplevel_Toplevel_power_summary_routed.pb -rpx AdcToplevel_Toplevel_power_routed.rpx
Command: report_power -file AdcToplevel_Toplevel_power_routed.rpt -pb AdcToplevel_Toplevel_power_summary_routed.pb -rpx AdcToplevel_Toplevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/Gen_Bufr_Div_4.AdcClock_I_Bufr/O and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file AdcToplevel_Toplevel_route_status.rpt -pb AdcToplevel_Toplevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file AdcToplevel_Toplevel_timing_summary_routed.rpt -rpx AdcToplevel_Toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file AdcToplevel_Toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file AdcToplevel_Toplevel_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 09:41:32 2018...
