
atz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080d8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011e8  08008198  08008198  00009198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009380  08009380  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009380  08009380  0000a380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009388  08009388  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009388  08009388  0000a388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800938c  0800938c  0000a38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009390  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  2000006c  080093fc  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00002404  200003a4  080093fc  0000b3a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120c5  00000000  00000000  0000b094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034da  00000000  00000000  0001d159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  00020638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd9  00000000  00000000  000215a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017843  00000000  00000000  00022181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000151ae  00000000  00000000  000399c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827da  00000000  00000000  0004eb72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d134c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f74  00000000  00000000  000d1390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000d5304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008180 	.word	0x08008180

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08008180 	.word	0x08008180

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000476:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <MX_DMA_Init+0x38>)
 8000478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800047a:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <MX_DMA_Init+0x38>)
 800047c:	2101      	movs	r1, #1
 800047e:	430a      	orrs	r2, r1
 8000480:	631a      	str	r2, [r3, #48]	@ 0x30
 8000482:	4b09      	ldr	r3, [pc, #36]	@ (80004a8 <MX_DMA_Init+0x38>)
 8000484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000486:	2201      	movs	r2, #1
 8000488:	4013      	ands	r3, r2
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800048e:	2200      	movs	r2, #0
 8000490:	2100      	movs	r1, #0
 8000492:	200a      	movs	r0, #10
 8000494:	f002 f85e 	bl	8002554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000498:	200a      	movs	r0, #10
 800049a:	f002 f870 	bl	800257e <HAL_NVIC_EnableIRQ>

}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	46bd      	mov	sp, r7
 80004a2:	b002      	add	sp, #8
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	40021000 	.word	0x40021000

080004ac <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80004ac:	b590      	push	{r4, r7, lr}
 80004ae:	b089      	sub	sp, #36	@ 0x24
 80004b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b2:	240c      	movs	r4, #12
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	0018      	movs	r0, r3
 80004b8:	2314      	movs	r3, #20
 80004ba:	001a      	movs	r2, r3
 80004bc:	2100      	movs	r1, #0
 80004be:	f006 ff59 	bl	8007374 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c2:	4b22      	ldr	r3, [pc, #136]	@ (800054c <MX_GPIO_Init+0xa0>)
 80004c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004c6:	4b21      	ldr	r3, [pc, #132]	@ (800054c <MX_GPIO_Init+0xa0>)
 80004c8:	2101      	movs	r1, #1
 80004ca:	430a      	orrs	r2, r1
 80004cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004ce:	4b1f      	ldr	r3, [pc, #124]	@ (800054c <MX_GPIO_Init+0xa0>)
 80004d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004d2:	2201      	movs	r2, #1
 80004d4:	4013      	ands	r3, r2
 80004d6:	60bb      	str	r3, [r7, #8]
 80004d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004da:	4b1c      	ldr	r3, [pc, #112]	@ (800054c <MX_GPIO_Init+0xa0>)
 80004dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004de:	4b1b      	ldr	r3, [pc, #108]	@ (800054c <MX_GPIO_Init+0xa0>)
 80004e0:	2102      	movs	r1, #2
 80004e2:	430a      	orrs	r2, r1
 80004e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004e6:	4b19      	ldr	r3, [pc, #100]	@ (800054c <MX_GPIO_Init+0xa0>)
 80004e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ea:	2202      	movs	r2, #2
 80004ec:	4013      	ands	r3, r2
 80004ee:	607b      	str	r3, [r7, #4]
 80004f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 80004f2:	4b17      	ldr	r3, [pc, #92]	@ (8000550 <MX_GPIO_Init+0xa4>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	2120      	movs	r1, #32
 80004f8:	0018      	movs	r0, r3
 80004fa:	f002 fc27 	bl	8002d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80004fe:	193b      	adds	r3, r7, r4
 8000500:	2220      	movs	r2, #32
 8000502:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000504:	193b      	adds	r3, r7, r4
 8000506:	2200      	movs	r2, #0
 8000508:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	193b      	adds	r3, r7, r4
 800050c:	2200      	movs	r2, #0
 800050e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000510:	193a      	adds	r2, r7, r4
 8000512:	23a0      	movs	r3, #160	@ 0xa0
 8000514:	05db      	lsls	r3, r3, #23
 8000516:	0011      	movs	r1, r2
 8000518:	0018      	movs	r0, r3
 800051a:	f002 fa99 	bl	8002a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_ENABLE_Pin */
  GPIO_InitStruct.Pin = I2C_ENABLE_Pin;
 800051e:	0021      	movs	r1, r4
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2220      	movs	r2, #32
 8000524:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2201      	movs	r2, #1
 800052a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2200      	movs	r2, #0
 8000530:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2200      	movs	r2, #0
 8000536:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(I2C_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000538:	187b      	adds	r3, r7, r1
 800053a:	4a05      	ldr	r2, [pc, #20]	@ (8000550 <MX_GPIO_Init+0xa4>)
 800053c:	0019      	movs	r1, r3
 800053e:	0010      	movs	r0, r2
 8000540:	f002 fa86 	bl	8002a50 <HAL_GPIO_Init>

}
 8000544:	46c0      	nop			@ (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b009      	add	sp, #36	@ 0x24
 800054a:	bd90      	pop	{r4, r7, pc}
 800054c:	40021000 	.word	0x40021000
 8000550:	50000400 	.word	0x50000400

08000554 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000558:	4b1c      	ldr	r3, [pc, #112]	@ (80005cc <MX_I2C1_Init+0x78>)
 800055a:	4a1d      	ldr	r2, [pc, #116]	@ (80005d0 <MX_I2C1_Init+0x7c>)
 800055c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 800055e:	4b1b      	ldr	r3, [pc, #108]	@ (80005cc <MX_I2C1_Init+0x78>)
 8000560:	22c1      	movs	r2, #193	@ 0xc1
 8000562:	00d2      	lsls	r2, r2, #3
 8000564:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000566:	4b19      	ldr	r3, [pc, #100]	@ (80005cc <MX_I2C1_Init+0x78>)
 8000568:	2200      	movs	r2, #0
 800056a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800056c:	4b17      	ldr	r3, [pc, #92]	@ (80005cc <MX_I2C1_Init+0x78>)
 800056e:	2201      	movs	r2, #1
 8000570:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000572:	4b16      	ldr	r3, [pc, #88]	@ (80005cc <MX_I2C1_Init+0x78>)
 8000574:	2200      	movs	r2, #0
 8000576:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000578:	4b14      	ldr	r3, [pc, #80]	@ (80005cc <MX_I2C1_Init+0x78>)
 800057a:	2200      	movs	r2, #0
 800057c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800057e:	4b13      	ldr	r3, [pc, #76]	@ (80005cc <MX_I2C1_Init+0x78>)
 8000580:	2200      	movs	r2, #0
 8000582:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000584:	4b11      	ldr	r3, [pc, #68]	@ (80005cc <MX_I2C1_Init+0x78>)
 8000586:	2200      	movs	r2, #0
 8000588:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800058a:	4b10      	ldr	r3, [pc, #64]	@ (80005cc <MX_I2C1_Init+0x78>)
 800058c:	2200      	movs	r2, #0
 800058e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000590:	4b0e      	ldr	r3, [pc, #56]	@ (80005cc <MX_I2C1_Init+0x78>)
 8000592:	0018      	movs	r0, r3
 8000594:	f002 fbf8 	bl	8002d88 <HAL_I2C_Init>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800059c:	f000 fa60 	bl	8000a60 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005a0:	4b0a      	ldr	r3, [pc, #40]	@ (80005cc <MX_I2C1_Init+0x78>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	0018      	movs	r0, r3
 80005a6:	f003 fa97 	bl	8003ad8 <HAL_I2CEx_ConfigAnalogFilter>
 80005aa:	1e03      	subs	r3, r0, #0
 80005ac:	d001      	beq.n	80005b2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80005ae:	f000 fa57 	bl	8000a60 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005b2:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <MX_I2C1_Init+0x78>)
 80005b4:	2100      	movs	r1, #0
 80005b6:	0018      	movs	r0, r3
 80005b8:	f003 fada 	bl	8003b70 <HAL_I2CEx_ConfigDigitalFilter>
 80005bc:	1e03      	subs	r3, r0, #0
 80005be:	d001      	beq.n	80005c4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80005c0:	f000 fa4e 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005c4:	46c0      	nop			@ (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	20000088 	.word	0x20000088
 80005d0:	40005400 	.word	0x40005400

080005d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005d4:	b590      	push	{r4, r7, lr}
 80005d6:	b089      	sub	sp, #36	@ 0x24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005dc:	240c      	movs	r4, #12
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	0018      	movs	r0, r3
 80005e2:	2314      	movs	r3, #20
 80005e4:	001a      	movs	r2, r3
 80005e6:	2100      	movs	r1, #0
 80005e8:	f006 fec4 	bl	8007374 <memset>
  if(i2cHandle->Instance==I2C1)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a17      	ldr	r2, [pc, #92]	@ (8000650 <HAL_I2C_MspInit+0x7c>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d128      	bne.n	8000648 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	4b17      	ldr	r3, [pc, #92]	@ (8000654 <HAL_I2C_MspInit+0x80>)
 80005f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80005fa:	4b16      	ldr	r3, [pc, #88]	@ (8000654 <HAL_I2C_MspInit+0x80>)
 80005fc:	2102      	movs	r1, #2
 80005fe:	430a      	orrs	r2, r1
 8000600:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000602:	4b14      	ldr	r3, [pc, #80]	@ (8000654 <HAL_I2C_MspInit+0x80>)
 8000604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000606:	2202      	movs	r2, #2
 8000608:	4013      	ands	r3, r2
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800060e:	0021      	movs	r1, r4
 8000610:	187b      	adds	r3, r7, r1
 8000612:	22c0      	movs	r2, #192	@ 0xc0
 8000614:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000616:	187b      	adds	r3, r7, r1
 8000618:	2212      	movs	r2, #18
 800061a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2201      	movs	r2, #1
 8000620:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2203      	movs	r2, #3
 8000626:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2201      	movs	r2, #1
 800062c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800062e:	187b      	adds	r3, r7, r1
 8000630:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <HAL_I2C_MspInit+0x84>)
 8000632:	0019      	movs	r1, r3
 8000634:	0010      	movs	r0, r2
 8000636:	f002 fa0b 	bl	8002a50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800063a:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <HAL_I2C_MspInit+0x80>)
 800063c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800063e:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <HAL_I2C_MspInit+0x80>)
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	0389      	lsls	r1, r1, #14
 8000644:	430a      	orrs	r2, r1
 8000646:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b009      	add	sp, #36	@ 0x24
 800064e:	bd90      	pop	{r4, r7, pc}
 8000650:	40005400 	.word	0x40005400
 8000654:	40021000 	.word	0x40021000
 8000658:	50000400 	.word	0x50000400

0800065c <cb_WAKE>:
//	LORAWAN_MODULE_ERROR,
} LoRaWAN_State_t;
volatile LoRaWAN_State_t lorawan_state = COLLECT_DATA;

void cb_WAKE(const char* str)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	AWAKE = true;
 8000664:	4b03      	ldr	r3, [pc, #12]	@ (8000674 <cb_WAKE+0x18>)
 8000666:	2201      	movs	r2, #1
 8000668:	701a      	strb	r2, [r3, #0]
	// Start a timer to determine when the module will sleep again
}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b002      	add	sp, #8
 8000670:	bd80      	pop	{r7, pc}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	20000118 	.word	0x20000118

08000678 <cb_JOIN_SUCCESS>:

void cb_JOIN_SUCCESS(const char* str)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_JOINED;
 8000680:	4b03      	ldr	r3, [pc, #12]	@ (8000690 <cb_JOIN_SUCCESS+0x18>)
 8000682:	2202      	movs	r2, #2
 8000684:	701a      	strb	r2, [r3, #0]
}
 8000686:	46c0      	nop			@ (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	b002      	add	sp, #8
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			@ (mov r8, r8)
 8000690:	20000000 	.word	0x20000000

08000694 <cb_NOT_JOINED>:
void cb_NOT_JOINED(const char* str)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_NOT_JOINED;
 800069c:	4b03      	ldr	r3, [pc, #12]	@ (80006ac <cb_NOT_JOINED+0x18>)
 800069e:	2200      	movs	r2, #0
 80006a0:	701a      	strb	r2, [r3, #0]
}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	20000000 	.word	0x20000000

080006b0 <cb_DATA_RESPONSE>:
void cb_DATA_RESPONSE(const char* str)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  __NOP();
 80006b8:	46c0      	nop			@ (mov r8, r8)
    // You can parse downlink data here if needed
}
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	46bd      	mov	sp, r7
 80006be:	b002      	add	sp, #8
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	000a      	movs	r2, r1
 80006ce:	1cbb      	adds	r3, r7, #2
 80006d0:	801a      	strh	r2, [r3, #0]
	if (huart->Instance == LPUART1)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a07      	ldr	r2, [pc, #28]	@ (80006f4 <HAL_UARTEx_RxEventCallback+0x30>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	d106      	bne.n	80006ea <HAL_UARTEx_RxEventCallback+0x26>
	{
		ATC_IdleLineCallback(&lora, Size);
 80006dc:	1cbb      	adds	r3, r7, #2
 80006de:	881a      	ldrh	r2, [r3, #0]
 80006e0:	4b05      	ldr	r3, [pc, #20]	@ (80006f8 <HAL_UARTEx_RxEventCallback+0x34>)
 80006e2:	0011      	movs	r1, r2
 80006e4:	0018      	movs	r0, r3
 80006e6:	f006 faaa 	bl	8006c3e <ATC_IdleLineCallback>
	}
}
 80006ea:	46c0      	nop			@ (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b002      	add	sp, #8
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	46c0      	nop			@ (mov r8, r8)
 80006f4:	40004800 	.word	0x40004800
 80006f8:	200000dc 	.word	0x200000dc

080006fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006fc:	b5b0      	push	{r4, r5, r7, lr}
 80006fe:	b08e      	sub	sp, #56	@ 0x38
 8000700:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000702:	f001 fddf 	bl	80022c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000706:	f000 f93d 	bl	8000984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800070a:	f7ff fecf 	bl	80004ac <MX_GPIO_Init>
  MX_DMA_Init();
 800070e:	f7ff feaf 	bl	8000470 <MX_DMA_Init>
  MX_I2C1_Init();
 8000712:	f7ff ff1f 	bl	8000554 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8000716:	f000 fa9d 	bl	8000c54 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("DEBUG: Starting ATC initialization\n");
 800071a:	4b7a      	ldr	r3, [pc, #488]	@ (8000904 <main+0x208>)
 800071c:	0018      	movs	r0, r3
 800071e:	f006 fcfd 	bl	800711c <puts>
  
  // Check LPUART handle before passing to ATC_Init
  if (hlpuart1.Instance == NULL) {
 8000722:	4b79      	ldr	r3, [pc, #484]	@ (8000908 <main+0x20c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d105      	bne.n	8000736 <main+0x3a>
      printf("ERROR: hlpuart1.Instance is NULL! LPUART not initialized properly.\n");
 800072a:	4b78      	ldr	r3, [pc, #480]	@ (800090c <main+0x210>)
 800072c:	0018      	movs	r0, r3
 800072e:	f006 fcf5 	bl	800711c <puts>
      Error_Handler();
 8000732:	f000 f995 	bl	8000a60 <Error_Handler>
  }
  printf("DEBUG: hlpuart1.Instance = %p\n", (void*)hlpuart1.Instance);
 8000736:	4b74      	ldr	r3, [pc, #464]	@ (8000908 <main+0x20c>)
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	4b75      	ldr	r3, [pc, #468]	@ (8000910 <main+0x214>)
 800073c:	0011      	movs	r1, r2
 800073e:	0018      	movs	r0, r3
 8000740:	f006 fc7c 	bl	800703c <iprintf>
  
  bool atc_init_result = ATC_Init(&lora, &hlpuart1, 512, "LoRaWAN");
 8000744:	2527      	movs	r5, #39	@ 0x27
 8000746:	197c      	adds	r4, r7, r5
 8000748:	4b72      	ldr	r3, [pc, #456]	@ (8000914 <main+0x218>)
 800074a:	2280      	movs	r2, #128	@ 0x80
 800074c:	0092      	lsls	r2, r2, #2
 800074e:	496e      	ldr	r1, [pc, #440]	@ (8000908 <main+0x20c>)
 8000750:	4871      	ldr	r0, [pc, #452]	@ (8000918 <main+0x21c>)
 8000752:	f006 f87b 	bl	800684c <ATC_Init>
 8000756:	0003      	movs	r3, r0
 8000758:	7023      	strb	r3, [r4, #0]
  if (!atc_init_result) {
 800075a:	197b      	adds	r3, r7, r5
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2201      	movs	r2, #1
 8000760:	4053      	eors	r3, r2
 8000762:	b2db      	uxtb	r3, r3
 8000764:	2b00      	cmp	r3, #0
 8000766:	d005      	beq.n	8000774 <main+0x78>
      printf("ERROR: ATC_Init failed!\n");
 8000768:	4b6c      	ldr	r3, [pc, #432]	@ (800091c <main+0x220>)
 800076a:	0018      	movs	r0, r3
 800076c:	f006 fcd6 	bl	800711c <puts>
      Error_Handler();
 8000770:	f000 f976 	bl	8000a60 <Error_Handler>
  }
  printf("DEBUG: ATC_Init successful\n");
 8000774:	4b6a      	ldr	r3, [pc, #424]	@ (8000920 <main+0x224>)
 8000776:	0018      	movs	r0, r3
 8000778:	f006 fcd0 	bl	800711c <puts>
  
  ATC_SetEvents(&lora, events);
 800077c:	4a69      	ldr	r2, [pc, #420]	@ (8000924 <main+0x228>)
 800077e:	4b66      	ldr	r3, [pc, #408]	@ (8000918 <main+0x21c>)
 8000780:	0011      	movs	r1, r2
 8000782:	0018      	movs	r0, r3
 8000784:	f006 f919 	bl	80069ba <ATC_SetEvents>
  scan_i2c_bus(); // Check what devices exist
 8000788:	f001 f986 	bl	8001a98 <scan_i2c_bus>
  sensirion_i2c_hal_init();
 800078c:	f001 fc4d 	bl	800202a <sensirion_i2c_hal_init>

  const char *dev_eui = "0025CA00000055EE";
 8000790:	4b65      	ldr	r3, [pc, #404]	@ (8000928 <main+0x22c>)
 8000792:	623b      	str	r3, [r7, #32]
  const char *app_eui = "0025CA00000055EE";
 8000794:	4b64      	ldr	r3, [pc, #400]	@ (8000928 <main+0x22c>)
 8000796:	61fb      	str	r3, [r7, #28]
  const char *app_key = "2B7E151628AED2A6ABF7158809CF4F3C";
 8000798:	4b64      	ldr	r3, [pc, #400]	@ (800092c <main+0x230>)
 800079a:	61bb      	str	r3, [r7, #24]
  
  printf("DEBUG: Configuring LoRaWAN parameters\n");
 800079c:	4b64      	ldr	r3, [pc, #400]	@ (8000930 <main+0x234>)
 800079e:	0018      	movs	r0, r3
 80007a0:	f006 fcbc 	bl	800711c <puts>
  if (lorawan_configure(&lora, dev_eui, app_eui, app_key)) {
 80007a4:	69bb      	ldr	r3, [r7, #24]
 80007a6:	69fa      	ldr	r2, [r7, #28]
 80007a8:	6a39      	ldr	r1, [r7, #32]
 80007aa:	485b      	ldr	r0, [pc, #364]	@ (8000918 <main+0x21c>)
 80007ac:	f000 fb26 	bl	8000dfc <lorawan_configure>
 80007b0:	1e03      	subs	r3, r0, #0
 80007b2:	d004      	beq.n	80007be <main+0xc2>
      printf("LoRaWAN configuration successful\n");
 80007b4:	4b5f      	ldr	r3, [pc, #380]	@ (8000934 <main+0x238>)
 80007b6:	0018      	movs	r0, r3
 80007b8:	f006 fcb0 	bl	800711c <puts>
 80007bc:	e003      	b.n	80007c6 <main+0xca>
  } else {
      printf("LoRaWAN configuration failed\n");
 80007be:	4b5e      	ldr	r3, [pc, #376]	@ (8000938 <main+0x23c>)
 80007c0:	0018      	movs	r0, r3
 80007c2:	f006 fcab 	bl	800711c <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("DEBUG: About to call ATC_Loop\n");
 80007c6:	4b5d      	ldr	r3, [pc, #372]	@ (800093c <main+0x240>)
 80007c8:	0018      	movs	r0, r3
 80007ca:	f006 fca7 	bl	800711c <puts>
	  ATC_Loop(&lora);
 80007ce:	4b52      	ldr	r3, [pc, #328]	@ (8000918 <main+0x21c>)
 80007d0:	0018      	movs	r0, r3
 80007d2:	f006 f92a 	bl	8006a2a <ATC_Loop>
	  printf("DEBUG: ATC_Loop completed successfully\n");
 80007d6:	4b5a      	ldr	r3, [pc, #360]	@ (8000940 <main+0x244>)
 80007d8:	0018      	movs	r0, r3
 80007da:	f006 fc9f 	bl	800711c <puts>
	  switch (lorawan_state) {
 80007de:	4b59      	ldr	r3, [pc, #356]	@ (8000944 <main+0x248>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	2b06      	cmp	r3, #6
 80007e6:	d8ee      	bhi.n	80007c6 <main+0xca>
 80007e8:	009a      	lsls	r2, r3, #2
 80007ea:	4b57      	ldr	r3, [pc, #348]	@ (8000948 <main+0x24c>)
 80007ec:	18d3      	adds	r3, r2, r3
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	469f      	mov	pc, r3
	  case LORAWAN_NOT_JOINED:
		{
			LoRaWAN_Error_t join_result = join_network(&lora);
 80007f2:	250b      	movs	r5, #11
 80007f4:	197c      	adds	r4, r7, r5
 80007f6:	4b48      	ldr	r3, [pc, #288]	@ (8000918 <main+0x21c>)
 80007f8:	0018      	movs	r0, r3
 80007fa:	f001 f8eb 	bl	80019d4 <join_network>
 80007fe:	0003      	movs	r3, r0
 8000800:	7023      	strb	r3, [r4, #0]
			if (join_result == LORAWAN_OK) {
 8000802:	197b      	adds	r3, r7, r5
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d107      	bne.n	800081a <main+0x11e>
				lorawan_state = LORAWAN_JOINING;
 800080a:	4b4e      	ldr	r3, [pc, #312]	@ (8000944 <main+0x248>)
 800080c:	2201      	movs	r2, #1
 800080e:	701a      	strb	r2, [r3, #0]
				printf("DEBUG: Join command sent successfully\n");
 8000810:	4b4e      	ldr	r3, [pc, #312]	@ (800094c <main+0x250>)
 8000812:	0018      	movs	r0, r3
 8000814:	f006 fc82 	bl	800711c <puts>
			} else {
				printf("ERROR: Join command failed with error %d\n", join_result);
				// Could implement retry logic here
			}
		}
		break;
 8000818:	e073      	b.n	8000902 <main+0x206>
				printf("ERROR: Join command failed with error %d\n", join_result);
 800081a:	230b      	movs	r3, #11
 800081c:	18fb      	adds	r3, r7, r3
 800081e:	781a      	ldrb	r2, [r3, #0]
 8000820:	4b4b      	ldr	r3, [pc, #300]	@ (8000950 <main+0x254>)
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f006 fc09 	bl	800703c <iprintf>
		break;
 800082a:	e06a      	b.n	8000902 <main+0x206>
	  case LORAWAN_JOINING:
		// Wait for join callback to change state
		break;
	  case LORAWAN_JOINED:
		  // Ready to send data
		  last_tx_status = TX_STATUS_UNKNOWN; // Reset status before sending
 800082c:	4b49      	ldr	r3, [pc, #292]	@ (8000954 <main+0x258>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]

		  char* CONNECTION_STATUS = NULL;
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
		  resp = ATC_SendReceive(&lora, "ATI 3001\r\n", 200, CONNECTION_STATUS, 2000, 2, "\r0\n", "\r1\n");
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	4947      	ldr	r1, [pc, #284]	@ (8000958 <main+0x25c>)
 800083a:	4837      	ldr	r0, [pc, #220]	@ (8000918 <main+0x21c>)
 800083c:	4b47      	ldr	r3, [pc, #284]	@ (800095c <main+0x260>)
 800083e:	9303      	str	r3, [sp, #12]
 8000840:	4b47      	ldr	r3, [pc, #284]	@ (8000960 <main+0x264>)
 8000842:	9302      	str	r3, [sp, #8]
 8000844:	2302      	movs	r3, #2
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	23fa      	movs	r3, #250	@ 0xfa
 800084a:	00db      	lsls	r3, r3, #3
 800084c:	9300      	str	r3, [sp, #0]
 800084e:	0013      	movs	r3, r2
 8000850:	22c8      	movs	r2, #200	@ 0xc8
 8000852:	f006 f8fa 	bl	8006a4a <ATC_SendReceive>
 8000856:	0002      	movs	r2, r0
 8000858:	4b42      	ldr	r3, [pc, #264]	@ (8000964 <main+0x268>)
 800085a:	601a      	str	r2, [r3, #0]
		  if (CONNECTION_STATUS == 0)
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d103      	bne.n	800086a <main+0x16e>
		  {
			  lorawan_state = LORAWAN_NOT_JOINED;
 8000862:	4b38      	ldr	r3, [pc, #224]	@ (8000944 <main+0x248>)
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
			  break;
 8000868:	e04b      	b.n	8000902 <main+0x206>
		  }

		  char* ATSEND_Result = NULL;
 800086a:	2300      	movs	r3, #0
 800086c:	607b      	str	r3, [r7, #4]
		  int a = 12;
 800086e:	230c      	movs	r3, #12
 8000870:	60fb      	str	r3, [r7, #12]
		  resp = ATC_SendReceive(&lora, "AT+SEND \"AA\"\r\n", 200, &ATSEND_Result, 2000, 2, "OK");
 8000872:	1d3a      	adds	r2, r7, #4
 8000874:	493c      	ldr	r1, [pc, #240]	@ (8000968 <main+0x26c>)
 8000876:	4828      	ldr	r0, [pc, #160]	@ (8000918 <main+0x21c>)
 8000878:	4b3c      	ldr	r3, [pc, #240]	@ (800096c <main+0x270>)
 800087a:	9302      	str	r3, [sp, #8]
 800087c:	2302      	movs	r3, #2
 800087e:	9301      	str	r3, [sp, #4]
 8000880:	23fa      	movs	r3, #250	@ 0xfa
 8000882:	00db      	lsls	r3, r3, #3
 8000884:	9300      	str	r3, [sp, #0]
 8000886:	0013      	movs	r3, r2
 8000888:	22c8      	movs	r2, #200	@ 0xc8
 800088a:	f006 f8de 	bl	8006a4a <ATC_SendReceive>
 800088e:	0002      	movs	r2, r0
 8000890:	4b34      	ldr	r3, [pc, #208]	@ (8000964 <main+0x268>)
 8000892:	601a      	str	r2, [r3, #0]
		  if (resp == 0) {
 8000894:	4b33      	ldr	r3, [pc, #204]	@ (8000964 <main+0x268>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d107      	bne.n	80008ac <main+0x1b0>
			  lorawan_state = LORAWAN_DATA_SENDING;
 800089c:	4b29      	ldr	r3, [pc, #164]	@ (8000944 <main+0x248>)
 800089e:	2204      	movs	r2, #4
 80008a0:	701a      	strb	r2, [r3, #0]
			  printf("DEBUG: Send command accepted\n");
 80008a2:	4b33      	ldr	r3, [pc, #204]	@ (8000970 <main+0x274>)
 80008a4:	0018      	movs	r0, r3
 80008a6:	f006 fc39 	bl	800711c <puts>
		  } else {
			  lorawan_state = LORAWAN_NOT_JOINED;
		  }
	  break;
 80008aa:	e02a      	b.n	8000902 <main+0x206>
			  lorawan_state = LORAWAN_NOT_JOINED;
 80008ac:	4b25      	ldr	r3, [pc, #148]	@ (8000944 <main+0x248>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	701a      	strb	r2, [r3, #0]
	  break;
 80008b2:	e026      	b.n	8000902 <main+0x206>
	  case LORAWAN_DATA_SENDING:
      break;
	  case DEVICE_SLEEP:
		  // Eren can do sleep, no clue how, expecially with the atc lib.
		  HAL_Delay(10000); //simulate 10 second sleep
 80008b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000974 <main+0x278>)
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 fd74 	bl	80023a4 <HAL_Delay>
		  lorawan_state = COLLECT_DATA;
 80008bc:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <main+0x248>)
 80008be:	2206      	movs	r2, #6
 80008c0:	701a      	strb	r2, [r3, #0]
	  break;
 80008c2:	e01e      	b.n	8000902 <main+0x206>
	  case COLLECT_DATA:
		  printf("DEBUG: COLLECT_DATA state - starting sensor operations\n");
 80008c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000978 <main+0x27c>)
 80008c6:	0018      	movs	r0, r3
 80008c8:	f006 fc28 	bl	800711c <puts>
		  
		  // Call sensor initialization and reading
		  int sensor_result = sensor_init_and_read();
 80008cc:	f001 f968 	bl	8001ba0 <sensor_init_and_read>
 80008d0:	0003      	movs	r3, r0
 80008d2:	617b      	str	r3, [r7, #20]
		  if (sensor_result == NO_ERROR) {
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d104      	bne.n	80008e4 <main+0x1e8>
			  printf("DEBUG: Sensor data collected successfully\n");
 80008da:	4b28      	ldr	r3, [pc, #160]	@ (800097c <main+0x280>)
 80008dc:	0018      	movs	r0, r3
 80008de:	f006 fc1d 	bl	800711c <puts>
 80008e2:	e005      	b.n	80008f0 <main+0x1f4>
		  } else {
			  printf("ERROR: Sensor data collection failed with error %d\n", sensor_result);
 80008e4:	697a      	ldr	r2, [r7, #20]
 80008e6:	4b26      	ldr	r3, [pc, #152]	@ (8000980 <main+0x284>)
 80008e8:	0011      	movs	r1, r2
 80008ea:	0018      	movs	r0, r3
 80008ec:	f006 fba6 	bl	800703c <iprintf>
		  }
		  
		  HAL_Delay(1000); // Small delay
 80008f0:	23fa      	movs	r3, #250	@ 0xfa
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	0018      	movs	r0, r3
 80008f6:	f001 fd55 	bl	80023a4 <HAL_Delay>
		  lorawan_state = LORAWAN_JOINED; // Go back to send data
 80008fa:	4b12      	ldr	r3, [pc, #72]	@ (8000944 <main+0x248>)
 80008fc:	2202      	movs	r2, #2
 80008fe:	701a      	strb	r2, [r3, #0]
		  break;
 8000900:	46c0      	nop			@ (mov r8, r8)
	  printf("DEBUG: About to call ATC_Loop\n");
 8000902:	e760      	b.n	80007c6 <main+0xca>
 8000904:	080081d0 	.word	0x080081d0
 8000908:	20000128 	.word	0x20000128
 800090c:	080081f4 	.word	0x080081f4
 8000910:	08008238 	.word	0x08008238
 8000914:	08008258 	.word	0x08008258
 8000918:	200000dc 	.word	0x200000dc
 800091c:	08008260 	.word	0x08008260
 8000920:	08008278 	.word	0x08008278
 8000924:	0800929c 	.word	0x0800929c
 8000928:	08008294 	.word	0x08008294
 800092c:	080082a8 	.word	0x080082a8
 8000930:	080082cc 	.word	0x080082cc
 8000934:	080082f4 	.word	0x080082f4
 8000938:	08008318 	.word	0x08008318
 800093c:	08008338 	.word	0x08008338
 8000940:	08008358 	.word	0x08008358
 8000944:	20000000 	.word	0x20000000
 8000948:	080092c4 	.word	0x080092c4
 800094c:	08008380 	.word	0x08008380
 8000950:	080083a8 	.word	0x080083a8
 8000954:	20000120 	.word	0x20000120
 8000958:	080083d4 	.word	0x080083d4
 800095c:	080083e0 	.word	0x080083e0
 8000960:	080083e4 	.word	0x080083e4
 8000964:	2000011c 	.word	0x2000011c
 8000968:	080083e8 	.word	0x080083e8
 800096c:	080083f8 	.word	0x080083f8
 8000970:	080083fc 	.word	0x080083fc
 8000974:	00002710 	.word	0x00002710
 8000978:	0800841c 	.word	0x0800841c
 800097c:	08008454 	.word	0x08008454
 8000980:	08008480 	.word	0x08008480

08000984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b09f      	sub	sp, #124	@ 0x7c
 8000988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800098a:	2440      	movs	r4, #64	@ 0x40
 800098c:	193b      	adds	r3, r7, r4
 800098e:	0018      	movs	r0, r3
 8000990:	2338      	movs	r3, #56	@ 0x38
 8000992:	001a      	movs	r2, r3
 8000994:	2100      	movs	r1, #0
 8000996:	f006 fced 	bl	8007374 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800099a:	232c      	movs	r3, #44	@ 0x2c
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	0018      	movs	r0, r3
 80009a0:	2314      	movs	r3, #20
 80009a2:	001a      	movs	r2, r3
 80009a4:	2100      	movs	r1, #0
 80009a6:	f006 fce5 	bl	8007374 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	0018      	movs	r0, r3
 80009ae:	2328      	movs	r3, #40	@ 0x28
 80009b0:	001a      	movs	r2, r3
 80009b2:	2100      	movs	r1, #0
 80009b4:	f006 fcde 	bl	8007374 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009b8:	4b27      	ldr	r3, [pc, #156]	@ (8000a58 <SystemClock_Config+0xd4>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a27      	ldr	r2, [pc, #156]	@ (8000a5c <SystemClock_Config+0xd8>)
 80009be:	401a      	ands	r2, r3
 80009c0:	4b25      	ldr	r3, [pc, #148]	@ (8000a58 <SystemClock_Config+0xd4>)
 80009c2:	2180      	movs	r1, #128	@ 0x80
 80009c4:	0109      	lsls	r1, r1, #4
 80009c6:	430a      	orrs	r2, r1
 80009c8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009ca:	0021      	movs	r1, r4
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2210      	movs	r2, #16
 80009d0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2201      	movs	r2, #1
 80009d6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2200      	movs	r2, #0
 80009dc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	22a0      	movs	r2, #160	@ 0xa0
 80009e2:	0212      	lsls	r2, r2, #8
 80009e4:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2200      	movs	r2, #0
 80009ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	0018      	movs	r0, r3
 80009f0:	f003 f90a 	bl	8003c08 <HAL_RCC_OscConfig>
 80009f4:	1e03      	subs	r3, r0, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80009f8:	f000 f832 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fc:	212c      	movs	r1, #44	@ 0x2c
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	220f      	movs	r2, #15
 8000a02:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2200      	movs	r2, #0
 8000a08:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2200      	movs	r2, #0
 8000a14:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2100      	movs	r1, #0
 8000a20:	0018      	movs	r0, r3
 8000a22:	f003 fcc5 	bl	80043b0 <HAL_RCC_ClockConfig>
 8000a26:	1e03      	subs	r3, r0, #0
 8000a28:	d001      	beq.n	8000a2e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000a2a:	f000 f819 	bl	8000a60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	220c      	movs	r2, #12
 8000a32:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2200      	movs	r2, #0
 8000a38:	615a      	str	r2, [r3, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a3a:	1d3b      	adds	r3, r7, #4
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a40:	1d3b      	adds	r3, r7, #4
 8000a42:	0018      	movs	r0, r3
 8000a44:	f003 feb8 	bl	80047b8 <HAL_RCCEx_PeriphCLKConfig>
 8000a48:	1e03      	subs	r3, r0, #0
 8000a4a:	d001      	beq.n	8000a50 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000a4c:	f000 f808 	bl	8000a60 <Error_Handler>
  }
}
 8000a50:	46c0      	nop			@ (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b01f      	add	sp, #124	@ 0x7c
 8000a56:	bd90      	pop	{r4, r7, pc}
 8000a58:	40007000 	.word	0x40007000
 8000a5c:	ffffe7ff 	.word	0xffffe7ff

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	46c0      	nop			@ (mov r8, r8)
 8000a6a:	e7fd      	b.n	8000a68 <Error_Handler+0x8>

08000a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a70:	4b07      	ldr	r3, [pc, #28]	@ (8000a90 <HAL_MspInit+0x24>)
 8000a72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a74:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <HAL_MspInit+0x24>)
 8000a76:	2101      	movs	r1, #1
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7c:	4b04      	ldr	r3, [pc, #16]	@ (8000a90 <HAL_MspInit+0x24>)
 8000a7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a80:	4b03      	ldr	r3, [pc, #12]	@ (8000a90 <HAL_MspInit+0x24>)
 8000a82:	2180      	movs	r1, #128	@ 0x80
 8000a84:	0549      	lsls	r1, r1, #21
 8000a86:	430a      	orrs	r2, r1
 8000a88:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8a:	46c0      	nop			@ (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40021000 	.word	0x40021000

08000a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a98:	46c0      	nop			@ (mov r8, r8)
 8000a9a:	e7fd      	b.n	8000a98 <NMI_Handler+0x4>

08000a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  printf("HARD FAULT OCCURRED!\n");
 8000aa0:	4b02      	ldr	r3, [pc, #8]	@ (8000aac <HardFault_Handler+0x10>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f006 fb3a 	bl	800711c <puts>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa8:	46c0      	nop			@ (mov r8, r8)
 8000aaa:	e7fd      	b.n	8000aa8 <HardFault_Handler+0xc>
 8000aac:	080084b4 	.word	0x080084b4

08000ab0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ab4:	46c0      	nop			@ (mov r8, r8)
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac8:	f001 fc50 	bl	800236c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
	...

08000ad4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8000ad8:	4b05      	ldr	r3, [pc, #20]	@ (8000af0 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000ada:	0018      	movs	r0, r3
 8000adc:	f001 fed1 	bl	8002882 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000ae0:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f001 fecd 	bl	8002882 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			@ (mov r8, r8)
 8000af0:	200001f8 	.word	0x200001f8
 8000af4:	200001b0 	.word	0x200001b0

08000af8 <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000afc:	4b03      	ldr	r3, [pc, #12]	@ (8000b0c <RNG_LPUART1_IRQHandler+0x14>)
 8000afe:	0018      	movs	r0, r3
 8000b00:	f004 f9f0 	bl	8004ee4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8000b04:	46c0      	nop			@ (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	20000128 	.word	0x20000128

08000b10 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	e00a      	b.n	8000b38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b22:	e000      	b.n	8000b26 <_read+0x16>
 8000b24:	bf00      	nop
 8000b26:	0001      	movs	r1, r0
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	1c5a      	adds	r2, r3, #1
 8000b2c:	60ba      	str	r2, [r7, #8]
 8000b2e:	b2ca      	uxtb	r2, r1
 8000b30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	3301      	adds	r3, #1
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	697a      	ldr	r2, [r7, #20]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	dbf0      	blt.n	8000b22 <_read+0x12>
  }

  return len;
 8000b40:	687b      	ldr	r3, [r7, #4]
}
 8000b42:	0018      	movs	r0, r3
 8000b44:	46bd      	mov	sp, r7
 8000b46:	b006      	add	sp, #24
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b086      	sub	sp, #24
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	60f8      	str	r0, [r7, #12]
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b56:	2300      	movs	r3, #0
 8000b58:	617b      	str	r3, [r7, #20]
 8000b5a:	e009      	b.n	8000b70 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	1c5a      	adds	r2, r3, #1
 8000b60:	60ba      	str	r2, [r7, #8]
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	0018      	movs	r0, r3
 8000b66:	e000      	b.n	8000b6a <_write+0x20>
 8000b68:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	617b      	str	r3, [r7, #20]
 8000b70:	697a      	ldr	r2, [r7, #20]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	dbf1      	blt.n	8000b5c <_write+0x12>
  }
  return len;
 8000b78:	687b      	ldr	r3, [r7, #4]
}
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b006      	add	sp, #24
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <_close>:

int _close(int file)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	425b      	negs	r3, r3
}
 8000b8e:	0018      	movs	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b002      	add	sp, #8
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
 8000b9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	2280      	movs	r2, #128	@ 0x80
 8000ba4:	0192      	lsls	r2, r2, #6
 8000ba6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	0018      	movs	r0, r3
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b002      	add	sp, #8
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <_isatty>:

int _isatty(int file)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bba:	2301      	movs	r3, #1
}
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	b002      	add	sp, #8
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bd0:	2300      	movs	r3, #0
}
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	b004      	add	sp, #16
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be4:	4a14      	ldr	r2, [pc, #80]	@ (8000c38 <_sbrk+0x5c>)
 8000be6:	4b15      	ldr	r3, [pc, #84]	@ (8000c3c <_sbrk+0x60>)
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf0:	4b13      	ldr	r3, [pc, #76]	@ (8000c40 <_sbrk+0x64>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d102      	bne.n	8000bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <_sbrk+0x64>)
 8000bfa:	4a12      	ldr	r2, [pc, #72]	@ (8000c44 <_sbrk+0x68>)
 8000bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bfe:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <_sbrk+0x64>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	18d3      	adds	r3, r2, r3
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d207      	bcs.n	8000c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c0c:	f006 fc44 	bl	8007498 <__errno>
 8000c10:	0003      	movs	r3, r0
 8000c12:	220c      	movs	r2, #12
 8000c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c16:	2301      	movs	r3, #1
 8000c18:	425b      	negs	r3, r3
 8000c1a:	e009      	b.n	8000c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c1c:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <_sbrk+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c22:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <_sbrk+0x64>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	18d2      	adds	r2, r2, r3
 8000c2a:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <_sbrk+0x64>)
 8000c2c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b006      	add	sp, #24
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20005000 	.word	0x20005000
 8000c3c:	00000400 	.word	0x00000400
 8000c40:	20000124 	.word	0x20000124
 8000c44:	200003a8 	.word	0x200003a8

08000c48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c4c:	46c0      	nop			@ (mov r8, r8)
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
	...

08000c54 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c5a:	4a14      	ldr	r2, [pc, #80]	@ (8000cac <MX_LPUART1_UART_Init+0x58>)
 8000c5c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000c5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c60:	22e1      	movs	r2, #225	@ 0xe1
 8000c62:	0252      	lsls	r2, r2, #9
 8000c64:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b10      	ldr	r3, [pc, #64]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000c72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000c78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c84:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000c90:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <MX_LPUART1_UART_Init+0x54>)
 8000c92:	0018      	movs	r0, r3
 8000c94:	f003 ff2e 	bl	8004af4 <HAL_UART_Init>
 8000c98:	1e03      	subs	r3, r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000c9c:	f7ff fee0 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	46c0      	nop			@ (mov r8, r8)
 8000ca8:	20000128 	.word	0x20000128
 8000cac:	40004800 	.word	0x40004800

08000cb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cb0:	b590      	push	{r4, r7, lr}
 8000cb2:	b089      	sub	sp, #36	@ 0x24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	240c      	movs	r4, #12
 8000cba:	193b      	adds	r3, r7, r4
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	2314      	movs	r3, #20
 8000cc0:	001a      	movs	r2, r3
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	f006 fb56 	bl	8007374 <memset>
  if(uartHandle->Instance==LPUART1)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a45      	ldr	r2, [pc, #276]	@ (8000de4 <HAL_UART_MspInit+0x134>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d000      	beq.n	8000cd4 <HAL_UART_MspInit+0x24>
 8000cd2:	e083      	b.n	8000ddc <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000cd4:	4b44      	ldr	r3, [pc, #272]	@ (8000de8 <HAL_UART_MspInit+0x138>)
 8000cd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000cd8:	4b43      	ldr	r3, [pc, #268]	@ (8000de8 <HAL_UART_MspInit+0x138>)
 8000cda:	2180      	movs	r1, #128	@ 0x80
 8000cdc:	02c9      	lsls	r1, r1, #11
 8000cde:	430a      	orrs	r2, r1
 8000ce0:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce2:	4b41      	ldr	r3, [pc, #260]	@ (8000de8 <HAL_UART_MspInit+0x138>)
 8000ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ce6:	4b40      	ldr	r3, [pc, #256]	@ (8000de8 <HAL_UART_MspInit+0x138>)
 8000ce8:	2101      	movs	r1, #1
 8000cea:	430a      	orrs	r2, r1
 8000cec:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000cee:	4b3e      	ldr	r3, [pc, #248]	@ (8000de8 <HAL_UART_MspInit+0x138>)
 8000cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	60bb      	str	r3, [r7, #8]
 8000cf8:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cfa:	0021      	movs	r1, r4
 8000cfc:	187b      	adds	r3, r7, r1
 8000cfe:	220c      	movs	r2, #12
 8000d00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d02:	187b      	adds	r3, r7, r1
 8000d04:	2202      	movs	r2, #2
 8000d06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	187b      	adds	r3, r7, r1
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	2203      	movs	r2, #3
 8000d12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000d14:	187b      	adds	r3, r7, r1
 8000d16:	2206      	movs	r2, #6
 8000d18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1a:	187a      	adds	r2, r7, r1
 8000d1c:	23a0      	movs	r3, #160	@ 0xa0
 8000d1e:	05db      	lsls	r3, r3, #23
 8000d20:	0011      	movs	r1, r2
 8000d22:	0018      	movs	r0, r3
 8000d24:	f001 fe94 	bl	8002a50 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 8000d28:	4b30      	ldr	r3, [pc, #192]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d2a:	4a31      	ldr	r2, [pc, #196]	@ (8000df0 <HAL_UART_MspInit+0x140>)
 8000d2c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_5;
 8000d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d30:	2205      	movs	r2, #5
 8000d32:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d34:	4b2d      	ldr	r3, [pc, #180]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d40:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d42:	2280      	movs	r2, #128	@ 0x80
 8000d44:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d46:	4b29      	ldr	r3, [pc, #164]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d4c:	4b27      	ldr	r3, [pc, #156]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000d52:	4b26      	ldr	r3, [pc, #152]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d58:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000d5e:	4b23      	ldr	r3, [pc, #140]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d60:	0018      	movs	r0, r3
 8000d62:	f001 fc29 	bl	80025b8 <HAL_DMA_Init>
 8000d66:	1e03      	subs	r3, r0, #0
 8000d68:	d001      	beq.n	8000d6e <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8000d6a:	f7ff fe79 	bl	8000a60 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4a1e      	ldr	r2, [pc, #120]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d72:	675a      	str	r2, [r3, #116]	@ 0x74
 8000d74:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <HAL_UART_MspInit+0x13c>)
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8000d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000d7c:	4a1e      	ldr	r2, [pc, #120]	@ (8000df8 <HAL_UART_MspInit+0x148>)
 8000d7e:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_5;
 8000d80:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000d82:	2205      	movs	r2, #5
 8000d84:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d86:	4b1b      	ldr	r3, [pc, #108]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000d88:	2210      	movs	r2, #16
 8000d8a:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d8c:	4b19      	ldr	r3, [pc, #100]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d92:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000d94:	2280      	movs	r2, #128	@ 0x80
 8000d96:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d98:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d9e:	4b15      	ldr	r3, [pc, #84]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8000da4:	4b13      	ldr	r3, [pc, #76]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000daa:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000db0:	4b10      	ldr	r3, [pc, #64]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000db2:	0018      	movs	r0, r3
 8000db4:	f001 fc00 	bl	80025b8 <HAL_DMA_Init>
 8000db8:	1e03      	subs	r3, r0, #0
 8000dba:	d001      	beq.n	8000dc0 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8000dbc:	f7ff fe50 	bl	8000a60 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a0c      	ldr	r2, [pc, #48]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000dc4:	671a      	str	r2, [r3, #112]	@ 0x70
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <HAL_UART_MspInit+0x144>)
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2100      	movs	r1, #0
 8000dd0:	201d      	movs	r0, #29
 8000dd2:	f001 fbbf 	bl	8002554 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 8000dd6:	201d      	movs	r0, #29
 8000dd8:	f001 fbd1 	bl	800257e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000ddc:	46c0      	nop			@ (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b009      	add	sp, #36	@ 0x24
 8000de2:	bd90      	pop	{r4, r7, pc}
 8000de4:	40004800 	.word	0x40004800
 8000de8:	40021000 	.word	0x40021000
 8000dec:	200001b0 	.word	0x200001b0
 8000df0:	40020030 	.word	0x40020030
 8000df4:	200001f8 	.word	0x200001f8
 8000df8:	4002001c 	.word	0x4002001c

08000dfc <lorawan_configure>:
 * @param dev_eui Device EUI (16 hex characters).
 * @param app_eui Application EUI (16 hex characters).
 * @param app_key Application key (32 hex characters).
 * @return true if configuration and join are successful, false otherwise.
 */
bool lorawan_configure(ATC_HandleTypeDef *lora, const char *dev_eui, const char *app_eui, const char *app_key) {
 8000dfc:	b5b0      	push	{r4, r5, r7, lr}
 8000dfe:	b0cc      	sub	sp, #304	@ 0x130
 8000e00:	af04      	add	r7, sp, #16
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
 8000e08:	603b      	str	r3, [r7, #0]
    LoRaWAN_Error_t err;

    // Temporarily disable factory reset to avoid issues
    // factor_reset(lora);

    printf("DEBUG: lorawan_configure called with lora handle: %p\n", (void*)lora);
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	4bbe      	ldr	r3, [pc, #760]	@ (8001108 <lorawan_configure+0x30c>)
 8000e0e:	0011      	movs	r1, r2
 8000e10:	0018      	movs	r0, r3
 8000e12:	f006 f913 	bl	800703c <iprintf>
    if (lora == NULL) {
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d105      	bne.n	8000e28 <lorawan_configure+0x2c>
        printf("ERROR: lora handle is NULL!\n");
 8000e1c:	4bbb      	ldr	r3, [pc, #748]	@ (800110c <lorawan_configure+0x310>)
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f006 f97c 	bl	800711c <puts>
        return false;
 8000e24:	2300      	movs	r3, #0
 8000e26:	e16b      	b.n	8001100 <lorawan_configure+0x304>
    }
    if (lora->hUart == NULL) {
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d105      	bne.n	8000e3c <lorawan_configure+0x40>
        printf("ERROR: lora->hUart is NULL!\n");
 8000e30:	4bb7      	ldr	r3, [pc, #732]	@ (8001110 <lorawan_configure+0x314>)
 8000e32:	0018      	movs	r0, r3
 8000e34:	f006 f972 	bl	800711c <puts>
        return false;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	e161      	b.n	8001100 <lorawan_configure+0x304>
    }
    printf("DEBUG: lora->hUart = %p, Name = %s\n", (void*)lora->hUart, lora->Name);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	6819      	ldr	r1, [r3, #0]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	1d1a      	adds	r2, r3, #4
 8000e44:	4bb3      	ldr	r3, [pc, #716]	@ (8001114 <lorawan_configure+0x318>)
 8000e46:	0018      	movs	r0, r3
 8000e48:	f006 f8f8 	bl	800703c <iprintf>

    // Test basic AT communication first
    printf("DEBUG: Testing basic AT communication...\n");
 8000e4c:	4bb2      	ldr	r3, [pc, #712]	@ (8001118 <lorawan_configure+0x31c>)
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f006 f964 	bl	800711c <puts>
    char response[AT_RESPONSE_BUFFER_SIZE];
    char *response_ptr = response;
 8000e54:	2414      	movs	r4, #20
 8000e56:	193b      	adds	r3, r7, r4
 8000e58:	613b      	str	r3, [r7, #16]
    int resp = ATC_SendReceive(lora, "AT\r\n", 100, &response_ptr, 1000, 1, "OK");
 8000e5a:	2310      	movs	r3, #16
 8000e5c:	18fa      	adds	r2, r7, r3
 8000e5e:	49af      	ldr	r1, [pc, #700]	@ (800111c <lorawan_configure+0x320>)
 8000e60:	68f8      	ldr	r0, [r7, #12]
 8000e62:	4baf      	ldr	r3, [pc, #700]	@ (8001120 <lorawan_configure+0x324>)
 8000e64:	9302      	str	r3, [sp, #8]
 8000e66:	2301      	movs	r3, #1
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	23fa      	movs	r3, #250	@ 0xfa
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	0013      	movs	r3, r2
 8000e72:	2264      	movs	r2, #100	@ 0x64
 8000e74:	f005 fde9 	bl	8006a4a <ATC_SendReceive>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	228a      	movs	r2, #138	@ 0x8a
 8000e7c:	0052      	lsls	r2, r2, #1
 8000e7e:	18b9      	adds	r1, r7, r2
 8000e80:	600b      	str	r3, [r1, #0]
    printf("DEBUG: AT test returned %d, response: %s\n", resp, resp > 0 ? response : "ERROR");
 8000e82:	18bb      	adds	r3, r7, r2
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	dd01      	ble.n	8000e8e <lorawan_configure+0x92>
 8000e8a:	193b      	adds	r3, r7, r4
 8000e8c:	e000      	b.n	8000e90 <lorawan_configure+0x94>
 8000e8e:	4ba5      	ldr	r3, [pc, #660]	@ (8001124 <lorawan_configure+0x328>)
 8000e90:	248a      	movs	r4, #138	@ 0x8a
 8000e92:	0064      	lsls	r4, r4, #1
 8000e94:	193a      	adds	r2, r7, r4
 8000e96:	6811      	ldr	r1, [r2, #0]
 8000e98:	48a3      	ldr	r0, [pc, #652]	@ (8001128 <lorawan_configure+0x32c>)
 8000e9a:	001a      	movs	r2, r3
 8000e9c:	f006 f8ce 	bl	800703c <iprintf>
    
    // Try to get version info with different commands
    memset(response, 0, sizeof(response));
 8000ea0:	2380      	movs	r3, #128	@ 0x80
 8000ea2:	005a      	lsls	r2, r3, #1
 8000ea4:	2514      	movs	r5, #20
 8000ea6:	197b      	adds	r3, r7, r5
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f006 fa62 	bl	8007374 <memset>
    response_ptr = response;
 8000eb0:	197b      	adds	r3, r7, r5
 8000eb2:	613b      	str	r3, [r7, #16]
    resp = ATC_SendReceive(lora, "AT+VER?\r\n", 100, &response_ptr, 1000, 1, "OK");
 8000eb4:	2310      	movs	r3, #16
 8000eb6:	18fa      	adds	r2, r7, r3
 8000eb8:	499c      	ldr	r1, [pc, #624]	@ (800112c <lorawan_configure+0x330>)
 8000eba:	68f8      	ldr	r0, [r7, #12]
 8000ebc:	4b98      	ldr	r3, [pc, #608]	@ (8001120 <lorawan_configure+0x324>)
 8000ebe:	9302      	str	r3, [sp, #8]
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	9301      	str	r3, [sp, #4]
 8000ec4:	23fa      	movs	r3, #250	@ 0xfa
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	0013      	movs	r3, r2
 8000ecc:	2264      	movs	r2, #100	@ 0x64
 8000ece:	f005 fdbc 	bl	8006a4a <ATC_SendReceive>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	193a      	adds	r2, r7, r4
 8000ed6:	6013      	str	r3, [r2, #0]
    printf("DEBUG: AT+VER? returned %d, response: %s\n", resp, resp > 0 ? response : "ERROR");
 8000ed8:	193b      	adds	r3, r7, r4
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	dd01      	ble.n	8000ee4 <lorawan_configure+0xe8>
 8000ee0:	197b      	adds	r3, r7, r5
 8000ee2:	e000      	b.n	8000ee6 <lorawan_configure+0xea>
 8000ee4:	4b8f      	ldr	r3, [pc, #572]	@ (8001124 <lorawan_configure+0x328>)
 8000ee6:	228a      	movs	r2, #138	@ 0x8a
 8000ee8:	0052      	lsls	r2, r2, #1
 8000eea:	18ba      	adds	r2, r7, r2
 8000eec:	6811      	ldr	r1, [r2, #0]
 8000eee:	4890      	ldr	r0, [pc, #576]	@ (8001130 <lorawan_configure+0x334>)
 8000ef0:	001a      	movs	r2, r3
 8000ef2:	f006 f8a3 	bl	800703c <iprintf>

    // Debug the input parameters
    printf("DEBUG: Input parameters:\n");
 8000ef6:	4b8f      	ldr	r3, [pc, #572]	@ (8001134 <lorawan_configure+0x338>)
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f006 f90f 	bl	800711c <puts>
    printf("  dev_eui: %s (length: %zu)\n", dev_eui, strlen(dev_eui));
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	0018      	movs	r0, r3
 8000f02:	f7ff f901 	bl	8000108 <strlen>
 8000f06:	0002      	movs	r2, r0
 8000f08:	68b9      	ldr	r1, [r7, #8]
 8000f0a:	4b8b      	ldr	r3, [pc, #556]	@ (8001138 <lorawan_configure+0x33c>)
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f006 f895 	bl	800703c <iprintf>
    printf("  app_eui: %s (length: %zu)\n", app_eui, strlen(app_eui));
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	0018      	movs	r0, r3
 8000f16:	f7ff f8f7 	bl	8000108 <strlen>
 8000f1a:	0002      	movs	r2, r0
 8000f1c:	6879      	ldr	r1, [r7, #4]
 8000f1e:	4b87      	ldr	r3, [pc, #540]	@ (800113c <lorawan_configure+0x340>)
 8000f20:	0018      	movs	r0, r3
 8000f22:	f006 f88b 	bl	800703c <iprintf>
    printf("  app_key: %s (length: %zu)\n", app_key, strlen(app_key));
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f7ff f8ed 	bl	8000108 <strlen>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	6839      	ldr	r1, [r7, #0]
 8000f32:	4b83      	ldr	r3, [pc, #524]	@ (8001140 <lorawan_configure+0x344>)
 8000f34:	0018      	movs	r0, r3
 8000f36:	f006 f881 	bl	800703c <iprintf>
    
    // Print hex dump of app_key to see if there are any issues
    printf("  app_key hex dump: ");
 8000f3a:	4b82      	ldr	r3, [pc, #520]	@ (8001144 <lorawan_configure+0x348>)
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f006 f87d 	bl	800703c <iprintf>
    for (size_t i = 0; i < 32 && app_key[i] != '\0'; i++) {
 8000f42:	2300      	movs	r3, #0
 8000f44:	228c      	movs	r2, #140	@ 0x8c
 8000f46:	0052      	lsls	r2, r2, #1
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	6013      	str	r3, [r2, #0]
 8000f4c:	e011      	b.n	8000f72 <lorawan_configure+0x176>
        printf("%02X ", (unsigned char)app_key[i]);
 8000f4e:	683a      	ldr	r2, [r7, #0]
 8000f50:	248c      	movs	r4, #140	@ 0x8c
 8000f52:	0064      	lsls	r4, r4, #1
 8000f54:	193b      	adds	r3, r7, r4
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	18d3      	adds	r3, r2, r3
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	001a      	movs	r2, r3
 8000f5e:	4b7a      	ldr	r3, [pc, #488]	@ (8001148 <lorawan_configure+0x34c>)
 8000f60:	0011      	movs	r1, r2
 8000f62:	0018      	movs	r0, r3
 8000f64:	f006 f86a 	bl	800703c <iprintf>
    for (size_t i = 0; i < 32 && app_key[i] != '\0'; i++) {
 8000f68:	193b      	adds	r3, r7, r4
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	193a      	adds	r2, r7, r4
 8000f70:	6013      	str	r3, [r2, #0]
 8000f72:	218c      	movs	r1, #140	@ 0x8c
 8000f74:	0049      	lsls	r1, r1, #1
 8000f76:	187b      	adds	r3, r7, r1
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b1f      	cmp	r3, #31
 8000f7c:	d806      	bhi.n	8000f8c <lorawan_configure+0x190>
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	187b      	adds	r3, r7, r1
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	18d3      	adds	r3, r2, r3
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1e0      	bne.n	8000f4e <lorawan_configure+0x152>
    }
    printf("\n");
 8000f8c:	200a      	movs	r0, #10
 8000f8e:	f006 f865 	bl	800705c <putchar>

    // Validate input parameters
    if (!validate_hex_string(dev_eui, DEV_EUI_LENGTH) ||
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	2110      	movs	r1, #16
 8000f96:	0018      	movs	r0, r3
 8000f98:	f000 f8e4 	bl	8001164 <validate_hex_string>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	001a      	movs	r2, r3
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	4053      	eors	r3, r2
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d117      	bne.n	8000fda <lorawan_configure+0x1de>
        !validate_hex_string(app_eui, APP_EUI_LENGTH) ||
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2110      	movs	r1, #16
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f000 f8d8 	bl	8001164 <validate_hex_string>
 8000fb4:	0003      	movs	r3, r0
 8000fb6:	001a      	movs	r2, r3
 8000fb8:	2301      	movs	r3, #1
 8000fba:	4053      	eors	r3, r2
 8000fbc:	b2db      	uxtb	r3, r3
    if (!validate_hex_string(dev_eui, DEV_EUI_LENGTH) ||
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10b      	bne.n	8000fda <lorawan_configure+0x1de>
        !validate_hex_string(app_key, APP_KEY_LENGTH)) {
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	2120      	movs	r1, #32
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f000 f8cc 	bl	8001164 <validate_hex_string>
 8000fcc:	0003      	movs	r3, r0
 8000fce:	001a      	movs	r2, r3
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	4053      	eors	r3, r2
 8000fd4:	b2db      	uxtb	r3, r3
        !validate_hex_string(app_eui, APP_EUI_LENGTH) ||
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d005      	beq.n	8000fe6 <lorawan_configure+0x1ea>
        printf("Invalid EUI or AppKey format\n");
 8000fda:	4b5c      	ldr	r3, [pc, #368]	@ (800114c <lorawan_configure+0x350>)
 8000fdc:	0018      	movs	r0, r3
 8000fde:	f006 f89d 	bl	800711c <puts>
        return false;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	e08c      	b.n	8001100 <lorawan_configure+0x304>
    }

    // Configure DevEUI, AppEUI, and AppKey
    if ((err = set_dev_eui(lora, dev_eui)) != LORAWAN_OK ||
 8000fe6:	2520      	movs	r5, #32
 8000fe8:	35ff      	adds	r5, #255	@ 0xff
 8000fea:	197c      	adds	r4, r7, r5
 8000fec:	68ba      	ldr	r2, [r7, #8]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	0011      	movs	r1, r2
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f000 f8fe 	bl	80011f4 <set_dev_eui>
 8000ff8:	0003      	movs	r3, r0
 8000ffa:	7023      	strb	r3, [r4, #0]
 8000ffc:	197b      	adds	r3, r7, r5
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d119      	bne.n	8001038 <lorawan_configure+0x23c>
        (err = set_app_eui(lora, app_eui)) != LORAWAN_OK ||
 8001004:	197c      	adds	r4, r7, r5
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	0011      	movs	r1, r2
 800100c:	0018      	movs	r0, r3
 800100e:	f000 f9d9 	bl	80013c4 <set_app_eui>
 8001012:	0003      	movs	r3, r0
 8001014:	7023      	strb	r3, [r4, #0]
    if ((err = set_dev_eui(lora, dev_eui)) != LORAWAN_OK ||
 8001016:	197b      	adds	r3, r7, r5
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d10c      	bne.n	8001038 <lorawan_configure+0x23c>
        (err = set_app_key(lora, app_key)) != LORAWAN_OK) {
 800101e:	197c      	adds	r4, r7, r5
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	0011      	movs	r1, r2
 8001026:	0018      	movs	r0, r3
 8001028:	f000 fa90 	bl	800154c <set_app_key>
 800102c:	0003      	movs	r3, r0
 800102e:	7023      	strb	r3, [r4, #0]
        (err = set_app_eui(lora, app_eui)) != LORAWAN_OK ||
 8001030:	197b      	adds	r3, r7, r5
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00a      	beq.n	800104e <lorawan_configure+0x252>
        printf("Error setting EUIs or AppKey: %d\n", err);
 8001038:	2320      	movs	r3, #32
 800103a:	33ff      	adds	r3, #255	@ 0xff
 800103c:	18fb      	adds	r3, r7, r3
 800103e:	781a      	ldrb	r2, [r3, #0]
 8001040:	4b43      	ldr	r3, [pc, #268]	@ (8001150 <lorawan_configure+0x354>)
 8001042:	0011      	movs	r1, r2
 8001044:	0018      	movs	r0, r3
 8001046:	f005 fff9 	bl	800703c <iprintf>
        return false;
 800104a:	2300      	movs	r3, #0
 800104c:	e058      	b.n	8001100 <lorawan_configure+0x304>
    }

    // Configure region and sub-band
    if ((err = configure_region_and_channel(lora)) != LORAWAN_OK) {
 800104e:	2520      	movs	r5, #32
 8001050:	35ff      	adds	r5, #255	@ 0xff
 8001052:	197c      	adds	r4, r7, r5
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	0018      	movs	r0, r3
 8001058:	f000 fb4a 	bl	80016f0 <configure_region_and_channel>
 800105c:	0003      	movs	r3, r0
 800105e:	7023      	strb	r3, [r4, #0]
 8001060:	197b      	adds	r3, r7, r5
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d008      	beq.n	800107a <lorawan_configure+0x27e>
        printf("Error configuring region/channel: %d\n", err);
 8001068:	197b      	adds	r3, r7, r5
 800106a:	781a      	ldrb	r2, [r3, #0]
 800106c:	4b39      	ldr	r3, [pc, #228]	@ (8001154 <lorawan_configure+0x358>)
 800106e:	0011      	movs	r1, r2
 8001070:	0018      	movs	r0, r3
 8001072:	f005 ffe3 	bl	800703c <iprintf>
        return false;
 8001076:	2300      	movs	r3, #0
 8001078:	e042      	b.n	8001100 <lorawan_configure+0x304>
    }

    // Check and set frequency
    if ((err = check_and_set_frequency(lora)) != LORAWAN_OK) {
 800107a:	2520      	movs	r5, #32
 800107c:	35ff      	adds	r5, #255	@ 0xff
 800107e:	197c      	adds	r4, r7, r5
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	0018      	movs	r0, r3
 8001084:	f000 fb5c 	bl	8001740 <check_and_set_frequency>
 8001088:	0003      	movs	r3, r0
 800108a:	7023      	strb	r3, [r4, #0]
 800108c:	197b      	adds	r3, r7, r5
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d008      	beq.n	80010a6 <lorawan_configure+0x2aa>
        printf("Error checking/setting frequency: %d\n", err);
 8001094:	197b      	adds	r3, r7, r5
 8001096:	781a      	ldrb	r2, [r3, #0]
 8001098:	4b2f      	ldr	r3, [pc, #188]	@ (8001158 <lorawan_configure+0x35c>)
 800109a:	0011      	movs	r1, r2
 800109c:	0018      	movs	r0, r3
 800109e:	f005 ffcd 	bl	800703c <iprintf>
        return false;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e02c      	b.n	8001100 <lorawan_configure+0x304>
    }

    // Configure LoRaWAN parameters (ADR, OTAA, Class, DR, TX Power)
    if ((err = configure_lorawan_params(lora)) != LORAWAN_OK) {
 80010a6:	2520      	movs	r5, #32
 80010a8:	35ff      	adds	r5, #255	@ 0xff
 80010aa:	197c      	adds	r4, r7, r5
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	0018      	movs	r0, r3
 80010b0:	f000 fb70 	bl	8001794 <configure_lorawan_params>
 80010b4:	0003      	movs	r3, r0
 80010b6:	7023      	strb	r3, [r4, #0]
 80010b8:	197b      	adds	r3, r7, r5
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d008      	beq.n	80010d2 <lorawan_configure+0x2d6>
        printf("Error configuring LoRaWAN parameters: %d\n", err);
 80010c0:	197b      	adds	r3, r7, r5
 80010c2:	781a      	ldrb	r2, [r3, #0]
 80010c4:	4b25      	ldr	r3, [pc, #148]	@ (800115c <lorawan_configure+0x360>)
 80010c6:	0011      	movs	r1, r2
 80010c8:	0018      	movs	r0, r3
 80010ca:	f005 ffb7 	bl	800703c <iprintf>
        return false;
 80010ce:	2300      	movs	r3, #0
 80010d0:	e016      	b.n	8001100 <lorawan_configure+0x304>
    }

    // Save settings and reset
    if ((err = save_and_reset(lora)) != LORAWAN_OK) {
 80010d2:	2520      	movs	r5, #32
 80010d4:	35ff      	adds	r5, #255	@ 0xff
 80010d6:	197c      	adds	r4, r7, r5
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	0018      	movs	r0, r3
 80010dc:	f000 fca6 	bl	8001a2c <save_and_reset>
 80010e0:	0003      	movs	r3, r0
 80010e2:	7023      	strb	r3, [r4, #0]
 80010e4:	197b      	adds	r3, r7, r5
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d008      	beq.n	80010fe <lorawan_configure+0x302>
        printf("Error saving/resetting: %d\n", err);
 80010ec:	197b      	adds	r3, r7, r5
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <lorawan_configure+0x364>)
 80010f2:	0011      	movs	r1, r2
 80010f4:	0018      	movs	r0, r3
 80010f6:	f005 ffa1 	bl	800703c <iprintf>
        return false;
 80010fa:	2300      	movs	r3, #0
 80010fc:	e000      	b.n	8001100 <lorawan_configure+0x304>
//    if ((err = join_network(lora)) != LORAWAN_OK) {
//        printf("Error joining network: %d\n", err);
//        return false;
//    }

    return true;
 80010fe:	2301      	movs	r3, #1
}
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	b048      	add	sp, #288	@ 0x120
 8001106:	bdb0      	pop	{r4, r5, r7, pc}
 8001108:	080084cc 	.word	0x080084cc
 800110c:	08008504 	.word	0x08008504
 8001110:	08008520 	.word	0x08008520
 8001114:	0800853c 	.word	0x0800853c
 8001118:	08008560 	.word	0x08008560
 800111c:	0800858c 	.word	0x0800858c
 8001120:	08008594 	.word	0x08008594
 8001124:	08008598 	.word	0x08008598
 8001128:	080085a0 	.word	0x080085a0
 800112c:	080085cc 	.word	0x080085cc
 8001130:	080085d8 	.word	0x080085d8
 8001134:	08008604 	.word	0x08008604
 8001138:	08008620 	.word	0x08008620
 800113c:	08008640 	.word	0x08008640
 8001140:	08008660 	.word	0x08008660
 8001144:	08008680 	.word	0x08008680
 8001148:	08008698 	.word	0x08008698
 800114c:	080086a0 	.word	0x080086a0
 8001150:	080086c0 	.word	0x080086c0
 8001154:	080086e4 	.word	0x080086e4
 8001158:	0800870c 	.word	0x0800870c
 800115c:	08008734 	.word	0x08008734
 8001160:	08008760 	.word	0x08008760

08001164 <validate_hex_string>:
 * @brief Validates that a string is hexadecimal and of the expected length.
 * @param str The string to validate.
 * @param expected_len The expected length of the string.
 * @return true if the string is valid hexadecimal and matches the length, false otherwise.
 */
static bool validate_hex_string(const char *str, size_t expected_len) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
    if (str == NULL || strlen(str) != expected_len) {
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d007      	beq.n	8001184 <validate_hex_string+0x20>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	0018      	movs	r0, r3
 8001178:	f7fe ffc6 	bl	8000108 <strlen>
 800117c:	0002      	movs	r2, r0
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	4293      	cmp	r3, r2
 8001182:	d001      	beq.n	8001188 <validate_hex_string+0x24>
        return false;
 8001184:	2300      	movs	r3, #0
 8001186:	e030      	b.n	80011ea <validate_hex_string+0x86>
    }
    for (size_t i = 0; i < expected_len; i++) {
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	e028      	b.n	80011e0 <validate_hex_string+0x7c>
        if (!((str[i] >= '0' && str[i] <= '9') ||
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	18d3      	adds	r3, r2, r3
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b2f      	cmp	r3, #47	@ 0x2f
 8001198:	d905      	bls.n	80011a6 <validate_hex_string+0x42>
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	18d3      	adds	r3, r2, r3
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b39      	cmp	r3, #57	@ 0x39
 80011a4:	d919      	bls.n	80011da <validate_hex_string+0x76>
              (str[i] >= 'A' && str[i] <= 'F') ||
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	18d3      	adds	r3, r2, r3
 80011ac:	781b      	ldrb	r3, [r3, #0]
        if (!((str[i] >= '0' && str[i] <= '9') ||
 80011ae:	2b40      	cmp	r3, #64	@ 0x40
 80011b0:	d905      	bls.n	80011be <validate_hex_string+0x5a>
              (str[i] >= 'A' && str[i] <= 'F') ||
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	18d3      	adds	r3, r2, r3
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b46      	cmp	r3, #70	@ 0x46
 80011bc:	d90d      	bls.n	80011da <validate_hex_string+0x76>
              (str[i] >= 'a' && str[i] <= 'f'))) {
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	18d3      	adds	r3, r2, r3
 80011c4:	781b      	ldrb	r3, [r3, #0]
        if (!((str[i] >= '0' && str[i] <= '9') ||
 80011c6:	2b60      	cmp	r3, #96	@ 0x60
 80011c8:	d905      	bls.n	80011d6 <validate_hex_string+0x72>
              (str[i] >= 'a' && str[i] <= 'f'))) {
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	18d3      	adds	r3, r2, r3
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b66      	cmp	r3, #102	@ 0x66
 80011d4:	d901      	bls.n	80011da <validate_hex_string+0x76>
            return false;
 80011d6:	2300      	movs	r3, #0
 80011d8:	e007      	b.n	80011ea <validate_hex_string+0x86>
    for (size_t i = 0; i < expected_len; i++) {
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	3301      	adds	r3, #1
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fa      	ldr	r2, [r7, #12]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d3d2      	bcc.n	800118e <validate_hex_string+0x2a>
        }
    }
    return true;
 80011e8:	2301      	movs	r3, #1
}
 80011ea:	0018      	movs	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	b004      	add	sp, #16
 80011f0:	bd80      	pop	{r7, pc}
	...

080011f4 <set_dev_eui>:
 * @brief Sets the Device EUI (DevEUI) if not already set or invalid.
 * @param lora Pointer to the ATC handle for communication.
 * @param dev_eui Device EUI (16 hex characters).
 * @return LORAWAN_OK on success, LORAWAN_ERR_DEV_EUI or LORAWAN_ERR_AT_COMMAND on failure.
 */
static LoRaWAN_Error_t set_dev_eui(ATC_HandleTypeDef *lora, const char *dev_eui) {
 80011f4:	b5b0      	push	{r4, r5, r7, lr}
 80011f6:	b0d8      	sub	sp, #352	@ 0x160
 80011f8:	af04      	add	r7, sp, #16
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
    printf("DEBUG: set_dev_eui called with EUI: %s\n", dev_eui);
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	4b5f      	ldr	r3, [pc, #380]	@ (8001380 <set_dev_eui+0x18c>)
 8001202:	0011      	movs	r1, r2
 8001204:	0018      	movs	r0, r3
 8001206:	f005 ff19 	bl	800703c <iprintf>
    char response[AT_RESPONSE_BUFFER_SIZE];
    char *response_ptr = response;
 800120a:	2348      	movs	r3, #72	@ 0x48
 800120c:	18fb      	adds	r3, r7, r3
 800120e:	22a4      	movs	r2, #164	@ 0xa4
 8001210:	0052      	lsls	r2, r2, #1
 8001212:	18ba      	adds	r2, r7, r2
 8001214:	6013      	str	r3, [r2, #0]
    
    // Try multiple command formats for DevEUI
    char command[64];
    int resp = -1;
 8001216:	2301      	movs	r3, #1
 8001218:	425b      	negs	r3, r3
 800121a:	24a6      	movs	r4, #166	@ 0xa6
 800121c:	0064      	lsls	r4, r4, #1
 800121e:	193a      	adds	r2, r7, r4
 8001220:	6013      	str	r3, [r2, #0]
    
    // Format 1: ATS 501 (your original format)
    printf("DEBUG: Trying ATS 501 format...\n");
 8001222:	4b58      	ldr	r3, [pc, #352]	@ (8001384 <set_dev_eui+0x190>)
 8001224:	0018      	movs	r0, r3
 8001226:	f005 ff79 	bl	800711c <puts>
    snprintf(command, sizeof(command), "AT%%S 501=\"%s\"\r\n", dev_eui);
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	4a56      	ldr	r2, [pc, #344]	@ (8001388 <set_dev_eui+0x194>)
 800122e:	2508      	movs	r5, #8
 8001230:	1978      	adds	r0, r7, r5
 8001232:	2140      	movs	r1, #64	@ 0x40
 8001234:	f005 ff7c 	bl	8007130 <sniprintf>
    printf("DEBUG: Command string: %s", command);
 8001238:	197a      	adds	r2, r7, r5
 800123a:	4b54      	ldr	r3, [pc, #336]	@ (800138c <set_dev_eui+0x198>)
 800123c:	0011      	movs	r1, r2
 800123e:	0018      	movs	r0, r3
 8001240:	f005 fefc 	bl	800703c <iprintf>
    resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 8001244:	1979      	adds	r1, r7, r5
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	4b51      	ldr	r3, [pc, #324]	@ (8001390 <set_dev_eui+0x19c>)
 800124a:	9302      	str	r3, [sp, #8]
 800124c:	2301      	movs	r3, #1
 800124e:	9301      	str	r3, [sp, #4]
 8001250:	23c8      	movs	r3, #200	@ 0xc8
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	2300      	movs	r3, #0
 8001256:	2264      	movs	r2, #100	@ 0x64
 8001258:	f005 fbf7 	bl	8006a4a <ATC_SendReceive>
 800125c:	0003      	movs	r3, r0
 800125e:	193a      	adds	r2, r7, r4
 8001260:	6013      	str	r3, [r2, #0]
    printf("DEBUG: ATS 501 format returned %d\n", resp);
 8001262:	193b      	adds	r3, r7, r4
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4b4b      	ldr	r3, [pc, #300]	@ (8001394 <set_dev_eui+0x1a0>)
 8001268:	0011      	movs	r1, r2
 800126a:	0018      	movs	r0, r3
 800126c:	f005 fee6 	bl	800703c <iprintf>
    
    if (resp < 0) {
 8001270:	193b      	adds	r3, r7, r4
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	da1f      	bge.n	80012b8 <set_dev_eui+0xc4>
        // Format 2: AT+DEVEUI (common format)
        printf("DEBUG: Trying AT+DEVEUI format...\n");
 8001278:	4b47      	ldr	r3, [pc, #284]	@ (8001398 <set_dev_eui+0x1a4>)
 800127a:	0018      	movs	r0, r3
 800127c:	f005 ff4e 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+DEVEUI=%s\r\n", dev_eui);
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	4a46      	ldr	r2, [pc, #280]	@ (800139c <set_dev_eui+0x1a8>)
 8001284:	1978      	adds	r0, r7, r5
 8001286:	2140      	movs	r1, #64	@ 0x40
 8001288:	f005 ff52 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 800128c:	1979      	adds	r1, r7, r5
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	4b3f      	ldr	r3, [pc, #252]	@ (8001390 <set_dev_eui+0x19c>)
 8001292:	9302      	str	r3, [sp, #8]
 8001294:	2301      	movs	r3, #1
 8001296:	9301      	str	r3, [sp, #4]
 8001298:	23c8      	movs	r3, #200	@ 0xc8
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	2300      	movs	r3, #0
 800129e:	2264      	movs	r2, #100	@ 0x64
 80012a0:	f005 fbd3 	bl	8006a4a <ATC_SendReceive>
 80012a4:	0003      	movs	r3, r0
 80012a6:	193a      	adds	r2, r7, r4
 80012a8:	6013      	str	r3, [r2, #0]
        printf("DEBUG: AT+DEVEUI format returned %d\n", resp);
 80012aa:	193b      	adds	r3, r7, r4
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4b3c      	ldr	r3, [pc, #240]	@ (80013a0 <set_dev_eui+0x1ac>)
 80012b0:	0011      	movs	r1, r2
 80012b2:	0018      	movs	r0, r3
 80012b4:	f005 fec2 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 80012b8:	24a6      	movs	r4, #166	@ 0xa6
 80012ba:	0064      	lsls	r4, r4, #1
 80012bc:	193b      	adds	r3, r7, r4
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	da20      	bge.n	8001306 <set_dev_eui+0x112>
        // Format 3: AT+DEV_EUI (alternative format)
        printf("DEBUG: Trying AT+DEV_EUI format...\n");
 80012c4:	4b37      	ldr	r3, [pc, #220]	@ (80013a4 <set_dev_eui+0x1b0>)
 80012c6:	0018      	movs	r0, r3
 80012c8:	f005 ff28 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+DEV_EUI=%s\r\n", dev_eui);
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	4a36      	ldr	r2, [pc, #216]	@ (80013a8 <set_dev_eui+0x1b4>)
 80012d0:	2508      	movs	r5, #8
 80012d2:	1978      	adds	r0, r7, r5
 80012d4:	2140      	movs	r1, #64	@ 0x40
 80012d6:	f005 ff2b 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 80012da:	1979      	adds	r1, r7, r5
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <set_dev_eui+0x19c>)
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2301      	movs	r3, #1
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	23c8      	movs	r3, #200	@ 0xc8
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2300      	movs	r3, #0
 80012ec:	2264      	movs	r2, #100	@ 0x64
 80012ee:	f005 fbac 	bl	8006a4a <ATC_SendReceive>
 80012f2:	0003      	movs	r3, r0
 80012f4:	193a      	adds	r2, r7, r4
 80012f6:	6013      	str	r3, [r2, #0]
        printf("DEBUG: AT+DEV_EUI format returned %d\n", resp);
 80012f8:	193b      	adds	r3, r7, r4
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	4b2b      	ldr	r3, [pc, #172]	@ (80013ac <set_dev_eui+0x1b8>)
 80012fe:	0011      	movs	r1, r2
 8001300:	0018      	movs	r0, r3
 8001302:	f005 fe9b 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 8001306:	24a6      	movs	r4, #166	@ 0xa6
 8001308:	0064      	lsls	r4, r4, #1
 800130a:	193b      	adds	r3, r7, r4
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	da20      	bge.n	8001354 <set_dev_eui+0x160>
        // Format 4: AT+ID=DevEui (RAK style)
        printf("DEBUG: Trying AT+ID=DevEui format...\n");
 8001312:	4b27      	ldr	r3, [pc, #156]	@ (80013b0 <set_dev_eui+0x1bc>)
 8001314:	0018      	movs	r0, r3
 8001316:	f005 ff01 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+ID=DevEui,\"%s\"\r\n", dev_eui);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	4a25      	ldr	r2, [pc, #148]	@ (80013b4 <set_dev_eui+0x1c0>)
 800131e:	2508      	movs	r5, #8
 8001320:	1978      	adds	r0, r7, r5
 8001322:	2140      	movs	r1, #64	@ 0x40
 8001324:	f005 ff04 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 8001328:	1979      	adds	r1, r7, r5
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <set_dev_eui+0x19c>)
 800132e:	9302      	str	r3, [sp, #8]
 8001330:	2301      	movs	r3, #1
 8001332:	9301      	str	r3, [sp, #4]
 8001334:	23c8      	movs	r3, #200	@ 0xc8
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2300      	movs	r3, #0
 800133a:	2264      	movs	r2, #100	@ 0x64
 800133c:	f005 fb85 	bl	8006a4a <ATC_SendReceive>
 8001340:	0003      	movs	r3, r0
 8001342:	193a      	adds	r2, r7, r4
 8001344:	6013      	str	r3, [r2, #0]
        printf("DEBUG: AT+ID=DevEui format returned %d\n", resp);
 8001346:	193b      	adds	r3, r7, r4
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	4b1b      	ldr	r3, [pc, #108]	@ (80013b8 <set_dev_eui+0x1c4>)
 800134c:	0011      	movs	r1, r2
 800134e:	0018      	movs	r0, r3
 8001350:	f005 fe74 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 8001354:	23a6      	movs	r3, #166	@ 0xa6
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	18fb      	adds	r3, r7, r3
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	da05      	bge.n	800136c <set_dev_eui+0x178>
        printf("ERROR: All DevEUI command formats failed!\n");
 8001360:	4b16      	ldr	r3, [pc, #88]	@ (80013bc <set_dev_eui+0x1c8>)
 8001362:	0018      	movs	r0, r3
 8001364:	f005 feda 	bl	800711c <puts>
        return LORAWAN_ERR_DEV_EUI;
 8001368:	2301      	movs	r3, #1
 800136a:	e004      	b.n	8001376 <set_dev_eui+0x182>
    }
    
    printf("DEBUG: DevEUI set successfully with one of the formats\n");
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <set_dev_eui+0x1cc>)
 800136e:	0018      	movs	r0, r3
 8001370:	f005 fed4 	bl	800711c <puts>
    return LORAWAN_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	0018      	movs	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	b054      	add	sp, #336	@ 0x150
 800137c:	bdb0      	pop	{r4, r5, r7, pc}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	0800877c 	.word	0x0800877c
 8001384:	080087a4 	.word	0x080087a4
 8001388:	080087c4 	.word	0x080087c4
 800138c:	080087d8 	.word	0x080087d8
 8001390:	08008594 	.word	0x08008594
 8001394:	080087f4 	.word	0x080087f4
 8001398:	08008818 	.word	0x08008818
 800139c:	0800883c 	.word	0x0800883c
 80013a0:	0800884c 	.word	0x0800884c
 80013a4:	08008874 	.word	0x08008874
 80013a8:	08008898 	.word	0x08008898
 80013ac:	080088a8 	.word	0x080088a8
 80013b0:	080088d0 	.word	0x080088d0
 80013b4:	080088f8 	.word	0x080088f8
 80013b8:	0800890c 	.word	0x0800890c
 80013bc:	08008934 	.word	0x08008934
 80013c0:	08008960 	.word	0x08008960

080013c4 <set_app_eui>:
 * @brief Sets the Application EUI (AppEUI/JoinEUI).
 * @param lora Pointer to the ATC handle for communication.
 * @param app_eui Application EUI (16 hex characters).
 * @return LORAWAN_OK on success, LORAWAN_ERR_APP_EUI on failure.
 */
static LoRaWAN_Error_t set_app_eui(ATC_HandleTypeDef *lora, const char *app_eui) {
 80013c4:	b590      	push	{r4, r7, lr}
 80013c6:	b099      	sub	sp, #100	@ 0x64
 80013c8:	af04      	add	r7, sp, #16
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
    printf("DEBUG: set_app_eui called with EUI: %s\n", app_eui);
 80013ce:	683a      	ldr	r2, [r7, #0]
 80013d0:	4b4e      	ldr	r3, [pc, #312]	@ (800150c <set_app_eui+0x148>)
 80013d2:	0011      	movs	r1, r2
 80013d4:	0018      	movs	r0, r3
 80013d6:	f005 fe31 	bl	800703c <iprintf>
    char command[64];
    int resp = -1;
 80013da:	2301      	movs	r3, #1
 80013dc:	425b      	negs	r3, r3
 80013de:	64fb      	str	r3, [r7, #76]	@ 0x4c
    
    // Try multiple command formats for AppEUI
    
    // Format 1: ATS 502 (your original format)
    printf("DEBUG: Trying ATS 502 format...\n");
 80013e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001510 <set_app_eui+0x14c>)
 80013e2:	0018      	movs	r0, r3
 80013e4:	f005 fe9a 	bl	800711c <puts>
    snprintf(command, sizeof(command), "AT%%S 502=\"%s\"\r\n", app_eui);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	4a4a      	ldr	r2, [pc, #296]	@ (8001514 <set_app_eui+0x150>)
 80013ec:	240c      	movs	r4, #12
 80013ee:	1938      	adds	r0, r7, r4
 80013f0:	2140      	movs	r1, #64	@ 0x40
 80013f2:	f005 fe9d 	bl	8007130 <sniprintf>
    resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 80013f6:	1939      	adds	r1, r7, r4
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	4b47      	ldr	r3, [pc, #284]	@ (8001518 <set_app_eui+0x154>)
 80013fc:	9302      	str	r3, [sp, #8]
 80013fe:	2301      	movs	r3, #1
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	23c8      	movs	r3, #200	@ 0xc8
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	2300      	movs	r3, #0
 8001408:	2264      	movs	r2, #100	@ 0x64
 800140a:	f005 fb1e 	bl	8006a4a <ATC_SendReceive>
 800140e:	0003      	movs	r3, r0
 8001410:	64fb      	str	r3, [r7, #76]	@ 0x4c
    printf("DEBUG: ATS 502 format returned %d\n", resp);
 8001412:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001414:	4b41      	ldr	r3, [pc, #260]	@ (800151c <set_app_eui+0x158>)
 8001416:	0011      	movs	r1, r2
 8001418:	0018      	movs	r0, r3
 800141a:	f005 fe0f 	bl	800703c <iprintf>
    
    if (resp < 0) {
 800141e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001420:	2b00      	cmp	r3, #0
 8001422:	da1d      	bge.n	8001460 <set_app_eui+0x9c>
        // Format 2: AT+APPEUI (common format)
        printf("DEBUG: Trying AT+APPEUI format...\n");
 8001424:	4b3e      	ldr	r3, [pc, #248]	@ (8001520 <set_app_eui+0x15c>)
 8001426:	0018      	movs	r0, r3
 8001428:	f005 fe78 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+APPEUI=%s\r\n", app_eui);
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4a3d      	ldr	r2, [pc, #244]	@ (8001524 <set_app_eui+0x160>)
 8001430:	1938      	adds	r0, r7, r4
 8001432:	2140      	movs	r1, #64	@ 0x40
 8001434:	f005 fe7c 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 8001438:	1939      	adds	r1, r7, r4
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	4b36      	ldr	r3, [pc, #216]	@ (8001518 <set_app_eui+0x154>)
 800143e:	9302      	str	r3, [sp, #8]
 8001440:	2301      	movs	r3, #1
 8001442:	9301      	str	r3, [sp, #4]
 8001444:	23c8      	movs	r3, #200	@ 0xc8
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2300      	movs	r3, #0
 800144a:	2264      	movs	r2, #100	@ 0x64
 800144c:	f005 fafd 	bl	8006a4a <ATC_SendReceive>
 8001450:	0003      	movs	r3, r0
 8001452:	64fb      	str	r3, [r7, #76]	@ 0x4c
        printf("DEBUG: AT+APPEUI format returned %d\n", resp);
 8001454:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001456:	4b34      	ldr	r3, [pc, #208]	@ (8001528 <set_app_eui+0x164>)
 8001458:	0011      	movs	r1, r2
 800145a:	0018      	movs	r0, r3
 800145c:	f005 fdee 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 8001460:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001462:	2b00      	cmp	r3, #0
 8001464:	da1e      	bge.n	80014a4 <set_app_eui+0xe0>
        // Format 3: AT+APP_EUI (alternative format)
        printf("DEBUG: Trying AT+APP_EUI format...\n");
 8001466:	4b31      	ldr	r3, [pc, #196]	@ (800152c <set_app_eui+0x168>)
 8001468:	0018      	movs	r0, r3
 800146a:	f005 fe57 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+APP_EUI=%s\r\n", app_eui);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	4a2f      	ldr	r2, [pc, #188]	@ (8001530 <set_app_eui+0x16c>)
 8001472:	240c      	movs	r4, #12
 8001474:	1938      	adds	r0, r7, r4
 8001476:	2140      	movs	r1, #64	@ 0x40
 8001478:	f005 fe5a 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 800147c:	1939      	adds	r1, r7, r4
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	4b25      	ldr	r3, [pc, #148]	@ (8001518 <set_app_eui+0x154>)
 8001482:	9302      	str	r3, [sp, #8]
 8001484:	2301      	movs	r3, #1
 8001486:	9301      	str	r3, [sp, #4]
 8001488:	23c8      	movs	r3, #200	@ 0xc8
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	2300      	movs	r3, #0
 800148e:	2264      	movs	r2, #100	@ 0x64
 8001490:	f005 fadb 	bl	8006a4a <ATC_SendReceive>
 8001494:	0003      	movs	r3, r0
 8001496:	64fb      	str	r3, [r7, #76]	@ 0x4c
        printf("DEBUG: AT+APP_EUI format returned %d\n", resp);
 8001498:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800149a:	4b26      	ldr	r3, [pc, #152]	@ (8001534 <set_app_eui+0x170>)
 800149c:	0011      	movs	r1, r2
 800149e:	0018      	movs	r0, r3
 80014a0:	f005 fdcc 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 80014a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	da1e      	bge.n	80014e8 <set_app_eui+0x124>
        // Format 4: AT+ID=AppEui (RAK style)
        printf("DEBUG: Trying AT+ID=AppEui format...\n");
 80014aa:	4b23      	ldr	r3, [pc, #140]	@ (8001538 <set_app_eui+0x174>)
 80014ac:	0018      	movs	r0, r3
 80014ae:	f005 fe35 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+ID=AppEui,\"%s\"\r\n", app_eui);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	4a21      	ldr	r2, [pc, #132]	@ (800153c <set_app_eui+0x178>)
 80014b6:	240c      	movs	r4, #12
 80014b8:	1938      	adds	r0, r7, r4
 80014ba:	2140      	movs	r1, #64	@ 0x40
 80014bc:	f005 fe38 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 80014c0:	1939      	adds	r1, r7, r4
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	4b14      	ldr	r3, [pc, #80]	@ (8001518 <set_app_eui+0x154>)
 80014c6:	9302      	str	r3, [sp, #8]
 80014c8:	2301      	movs	r3, #1
 80014ca:	9301      	str	r3, [sp, #4]
 80014cc:	23c8      	movs	r3, #200	@ 0xc8
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	2300      	movs	r3, #0
 80014d2:	2264      	movs	r2, #100	@ 0x64
 80014d4:	f005 fab9 	bl	8006a4a <ATC_SendReceive>
 80014d8:	0003      	movs	r3, r0
 80014da:	64fb      	str	r3, [r7, #76]	@ 0x4c
        printf("DEBUG: AT+ID=AppEui format returned %d\n", resp);
 80014dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80014de:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <set_app_eui+0x17c>)
 80014e0:	0011      	movs	r1, r2
 80014e2:	0018      	movs	r0, r3
 80014e4:	f005 fdaa 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 80014e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	da05      	bge.n	80014fa <set_app_eui+0x136>
        printf("ERROR: All AppEUI command formats failed!\n");
 80014ee:	4b15      	ldr	r3, [pc, #84]	@ (8001544 <set_app_eui+0x180>)
 80014f0:	0018      	movs	r0, r3
 80014f2:	f005 fe13 	bl	800711c <puts>
        return LORAWAN_ERR_APP_EUI;
 80014f6:	2302      	movs	r3, #2
 80014f8:	e004      	b.n	8001504 <set_app_eui+0x140>
    }
    
    printf("DEBUG: AppEUI set successfully with one of the formats\n");
 80014fa:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <set_app_eui+0x184>)
 80014fc:	0018      	movs	r0, r3
 80014fe:	f005 fe0d 	bl	800711c <puts>
    return LORAWAN_OK;
 8001502:	2300      	movs	r3, #0
}
 8001504:	0018      	movs	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	b015      	add	sp, #84	@ 0x54
 800150a:	bd90      	pop	{r4, r7, pc}
 800150c:	08008998 	.word	0x08008998
 8001510:	080089c0 	.word	0x080089c0
 8001514:	080089e0 	.word	0x080089e0
 8001518:	08008594 	.word	0x08008594
 800151c:	080089f4 	.word	0x080089f4
 8001520:	08008a18 	.word	0x08008a18
 8001524:	08008a3c 	.word	0x08008a3c
 8001528:	08008a4c 	.word	0x08008a4c
 800152c:	08008a74 	.word	0x08008a74
 8001530:	08008a98 	.word	0x08008a98
 8001534:	08008aa8 	.word	0x08008aa8
 8001538:	08008ad0 	.word	0x08008ad0
 800153c:	08008af8 	.word	0x08008af8
 8001540:	08008b0c 	.word	0x08008b0c
 8001544:	08008b34 	.word	0x08008b34
 8001548:	08008b60 	.word	0x08008b60

0800154c <set_app_key>:
 * @brief Sets the Application Key (AppKey).
 * @param lora Pointer to the ATC handle for communication.
 * @param app_key Application key (32 hex characters).
 * @return LORAWAN_OK on success, LORAWAN_ERR_APP_KEY on failure.
 */
static LoRaWAN_Error_t set_app_key(ATC_HandleTypeDef *lora, const char *app_key) {
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b0a1      	sub	sp, #132	@ 0x84
 8001550:	af04      	add	r7, sp, #16
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
    printf("DEBUG: set_app_key called with key: %s\n", app_key);
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	4b54      	ldr	r3, [pc, #336]	@ (80016ac <set_app_key+0x160>)
 800155a:	0011      	movs	r1, r2
 800155c:	0018      	movs	r0, r3
 800155e:	f005 fd6d 	bl	800703c <iprintf>
    char command[96];
    int resp = -1;
 8001562:	2301      	movs	r3, #1
 8001564:	425b      	negs	r3, r3
 8001566:	66fb      	str	r3, [r7, #108]	@ 0x6c
    
    // Try multiple command formats for AppKey
    
    // Format 1: ATS 500 (your original format)
    printf("DEBUG: Trying AT%%S 500 format...\n");
 8001568:	4b51      	ldr	r3, [pc, #324]	@ (80016b0 <set_app_key+0x164>)
 800156a:	0018      	movs	r0, r3
 800156c:	f005 fd66 	bl	800703c <iprintf>
    snprintf(command, sizeof(command), "AT%%S 500=\"%s\"\r\n", app_key);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	4a50      	ldr	r2, [pc, #320]	@ (80016b4 <set_app_key+0x168>)
 8001574:	240c      	movs	r4, #12
 8001576:	1938      	adds	r0, r7, r4
 8001578:	2160      	movs	r1, #96	@ 0x60
 800157a:	f005 fdd9 	bl	8007130 <sniprintf>
    printf("DEBUG: Command string: %s", command);
 800157e:	193a      	adds	r2, r7, r4
 8001580:	4b4d      	ldr	r3, [pc, #308]	@ (80016b8 <set_app_key+0x16c>)
 8001582:	0011      	movs	r1, r2
 8001584:	0018      	movs	r0, r3
 8001586:	f005 fd59 	bl	800703c <iprintf>
    resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 800158a:	1939      	adds	r1, r7, r4
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	4b4b      	ldr	r3, [pc, #300]	@ (80016bc <set_app_key+0x170>)
 8001590:	9302      	str	r3, [sp, #8]
 8001592:	2301      	movs	r3, #1
 8001594:	9301      	str	r3, [sp, #4]
 8001596:	23c8      	movs	r3, #200	@ 0xc8
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2300      	movs	r3, #0
 800159c:	2264      	movs	r2, #100	@ 0x64
 800159e:	f005 fa54 	bl	8006a4a <ATC_SendReceive>
 80015a2:	0003      	movs	r3, r0
 80015a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    printf("DEBUG: AT%%S 500 format returned %d\n", resp);
 80015a6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80015a8:	4b45      	ldr	r3, [pc, #276]	@ (80016c0 <set_app_key+0x174>)
 80015aa:	0011      	movs	r1, r2
 80015ac:	0018      	movs	r0, r3
 80015ae:	f005 fd45 	bl	800703c <iprintf>
    
    if (resp < 0) {
 80015b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	da23      	bge.n	8001600 <set_app_key+0xb4>
        // Format 2: AT+APPKEY (common format)
        printf("DEBUG: Trying AT+APPKEY format...\n");
 80015b8:	4b42      	ldr	r3, [pc, #264]	@ (80016c4 <set_app_key+0x178>)
 80015ba:	0018      	movs	r0, r3
 80015bc:	f005 fdae 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+APPKEY=%s\r\n", app_key);
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	4a41      	ldr	r2, [pc, #260]	@ (80016c8 <set_app_key+0x17c>)
 80015c4:	1938      	adds	r0, r7, r4
 80015c6:	2160      	movs	r1, #96	@ 0x60
 80015c8:	f005 fdb2 	bl	8007130 <sniprintf>
        printf("DEBUG: Command string: %s", command);
 80015cc:	193a      	adds	r2, r7, r4
 80015ce:	4b3a      	ldr	r3, [pc, #232]	@ (80016b8 <set_app_key+0x16c>)
 80015d0:	0011      	movs	r1, r2
 80015d2:	0018      	movs	r0, r3
 80015d4:	f005 fd32 	bl	800703c <iprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 80015d8:	1939      	adds	r1, r7, r4
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	4b37      	ldr	r3, [pc, #220]	@ (80016bc <set_app_key+0x170>)
 80015de:	9302      	str	r3, [sp, #8]
 80015e0:	2301      	movs	r3, #1
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	23c8      	movs	r3, #200	@ 0xc8
 80015e6:	9300      	str	r3, [sp, #0]
 80015e8:	2300      	movs	r3, #0
 80015ea:	2264      	movs	r2, #100	@ 0x64
 80015ec:	f005 fa2d 	bl	8006a4a <ATC_SendReceive>
 80015f0:	0003      	movs	r3, r0
 80015f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
        printf("DEBUG: AT+APPKEY format returned %d\n", resp);
 80015f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80015f6:	4b35      	ldr	r3, [pc, #212]	@ (80016cc <set_app_key+0x180>)
 80015f8:	0011      	movs	r1, r2
 80015fa:	0018      	movs	r0, r3
 80015fc:	f005 fd1e 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 8001600:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001602:	2b00      	cmp	r3, #0
 8001604:	da1e      	bge.n	8001644 <set_app_key+0xf8>
        // Format 3: AT+APP_KEY (alternative format)
        printf("DEBUG: Trying AT+APP_KEY format...\n");
 8001606:	4b32      	ldr	r3, [pc, #200]	@ (80016d0 <set_app_key+0x184>)
 8001608:	0018      	movs	r0, r3
 800160a:	f005 fd87 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+APP_KEY=%s\r\n", app_key);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	4a30      	ldr	r2, [pc, #192]	@ (80016d4 <set_app_key+0x188>)
 8001612:	240c      	movs	r4, #12
 8001614:	1938      	adds	r0, r7, r4
 8001616:	2160      	movs	r1, #96	@ 0x60
 8001618:	f005 fd8a 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 800161c:	1939      	adds	r1, r7, r4
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	4b26      	ldr	r3, [pc, #152]	@ (80016bc <set_app_key+0x170>)
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2301      	movs	r3, #1
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	23c8      	movs	r3, #200	@ 0xc8
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2300      	movs	r3, #0
 800162e:	2264      	movs	r2, #100	@ 0x64
 8001630:	f005 fa0b 	bl	8006a4a <ATC_SendReceive>
 8001634:	0003      	movs	r3, r0
 8001636:	66fb      	str	r3, [r7, #108]	@ 0x6c
        printf("DEBUG: AT+APP_KEY format returned %d\n", resp);
 8001638:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800163a:	4b27      	ldr	r3, [pc, #156]	@ (80016d8 <set_app_key+0x18c>)
 800163c:	0011      	movs	r1, r2
 800163e:	0018      	movs	r0, r3
 8001640:	f005 fcfc 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 8001644:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001646:	2b00      	cmp	r3, #0
 8001648:	da1e      	bge.n	8001688 <set_app_key+0x13c>
        // Format 4: AT+KEY=APPKEY (RAK style)
        printf("DEBUG: Trying AT+KEY=APPKEY format...\n");
 800164a:	4b24      	ldr	r3, [pc, #144]	@ (80016dc <set_app_key+0x190>)
 800164c:	0018      	movs	r0, r3
 800164e:	f005 fd65 	bl	800711c <puts>
        snprintf(command, sizeof(command), "AT+KEY=APPKEY,\"%s\"\r\n", app_key);
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	4a22      	ldr	r2, [pc, #136]	@ (80016e0 <set_app_key+0x194>)
 8001656:	240c      	movs	r4, #12
 8001658:	1938      	adds	r0, r7, r4
 800165a:	2160      	movs	r1, #96	@ 0x60
 800165c:	f005 fd68 	bl	8007130 <sniprintf>
        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 8001660:	1939      	adds	r1, r7, r4
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <set_app_key+0x170>)
 8001666:	9302      	str	r3, [sp, #8]
 8001668:	2301      	movs	r3, #1
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	23c8      	movs	r3, #200	@ 0xc8
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2300      	movs	r3, #0
 8001672:	2264      	movs	r2, #100	@ 0x64
 8001674:	f005 f9e9 	bl	8006a4a <ATC_SendReceive>
 8001678:	0003      	movs	r3, r0
 800167a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        printf("DEBUG: AT+KEY=APPKEY format returned %d\n", resp);
 800167c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800167e:	4b19      	ldr	r3, [pc, #100]	@ (80016e4 <set_app_key+0x198>)
 8001680:	0011      	movs	r1, r2
 8001682:	0018      	movs	r0, r3
 8001684:	f005 fcda 	bl	800703c <iprintf>
    }
    
    if (resp < 0) {
 8001688:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800168a:	2b00      	cmp	r3, #0
 800168c:	da05      	bge.n	800169a <set_app_key+0x14e>
        printf("ERROR: All AppKey command formats failed!\n");
 800168e:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <set_app_key+0x19c>)
 8001690:	0018      	movs	r0, r3
 8001692:	f005 fd43 	bl	800711c <puts>
        return LORAWAN_ERR_APP_KEY;
 8001696:	2303      	movs	r3, #3
 8001698:	e004      	b.n	80016a4 <set_app_key+0x158>
    }
    
    printf("DEBUG: AppKey set successfully with one of the formats\n");
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <set_app_key+0x1a0>)
 800169c:	0018      	movs	r0, r3
 800169e:	f005 fd3d 	bl	800711c <puts>
    return LORAWAN_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b01d      	add	sp, #116	@ 0x74
 80016aa:	bd90      	pop	{r4, r7, pc}
 80016ac:	08008b98 	.word	0x08008b98
 80016b0:	08008bc0 	.word	0x08008bc0
 80016b4:	08008be4 	.word	0x08008be4
 80016b8:	080087d8 	.word	0x080087d8
 80016bc:	08008594 	.word	0x08008594
 80016c0:	08008bf8 	.word	0x08008bf8
 80016c4:	08008c20 	.word	0x08008c20
 80016c8:	08008c44 	.word	0x08008c44
 80016cc:	08008c54 	.word	0x08008c54
 80016d0:	08008c7c 	.word	0x08008c7c
 80016d4:	08008ca0 	.word	0x08008ca0
 80016d8:	08008cb0 	.word	0x08008cb0
 80016dc:	08008cd8 	.word	0x08008cd8
 80016e0:	08008d00 	.word	0x08008d00
 80016e4:	08008d18 	.word	0x08008d18
 80016e8:	08008d44 	.word	0x08008d44
 80016ec:	08008d70 	.word	0x08008d70

080016f0 <configure_region_and_channel>:
/**
 * @brief Configures the region and sub-band for Japan (AS923-1) with TTN.
 * @param lora Pointer to the ATC handle for communication.
 * @return LORAWAN_OK on success, LORAWAN_ERR_AT_COMMAND on failure.
 */
static LoRaWAN_Error_t configure_region_and_channel(ATC_HandleTypeDef *lora) {
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b091      	sub	sp, #68	@ 0x44
 80016f4:	af04      	add	r7, sp, #16
 80016f6:	6078      	str	r0, [r7, #4]
    char command[32];
    int resp;

    // Set region to AS923-1 (Japan)
    snprintf(command, sizeof(command), "AT%%S 611=%d\r\n", JAPAN_REGION);
 80016f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <configure_region_and_channel+0x48>)
 80016fa:	240c      	movs	r4, #12
 80016fc:	1938      	adds	r0, r7, r4
 80016fe:	2309      	movs	r3, #9
 8001700:	2120      	movs	r1, #32
 8001702:	f005 fd15 	bl	8007130 <sniprintf>
    resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 8001706:	1939      	adds	r1, r7, r4
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <configure_region_and_channel+0x4c>)
 800170c:	9302      	str	r3, [sp, #8]
 800170e:	2301      	movs	r3, #1
 8001710:	9301      	str	r3, [sp, #4]
 8001712:	23c8      	movs	r3, #200	@ 0xc8
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	2300      	movs	r3, #0
 8001718:	2264      	movs	r2, #100	@ 0x64
 800171a:	f005 f996 	bl	8006a4a <ATC_SendReceive>
 800171e:	0003      	movs	r3, r0
 8001720:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (resp < 0) return LORAWAN_ERR_AT_COMMAND;
 8001722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001724:	2b00      	cmp	r3, #0
 8001726:	da01      	bge.n	800172c <configure_region_and_channel+0x3c>
 8001728:	2305      	movs	r3, #5
 800172a:	e000      	b.n	800172e <configure_region_and_channel+0x3e>
    // Set sub-band channel for TTN
//    snprintf(command, sizeof(command), "ATS 606=%d\r\n", TTN_SUBBAND_CHANNEL);
//    resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
//    if (resp < 0) return LORAWAN_ERR_AT_COMMAND;

    return LORAWAN_OK;
 800172c:	2300      	movs	r3, #0
}
 800172e:	0018      	movs	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	b00d      	add	sp, #52	@ 0x34
 8001734:	bd90      	pop	{r4, r7, pc}
 8001736:	46c0      	nop			@ (mov r8, r8)
 8001738:	08008da8 	.word	0x08008da8
 800173c:	08008594 	.word	0x08008594

08001740 <check_and_set_frequency>:
/**
 * @brief Checks and sets the frequency to ensure compliance with AS923-1 (923.2–923.4 MHz).
 * @param lora Pointer to the ATC handle for communication.
 * @return LORAWAN_OK on success, LORAWAN_ERR_AT_COMMAND or LORAWAN_ERR_FREQ_CHECK on failure.
 */
static LoRaWAN_Error_t check_and_set_frequency(ATC_HandleTypeDef *lora) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b0c8      	sub	sp, #288	@ 0x120
 8001744:	af04      	add	r7, sp, #16
 8001746:	6078      	str	r0, [r7, #4]
    char response[AT_RESPONSE_BUFFER_SIZE];
    char *response_ptr = response;
 8001748:	230c      	movs	r3, #12
 800174a:	18fb      	adds	r3, r7, r3
 800174c:	60bb      	str	r3, [r7, #8]
    int resp = ATC_SendReceive(lora, "AT%%S 605?\r\n", 100, &response_ptr, 200, 1, "OK");
 800174e:	2308      	movs	r3, #8
 8001750:	18fa      	adds	r2, r7, r3
 8001752:	490e      	ldr	r1, [pc, #56]	@ (800178c <check_and_set_frequency+0x4c>)
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <check_and_set_frequency+0x50>)
 8001758:	9302      	str	r3, [sp, #8]
 800175a:	2301      	movs	r3, #1
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	23c8      	movs	r3, #200	@ 0xc8
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	0013      	movs	r3, r2
 8001764:	2264      	movs	r2, #100	@ 0x64
 8001766:	f005 f970 	bl	8006a4a <ATC_SendReceive>
 800176a:	0003      	movs	r3, r0
 800176c:	2286      	movs	r2, #134	@ 0x86
 800176e:	0052      	lsls	r2, r2, #1
 8001770:	18b9      	adds	r1, r7, r2
 8001772:	600b      	str	r3, [r1, #0]
    if (resp < 0) return LORAWAN_ERR_AT_COMMAND;
 8001774:	18bb      	adds	r3, r7, r2
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	da01      	bge.n	8001780 <check_and_set_frequency+0x40>
 800177c:	2305      	movs	r3, #5
 800177e:	e000      	b.n	8001782 <check_and_set_frequency+0x42>
//        char command[32];
//        snprintf(command, sizeof(command), "ATS 605=%u\r\n", DEFAULT_FREQ);
//        resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
//        if (resp < 0) return LORAWAN_ERR_FREQ_CHECK;
//    }
    return LORAWAN_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	0018      	movs	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	b044      	add	sp, #272	@ 0x110
 8001788:	bd80      	pop	{r7, pc}
 800178a:	46c0      	nop			@ (mov r8, r8)
 800178c:	08008db8 	.word	0x08008db8
 8001790:	08008594 	.word	0x08008594

08001794 <configure_lorawan_params>:
/**
 * @brief Configures LoRaWAN parameters (ADR, OTAA, Class, Data Rate, TX Power).
 * @param lora Pointer to the ATC handle for communication.
 * @return LORAWAN_OK on success, or an error code from a failed sub-function.
 */
static LoRaWAN_Error_t configure_lorawan_params(ATC_HandleTypeDef *lora) {
 8001794:	b5b0      	push	{r4, r5, r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    LoRaWAN_Error_t err;

    // Disable ADR
    if ((err = set_adr(lora, false)) != LORAWAN_OK) return err;
 800179c:	250f      	movs	r5, #15
 800179e:	197c      	adds	r4, r7, r5
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2100      	movs	r1, #0
 80017a4:	0018      	movs	r0, r3
 80017a6:	f000 f84d 	bl	8001844 <set_adr>
 80017aa:	0003      	movs	r3, r0
 80017ac:	7023      	strb	r3, [r4, #0]
 80017ae:	197b      	adds	r3, r7, r5
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d002      	beq.n	80017bc <configure_lorawan_params+0x28>
 80017b6:	197b      	adds	r3, r7, r5
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	e03f      	b.n	800183c <configure_lorawan_params+0xa8>

    // Enable OTAA
    if ((err = set_otaa(lora, true)) != LORAWAN_OK) return err;
 80017bc:	250f      	movs	r5, #15
 80017be:	197c      	adds	r4, r7, r5
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2101      	movs	r1, #1
 80017c4:	0018      	movs	r0, r3
 80017c6:	f000 f869 	bl	800189c <set_otaa>
 80017ca:	0003      	movs	r3, r0
 80017cc:	7023      	strb	r3, [r4, #0]
 80017ce:	197b      	adds	r3, r7, r5
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d002      	beq.n	80017dc <configure_lorawan_params+0x48>
 80017d6:	197b      	adds	r3, r7, r5
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	e02f      	b.n	800183c <configure_lorawan_params+0xa8>

    // Set Class A
    if ((err = set_class_a(lora)) != LORAWAN_OK) return err;
 80017dc:	250f      	movs	r5, #15
 80017de:	197c      	adds	r4, r7, r5
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	0018      	movs	r0, r3
 80017e4:	f000 f886 	bl	80018f4 <set_class_a>
 80017e8:	0003      	movs	r3, r0
 80017ea:	7023      	strb	r3, [r4, #0]
 80017ec:	197b      	adds	r3, r7, r5
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d002      	beq.n	80017fa <configure_lorawan_params+0x66>
 80017f4:	197b      	adds	r3, r7, r5
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	e020      	b.n	800183c <configure_lorawan_params+0xa8>

    // Set static data rate (DR0)
    if ((err = set_data_rate(lora, DATA_RATE)) != LORAWAN_OK) return err;
 80017fa:	250f      	movs	r5, #15
 80017fc:	197c      	adds	r4, r7, r5
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2100      	movs	r1, #0
 8001802:	0018      	movs	r0, r3
 8001804:	f000 f896 	bl	8001934 <set_data_rate>
 8001808:	0003      	movs	r3, r0
 800180a:	7023      	strb	r3, [r4, #0]
 800180c:	197b      	adds	r3, r7, r5
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d002      	beq.n	800181a <configure_lorawan_params+0x86>
 8001814:	197b      	adds	r3, r7, r5
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	e010      	b.n	800183c <configure_lorawan_params+0xa8>

    // Set TX power (11 dBm for Japan compliance)
    if ((err = set_tx_power(lora, TX_POWER)) != LORAWAN_OK) return err;
 800181a:	250f      	movs	r5, #15
 800181c:	197c      	adds	r4, r7, r5
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	210b      	movs	r1, #11
 8001822:	0018      	movs	r0, r3
 8001824:	f000 f8ae 	bl	8001984 <set_tx_power>
 8001828:	0003      	movs	r3, r0
 800182a:	7023      	strb	r3, [r4, #0]
 800182c:	197b      	adds	r3, r7, r5
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <configure_lorawan_params+0xa6>
 8001834:	197b      	adds	r3, r7, r5
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	e000      	b.n	800183c <configure_lorawan_params+0xa8>

    return LORAWAN_OK;
 800183a:	2300      	movs	r3, #0
}
 800183c:	0018      	movs	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	b004      	add	sp, #16
 8001842:	bdb0      	pop	{r4, r5, r7, pc}

08001844 <set_adr>:
 * @brief Disables or enables Adaptive Data Rate (ADR).
 * @param lora Pointer to the ATC handle for communication.
 * @param enable true to enable ADR, false to disable.
 * @return LORAWAN_OK on success, LORAWAN_ERR_AT_COMMAND on failure.
 */
static LoRaWAN_Error_t set_adr(ATC_HandleTypeDef *lora, bool enable) {
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b091      	sub	sp, #68	@ 0x44
 8001848:	af04      	add	r7, sp, #16
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	000a      	movs	r2, r1
 800184e:	1cfb      	adds	r3, r7, #3
 8001850:	701a      	strb	r2, [r3, #0]
    char command[32];
    snprintf(command, sizeof(command), "AT%%S 600=%d\r\n", enable ? 1 : 0);
 8001852:	1cfb      	adds	r3, r7, #3
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	4a0f      	ldr	r2, [pc, #60]	@ (8001894 <set_adr+0x50>)
 8001858:	240c      	movs	r4, #12
 800185a:	1938      	adds	r0, r7, r4
 800185c:	2120      	movs	r1, #32
 800185e:	f005 fc67 	bl	8007130 <sniprintf>
    int resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 8001862:	1939      	adds	r1, r7, r4
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <set_adr+0x54>)
 8001868:	9302      	str	r3, [sp, #8]
 800186a:	2301      	movs	r3, #1
 800186c:	9301      	str	r3, [sp, #4]
 800186e:	23c8      	movs	r3, #200	@ 0xc8
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	2300      	movs	r3, #0
 8001874:	2264      	movs	r2, #100	@ 0x64
 8001876:	f005 f8e8 	bl	8006a4a <ATC_SendReceive>
 800187a:	0003      	movs	r3, r0
 800187c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return (resp < 0) ? LORAWAN_ERR_AT_COMMAND : LORAWAN_OK;
 800187e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001880:	2b00      	cmp	r3, #0
 8001882:	da01      	bge.n	8001888 <set_adr+0x44>
 8001884:	2305      	movs	r3, #5
 8001886:	e000      	b.n	800188a <set_adr+0x46>
 8001888:	2300      	movs	r3, #0
}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	b00d      	add	sp, #52	@ 0x34
 8001890:	bd90      	pop	{r4, r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	08008dc8 	.word	0x08008dc8
 8001898:	08008594 	.word	0x08008594

0800189c <set_otaa>:
 * @brief Enables or disables Over-The-Air Activation (OTAA).
 * @param lora Pointer to the ATC handle for communication.
 * @param enable true to enable OTAA, false to disable.
 * @return LORAWAN_OK on success, LORAWAN_ERR_AT_COMMAND on failure.
 */
static LoRaWAN_Error_t set_otaa(ATC_HandleTypeDef *lora, bool enable) {
 800189c:	b590      	push	{r4, r7, lr}
 800189e:	b091      	sub	sp, #68	@ 0x44
 80018a0:	af04      	add	r7, sp, #16
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	000a      	movs	r2, r1
 80018a6:	1cfb      	adds	r3, r7, #3
 80018a8:	701a      	strb	r2, [r3, #0]
    char command[32];
    snprintf(command, sizeof(command), "AT%%S 602=%d\r\n", enable ? 1 : 0);
 80018aa:	1cfb      	adds	r3, r7, #3
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	4a0f      	ldr	r2, [pc, #60]	@ (80018ec <set_otaa+0x50>)
 80018b0:	240c      	movs	r4, #12
 80018b2:	1938      	adds	r0, r7, r4
 80018b4:	2120      	movs	r1, #32
 80018b6:	f005 fc3b 	bl	8007130 <sniprintf>
    int resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 80018ba:	1939      	adds	r1, r7, r4
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <set_otaa+0x54>)
 80018c0:	9302      	str	r3, [sp, #8]
 80018c2:	2301      	movs	r3, #1
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	23c8      	movs	r3, #200	@ 0xc8
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2300      	movs	r3, #0
 80018cc:	2264      	movs	r2, #100	@ 0x64
 80018ce:	f005 f8bc 	bl	8006a4a <ATC_SendReceive>
 80018d2:	0003      	movs	r3, r0
 80018d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return (resp < 0) ? LORAWAN_ERR_AT_COMMAND : LORAWAN_OK;
 80018d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d8:	2b00      	cmp	r3, #0
 80018da:	da01      	bge.n	80018e0 <set_otaa+0x44>
 80018dc:	2305      	movs	r3, #5
 80018de:	e000      	b.n	80018e2 <set_otaa+0x46>
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	0018      	movs	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b00d      	add	sp, #52	@ 0x34
 80018e8:	bd90      	pop	{r4, r7, pc}
 80018ea:	46c0      	nop			@ (mov r8, r8)
 80018ec:	08008dd8 	.word	0x08008dd8
 80018f0:	08008594 	.word	0x08008594

080018f4 <set_class_a>:
/**
 * @brief Sets the LoRaWAN device to Class A.
 * @param lora Pointer to the ATC handle for communication.
 * @return LORAWAN_OK on success, LORAWAN_ERR_AT_COMMAND on failure.
 */
static LoRaWAN_Error_t set_class_a(ATC_HandleTypeDef *lora) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af04      	add	r7, sp, #16
 80018fa:	6078      	str	r0, [r7, #4]
    int resp = ATC_SendReceive(lora, "AT%%S 603=0\r\n", 100, NULL, 200, 1, "OK");
 80018fc:	490b      	ldr	r1, [pc, #44]	@ (800192c <set_class_a+0x38>)
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <set_class_a+0x3c>)
 8001902:	9302      	str	r3, [sp, #8]
 8001904:	2301      	movs	r3, #1
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	23c8      	movs	r3, #200	@ 0xc8
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2300      	movs	r3, #0
 800190e:	2264      	movs	r2, #100	@ 0x64
 8001910:	f005 f89b 	bl	8006a4a <ATC_SendReceive>
 8001914:	0003      	movs	r3, r0
 8001916:	60fb      	str	r3, [r7, #12]
    return (resp < 0) ? LORAWAN_ERR_AT_COMMAND : LORAWAN_OK;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	da01      	bge.n	8001922 <set_class_a+0x2e>
 800191e:	2305      	movs	r3, #5
 8001920:	e000      	b.n	8001924 <set_class_a+0x30>
 8001922:	2300      	movs	r3, #0
}
 8001924:	0018      	movs	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	b004      	add	sp, #16
 800192a:	bd80      	pop	{r7, pc}
 800192c:	08008de8 	.word	0x08008de8
 8001930:	08008594 	.word	0x08008594

08001934 <set_data_rate>:
 * @brief Sets the static data rate for LoRaWAN communication.
 * @param lora Pointer to the ATC handle for communication.
 * @param dr Data rate to set (e.g., 0 for DR0).
 * @return LORAWAN_OK on success, LORAWAN_ERR_AT_COMMAND on failure.
 */
static LoRaWAN_Error_t set_data_rate(ATC_HandleTypeDef *lora, int dr) {
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b091      	sub	sp, #68	@ 0x44
 8001938:	af04      	add	r7, sp, #16
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
    char command[32];
    snprintf(command, sizeof(command), "AT%%S 713=%d\r\n", dr);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	4a0e      	ldr	r2, [pc, #56]	@ (800197c <set_data_rate+0x48>)
 8001942:	240c      	movs	r4, #12
 8001944:	1938      	adds	r0, r7, r4
 8001946:	2120      	movs	r1, #32
 8001948:	f005 fbf2 	bl	8007130 <sniprintf>
    int resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 800194c:	1939      	adds	r1, r7, r4
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <set_data_rate+0x4c>)
 8001952:	9302      	str	r3, [sp, #8]
 8001954:	2301      	movs	r3, #1
 8001956:	9301      	str	r3, [sp, #4]
 8001958:	23c8      	movs	r3, #200	@ 0xc8
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2300      	movs	r3, #0
 800195e:	2264      	movs	r2, #100	@ 0x64
 8001960:	f005 f873 	bl	8006a4a <ATC_SendReceive>
 8001964:	0003      	movs	r3, r0
 8001966:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return (resp < 0) ? LORAWAN_ERR_AT_COMMAND : LORAWAN_OK;
 8001968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196a:	2b00      	cmp	r3, #0
 800196c:	da01      	bge.n	8001972 <set_data_rate+0x3e>
 800196e:	2305      	movs	r3, #5
 8001970:	e000      	b.n	8001974 <set_data_rate+0x40>
 8001972:	2300      	movs	r3, #0
}
 8001974:	0018      	movs	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	b00d      	add	sp, #52	@ 0x34
 800197a:	bd90      	pop	{r4, r7, pc}
 800197c:	08008df8 	.word	0x08008df8
 8001980:	08008594 	.word	0x08008594

08001984 <set_tx_power>:
 * @brief Sets the TX power for LoRaWAN transmission.
 * @param lora Pointer to the ATC handle for communication.
 * @param power TX power in dBm (e.g., 11 for Japan compliance).
 * @return LORAWAN_OK on success, LORAWAN_ERR_AT_COMMAND on failure.
 */
static LoRaWAN_Error_t set_tx_power(ATC_HandleTypeDef *lora, int power) {
 8001984:	b590      	push	{r4, r7, lr}
 8001986:	b091      	sub	sp, #68	@ 0x44
 8001988:	af04      	add	r7, sp, #16
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
    char command[32];
    snprintf(command, sizeof(command), "AT%%S 714=%d\r\n", power);
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	4a0e      	ldr	r2, [pc, #56]	@ (80019cc <set_tx_power+0x48>)
 8001992:	240c      	movs	r4, #12
 8001994:	1938      	adds	r0, r7, r4
 8001996:	2120      	movs	r1, #32
 8001998:	f005 fbca 	bl	8007130 <sniprintf>
    int resp = ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
 800199c:	1939      	adds	r1, r7, r4
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	4b0b      	ldr	r3, [pc, #44]	@ (80019d0 <set_tx_power+0x4c>)
 80019a2:	9302      	str	r3, [sp, #8]
 80019a4:	2301      	movs	r3, #1
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	23c8      	movs	r3, #200	@ 0xc8
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	2300      	movs	r3, #0
 80019ae:	2264      	movs	r2, #100	@ 0x64
 80019b0:	f005 f84b 	bl	8006a4a <ATC_SendReceive>
 80019b4:	0003      	movs	r3, r0
 80019b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return (resp < 0) ? LORAWAN_ERR_AT_COMMAND : LORAWAN_OK;
 80019b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	da01      	bge.n	80019c2 <set_tx_power+0x3e>
 80019be:	2305      	movs	r3, #5
 80019c0:	e000      	b.n	80019c4 <set_tx_power+0x40>
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	0018      	movs	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b00d      	add	sp, #52	@ 0x34
 80019ca:	bd90      	pop	{r4, r7, pc}
 80019cc:	08008e08 	.word	0x08008e08
 80019d0:	08008594 	.word	0x08008594

080019d4 <join_network>:
/**
 * @brief Initiates the LoRaWAN network join process using OTAA.
 * @param lora Pointer to the ATC handle for communication.
 * @return LORAWAN_OK on successful join, LORAWAN_ERR_JOIN or LORAWAN_ERR_AT_COMMAND on failure.
 */
LoRaWAN_Error_t join_network(ATC_HandleTypeDef *lora) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b0c8      	sub	sp, #288	@ 0x120
 80019d8:	af04      	add	r7, sp, #16
 80019da:	6078      	str	r0, [r7, #4]
    char response[AT_RESPONSE_BUFFER_SIZE];
    char *response_ptr = response;
 80019dc:	230c      	movs	r3, #12
 80019de:	18fb      	adds	r3, r7, r3
 80019e0:	60bb      	str	r3, [r7, #8]
    int resp = ATC_SendReceive(lora, "AT+JOIN\r\n", 100, &response_ptr, JOIN_TIMEOUT_MS, 1, "OK");
 80019e2:	2308      	movs	r3, #8
 80019e4:	18fa      	adds	r2, r7, r3
 80019e6:	490e      	ldr	r1, [pc, #56]	@ (8001a20 <join_network+0x4c>)
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <join_network+0x50>)
 80019ec:	9302      	str	r3, [sp, #8]
 80019ee:	2301      	movs	r3, #1
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <join_network+0x54>)
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	0013      	movs	r3, r2
 80019f8:	2264      	movs	r2, #100	@ 0x64
 80019fa:	f005 f826 	bl	8006a4a <ATC_SendReceive>
 80019fe:	0003      	movs	r3, r0
 8001a00:	2286      	movs	r2, #134	@ 0x86
 8001a02:	0052      	lsls	r2, r2, #1
 8001a04:	18b9      	adds	r1, r7, r2
 8001a06:	600b      	str	r3, [r1, #0]
    if (resp < 0) return LORAWAN_ERR_AT_COMMAND;
 8001a08:	18bb      	adds	r3, r7, r2
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	da01      	bge.n	8001a14 <join_network+0x40>
 8001a10:	2305      	movs	r3, #5
 8001a12:	e000      	b.n	8001a16 <join_network+0x42>
    // Check for join success (expecting a response like "+JOIN: Joined" or similar)
//    if (strstr(response, "Joined") == NULL) {
//        return LORAWAN_ERR_JOIN;
//    }

    return LORAWAN_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	0018      	movs	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b044      	add	sp, #272	@ 0x110
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	46c0      	nop			@ (mov r8, r8)
 8001a20:	08008e18 	.word	0x08008e18
 8001a24:	08008594 	.word	0x08008594
 8001a28:	00002710 	.word	0x00002710

08001a2c <save_and_reset>:
/**
 * @brief Saves settings to non-volatile memory and performs a warm reset.
 * @param lora Pointer to the ATC handle for communication.
 * @return LORAWAN_OK on success, LORAWAN_ERR_SAVE_RESET on failure.
 */
static LoRaWAN_Error_t save_and_reset(ATC_HandleTypeDef *lora) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af04      	add	r7, sp, #16
 8001a32:	6078      	str	r0, [r7, #4]
    int resp;

    // Save settings to non-volatile memory
    resp = ATC_SendReceive(lora, "AT&W\r\n", 100, NULL, 200, 1, "OK");
 8001a34:	4915      	ldr	r1, [pc, #84]	@ (8001a8c <save_and_reset+0x60>)
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <save_and_reset+0x64>)
 8001a3a:	9302      	str	r3, [sp, #8]
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	23c8      	movs	r3, #200	@ 0xc8
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	2300      	movs	r3, #0
 8001a46:	2264      	movs	r2, #100	@ 0x64
 8001a48:	f004 ffff 	bl	8006a4a <ATC_SendReceive>
 8001a4c:	0003      	movs	r3, r0
 8001a4e:	60fb      	str	r3, [r7, #12]
    if (resp < 0) return LORAWAN_ERR_SAVE_RESET;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	da01      	bge.n	8001a5a <save_and_reset+0x2e>
 8001a56:	2306      	movs	r3, #6
 8001a58:	e013      	b.n	8001a82 <save_and_reset+0x56>

    // Perform warm reset
    resp = ATC_SendReceive(lora, "ATZ\r\n", 100, NULL, 200, 1, "OK");
 8001a5a:	490e      	ldr	r1, [pc, #56]	@ (8001a94 <save_and_reset+0x68>)
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <save_and_reset+0x64>)
 8001a60:	9302      	str	r3, [sp, #8]
 8001a62:	2301      	movs	r3, #1
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	23c8      	movs	r3, #200	@ 0xc8
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	2264      	movs	r2, #100	@ 0x64
 8001a6e:	f004 ffec 	bl	8006a4a <ATC_SendReceive>
 8001a72:	0003      	movs	r3, r0
 8001a74:	60fb      	str	r3, [r7, #12]
    if (resp < 0) return LORAWAN_ERR_SAVE_RESET;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	da01      	bge.n	8001a80 <save_and_reset+0x54>
 8001a7c:	2306      	movs	r3, #6
 8001a7e:	e000      	b.n	8001a82 <save_and_reset+0x56>

    return LORAWAN_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	0018      	movs	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	b004      	add	sp, #16
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	46c0      	nop			@ (mov r8, r8)
 8001a8c:	08008ea8 	.word	0x08008ea8
 8001a90:	08008594 	.word	0x08008594
 8001a94:	08008eb0 	.word	0x08008eb0

08001a98 <scan_i2c_bus>:
uint16_t temp_ticks_2 = 0;
uint16_t hum_ticks_2 = 0;
int16_t error = 0;

void scan_i2c_bus(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
	printf("DEBUG: Starting I2C scan\n");
 8001a9e:	4b34      	ldr	r3, [pc, #208]	@ (8001b70 <scan_i2c_bus+0xd8>)
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	f005 fb3b 	bl	800711c <puts>
	
	// Reset sensor flags
	has_sensor_1 = false;
 8001aa6:	4b33      	ldr	r3, [pc, #204]	@ (8001b74 <scan_i2c_bus+0xdc>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
	has_sensor_2 = false;
 8001aac:	4b32      	ldr	r3, [pc, #200]	@ (8001b78 <scan_i2c_bus+0xe0>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
	
	HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 8001ab2:	4b32      	ldr	r3, [pc, #200]	@ (8001b7c <scan_i2c_bus+0xe4>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	2120      	movs	r1, #32
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f001 f947 	bl	8002d4c <HAL_GPIO_WritePin>
	printf("DEBUG: I2C power enabled\n");
 8001abe:	4b30      	ldr	r3, [pc, #192]	@ (8001b80 <scan_i2c_bus+0xe8>)
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f005 fb2b 	bl	800711c <puts>
    HAL_Delay(100); // let bus settle
 8001ac6:	2064      	movs	r0, #100	@ 0x64
 8001ac8:	f000 fc6c 	bl	80023a4 <HAL_Delay>

    uint8_t addr;
    for (addr = 3; addr < 0x78; addr++)
 8001acc:	1dfb      	adds	r3, r7, #7
 8001ace:	2203      	movs	r2, #3
 8001ad0:	701a      	strb	r2, [r3, #0]
 8001ad2:	e02d      	b.n	8001b30 <scan_i2c_bus+0x98>
    {
        // HAL expects 8-bit address = 7-bit << 1
        if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10) == HAL_OK)
 8001ad4:	1dfb      	adds	r3, r7, #7
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	18db      	adds	r3, r3, r3
 8001adc:	b299      	uxth	r1, r3
 8001ade:	4829      	ldr	r0, [pc, #164]	@ (8001b84 <scan_i2c_bus+0xec>)
 8001ae0:	230a      	movs	r3, #10
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f001 fc28 	bl	8003338 <HAL_I2C_IsDeviceReady>
 8001ae8:	1e03      	subs	r3, r0, #0
 8001aea:	d11c      	bne.n	8001b26 <scan_i2c_bus+0x8e>
        {
        	printf("DEBUG: Found device at address 0x%02X\n", addr);
 8001aec:	1dfb      	adds	r3, r7, #7
 8001aee:	781a      	ldrb	r2, [r3, #0]
 8001af0:	4b25      	ldr	r3, [pc, #148]	@ (8001b88 <scan_i2c_bus+0xf0>)
 8001af2:	0011      	movs	r1, r2
 8001af4:	0018      	movs	r0, r3
 8001af6:	f005 faa1 	bl	800703c <iprintf>
        	// SHT4x sensors use 7-bit addresses 0x44 and 0x46
        	if (addr == 0x44) {
 8001afa:	1dfb      	adds	r3, r7, #7
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b44      	cmp	r3, #68	@ 0x44
 8001b00:	d106      	bne.n	8001b10 <scan_i2c_bus+0x78>
        		has_sensor_1 = true;
 8001b02:	4b1c      	ldr	r3, [pc, #112]	@ (8001b74 <scan_i2c_bus+0xdc>)
 8001b04:	2201      	movs	r2, #1
 8001b06:	701a      	strb	r2, [r3, #0]
        		printf("DEBUG: Sensor 1 detected at 0x44\n");
 8001b08:	4b20      	ldr	r3, [pc, #128]	@ (8001b8c <scan_i2c_bus+0xf4>)
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	f005 fb06 	bl	800711c <puts>
        	}
        	if (addr == 0x46) {
 8001b10:	1dfb      	adds	r3, r7, #7
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b46      	cmp	r3, #70	@ 0x46
 8001b16:	d106      	bne.n	8001b26 <scan_i2c_bus+0x8e>
        		has_sensor_2 = true;
 8001b18:	4b17      	ldr	r3, [pc, #92]	@ (8001b78 <scan_i2c_bus+0xe0>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
        		printf("DEBUG: Sensor 2 detected at 0x46\n");
 8001b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b90 <scan_i2c_bus+0xf8>)
 8001b20:	0018      	movs	r0, r3
 8001b22:	f005 fafb 	bl	800711c <puts>
    for (addr = 3; addr < 0x78; addr++)
 8001b26:	1dfb      	adds	r3, r7, #7
 8001b28:	781a      	ldrb	r2, [r3, #0]
 8001b2a:	1dfb      	adds	r3, r7, #7
 8001b2c:	3201      	adds	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
 8001b30:	1dfb      	adds	r3, r7, #7
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b77      	cmp	r3, #119	@ 0x77
 8001b36:	d9cd      	bls.n	8001ad4 <scan_i2c_bus+0x3c>
        	}
        }
    }
    HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_RESET);
 8001b38:	4b10      	ldr	r3, [pc, #64]	@ (8001b7c <scan_i2c_bus+0xe4>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2120      	movs	r1, #32
 8001b3e:	0018      	movs	r0, r3
 8001b40:	f001 f904 	bl	8002d4c <HAL_GPIO_WritePin>
    printf("DEBUG: I2C scan complete - Sensor1: %s, Sensor2: %s\n", 
           has_sensor_1 ? "found" : "not found",
 8001b44:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <scan_i2c_bus+0xdc>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
    printf("DEBUG: I2C scan complete - Sensor1: %s, Sensor2: %s\n", 
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <scan_i2c_bus+0xb8>
 8001b4c:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <scan_i2c_bus+0xfc>)
 8001b4e:	e000      	b.n	8001b52 <scan_i2c_bus+0xba>
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <scan_i2c_bus+0x100>)
           has_sensor_2 ? "found" : "not found");
 8001b52:	4a09      	ldr	r2, [pc, #36]	@ (8001b78 <scan_i2c_bus+0xe0>)
 8001b54:	7812      	ldrb	r2, [r2, #0]
    printf("DEBUG: I2C scan complete - Sensor1: %s, Sensor2: %s\n", 
 8001b56:	2a00      	cmp	r2, #0
 8001b58:	d001      	beq.n	8001b5e <scan_i2c_bus+0xc6>
 8001b5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001b94 <scan_i2c_bus+0xfc>)
 8001b5c:	e000      	b.n	8001b60 <scan_i2c_bus+0xc8>
 8001b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b98 <scan_i2c_bus+0x100>)
 8001b60:	480e      	ldr	r0, [pc, #56]	@ (8001b9c <scan_i2c_bus+0x104>)
 8001b62:	0019      	movs	r1, r3
 8001b64:	f005 fa6a 	bl	800703c <iprintf>
}
 8001b68:	46c0      	nop			@ (mov r8, r8)
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	b002      	add	sp, #8
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	08008eb8 	.word	0x08008eb8
 8001b74:	20000240 	.word	0x20000240
 8001b78:	20000241 	.word	0x20000241
 8001b7c:	50000400 	.word	0x50000400
 8001b80:	08008ed4 	.word	0x08008ed4
 8001b84:	20000088 	.word	0x20000088
 8001b88:	08008ef0 	.word	0x08008ef0
 8001b8c:	08008f18 	.word	0x08008f18
 8001b90:	08008f3c 	.word	0x08008f3c
 8001b94:	08008f60 	.word	0x08008f60
 8001b98:	08008f68 	.word	0x08008f68
 8001b9c:	08008f74 	.word	0x08008f74

08001ba0 <sensor_init_and_read>:

int sensor_init_and_read(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	printf("DEBUG: Starting sensor initialization and reading\n");
 8001ba4:	4b5f      	ldr	r3, [pc, #380]	@ (8001d24 <sensor_init_and_read+0x184>)
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f005 fab8 	bl	800711c <puts>
	if (!has_sensor_1 && !has_sensor_2) {
 8001bac:	4b5e      	ldr	r3, [pc, #376]	@ (8001d28 <sensor_init_and_read+0x188>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	4053      	eors	r3, r2
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00d      	beq.n	8001bd6 <sensor_init_and_read+0x36>
 8001bba:	4b5c      	ldr	r3, [pc, #368]	@ (8001d2c <sensor_init_and_read+0x18c>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	4053      	eors	r3, r2
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d006      	beq.n	8001bd6 <sensor_init_and_read+0x36>
		printf("DEBUG: No sensors detected, returning -1\n");
 8001bc8:	4b59      	ldr	r3, [pc, #356]	@ (8001d30 <sensor_init_and_read+0x190>)
 8001bca:	0018      	movs	r0, r3
 8001bcc:	f005 faa6 	bl	800711c <puts>
		return -1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	425b      	negs	r3, r3
 8001bd4:	e0a2      	b.n	8001d1c <sensor_init_and_read+0x17c>
	}
	
	HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 8001bd6:	4b57      	ldr	r3, [pc, #348]	@ (8001d34 <sensor_init_and_read+0x194>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	2120      	movs	r1, #32
 8001bdc:	0018      	movs	r0, r3
 8001bde:	f001 f8b5 	bl	8002d4c <HAL_GPIO_WritePin>
	printf("DEBUG: I2C power enabled for sensor reading\n");
 8001be2:	4b55      	ldr	r3, [pc, #340]	@ (8001d38 <sensor_init_and_read+0x198>)
 8001be4:	0018      	movs	r0, r3
 8001be6:	f005 fa99 	bl	800711c <puts>
	error = NO_ERROR;
 8001bea:	4b54      	ldr	r3, [pc, #336]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100); // Let power stabilize
 8001bf0:	2064      	movs	r0, #100	@ 0x64
 8001bf2:	f000 fbd7 	bl	80023a4 <HAL_Delay>

	// --- Read From Sensor A (0x44) ---
	if (has_sensor_1)
 8001bf6:	4b4c      	ldr	r3, [pc, #304]	@ (8001d28 <sensor_init_and_read+0x188>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d03e      	beq.n	8001c7c <sensor_init_and_read+0xdc>
	{
		printf("DEBUG: Initializing sensor 1 (0x44)\n");
 8001bfe:	4b50      	ldr	r3, [pc, #320]	@ (8001d40 <sensor_init_and_read+0x1a0>)
 8001c00:	0018      	movs	r0, r3
 8001c02:	f005 fa8b 	bl	800711c <puts>
		sht4x_init(SHT43_I2C_ADDR_44);
 8001c06:	2044      	movs	r0, #68	@ 0x44
 8001c08:	f000 fa82 	bl	8002110 <sht4x_init>
		printf("DEBUG: Performing soft reset on sensor 1\n");
 8001c0c:	4b4d      	ldr	r3, [pc, #308]	@ (8001d44 <sensor_init_and_read+0x1a4>)
 8001c0e:	0018      	movs	r0, r3
 8001c10:	f005 fa84 	bl	800711c <puts>
		sht4x_soft_reset();
 8001c14:	f000 faf0 	bl	80021f8 <sht4x_soft_reset>
		sensirion_i2c_hal_sleep_usec(10000);
 8001c18:	4b4b      	ldr	r3, [pc, #300]	@ (8001d48 <sensor_init_and_read+0x1a8>)
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	f000 fa4e 	bl	80020bc <sensirion_i2c_hal_sleep_usec>
		printf("DEBUG: Re-initializing sensor 1 after reset\n");
 8001c20:	4b4a      	ldr	r3, [pc, #296]	@ (8001d4c <sensor_init_and_read+0x1ac>)
 8001c22:	0018      	movs	r0, r3
 8001c24:	f005 fa7a 	bl	800711c <puts>
		sht4x_init(SHT43_I2C_ADDR_44);
 8001c28:	2044      	movs	r0, #68	@ 0x44
 8001c2a:	f000 fa71 	bl	8002110 <sht4x_init>
		printf("DEBUG: Reading measurement from sensor 1\n");
 8001c2e:	4b48      	ldr	r3, [pc, #288]	@ (8001d50 <sensor_init_and_read+0x1b0>)
 8001c30:	0018      	movs	r0, r3
 8001c32:	f005 fa73 	bl	800711c <puts>
		error = sht4x_measure_high_precision_ticks(&temp_ticks_1, &hum_ticks_1);
 8001c36:	4a47      	ldr	r2, [pc, #284]	@ (8001d54 <sensor_init_and_read+0x1b4>)
 8001c38:	4b47      	ldr	r3, [pc, #284]	@ (8001d58 <sensor_init_and_read+0x1b8>)
 8001c3a:	0011      	movs	r1, r2
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	f000 fa77 	bl	8002130 <sht4x_measure_high_precision_ticks>
 8001c42:	0003      	movs	r3, r0
 8001c44:	001a      	movs	r2, r3
 8001c46:	4b3d      	ldr	r3, [pc, #244]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001c48:	801a      	strh	r2, [r3, #0]
		if (error != NO_ERROR) {
 8001c4a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	5e9b      	ldrsh	r3, [r3, r2]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d009      	beq.n	8001c68 <sensor_init_and_read+0xc8>
			printf("ERROR: Sensor 1 measurement failed with error %d\n", error);
 8001c54:	4b39      	ldr	r3, [pc, #228]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	5e9b      	ldrsh	r3, [r3, r2]
 8001c5a:	001a      	movs	r2, r3
 8001c5c:	4b3f      	ldr	r3, [pc, #252]	@ (8001d5c <sensor_init_and_read+0x1bc>)
 8001c5e:	0011      	movs	r1, r2
 8001c60:	0018      	movs	r0, r3
 8001c62:	f005 f9eb 	bl	800703c <iprintf>
 8001c66:	e009      	b.n	8001c7c <sensor_init_and_read+0xdc>
		} else {
			printf("DEBUG: Sensor 1 measurement successful - Temp: %u, Hum: %u\n", temp_ticks_1, hum_ticks_1);
 8001c68:	4b3b      	ldr	r3, [pc, #236]	@ (8001d58 <sensor_init_and_read+0x1b8>)
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	0019      	movs	r1, r3
 8001c6e:	4b39      	ldr	r3, [pc, #228]	@ (8001d54 <sensor_init_and_read+0x1b4>)
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	001a      	movs	r2, r3
 8001c74:	4b3a      	ldr	r3, [pc, #232]	@ (8001d60 <sensor_init_and_read+0x1c0>)
 8001c76:	0018      	movs	r0, r3
 8001c78:	f005 f9e0 	bl	800703c <iprintf>
		}
	}

	// --- Read From Sensor B (0x46) ---
	if (has_sensor_2)
 8001c7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d2c <sensor_init_and_read+0x18c>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d03e      	beq.n	8001d02 <sensor_init_and_read+0x162>
	{
		printf("DEBUG: Initializing sensor 2 (0x46)\n");
 8001c84:	4b37      	ldr	r3, [pc, #220]	@ (8001d64 <sensor_init_and_read+0x1c4>)
 8001c86:	0018      	movs	r0, r3
 8001c88:	f005 fa48 	bl	800711c <puts>
		sht4x_init(SHT40_I2C_ADDR_46);
 8001c8c:	2046      	movs	r0, #70	@ 0x46
 8001c8e:	f000 fa3f 	bl	8002110 <sht4x_init>
		printf("DEBUG: Performing soft reset on sensor 2\n");
 8001c92:	4b35      	ldr	r3, [pc, #212]	@ (8001d68 <sensor_init_and_read+0x1c8>)
 8001c94:	0018      	movs	r0, r3
 8001c96:	f005 fa41 	bl	800711c <puts>
		sht4x_soft_reset();
 8001c9a:	f000 faad 	bl	80021f8 <sht4x_soft_reset>
		sensirion_i2c_hal_sleep_usec(10000);
 8001c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d48 <sensor_init_and_read+0x1a8>)
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f000 fa0b 	bl	80020bc <sensirion_i2c_hal_sleep_usec>
		printf("DEBUG: Re-initializing sensor 2 after reset\n");
 8001ca6:	4b31      	ldr	r3, [pc, #196]	@ (8001d6c <sensor_init_and_read+0x1cc>)
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f005 fa37 	bl	800711c <puts>
		sht4x_init(SHT40_I2C_ADDR_46);
 8001cae:	2046      	movs	r0, #70	@ 0x46
 8001cb0:	f000 fa2e 	bl	8002110 <sht4x_init>
		printf("DEBUG: Reading measurement from sensor 2\n");
 8001cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8001d70 <sensor_init_and_read+0x1d0>)
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	f005 fa30 	bl	800711c <puts>
		error = sht4x_measure_high_precision_ticks(&temp_ticks_2, &hum_ticks_2);
 8001cbc:	4a2d      	ldr	r2, [pc, #180]	@ (8001d74 <sensor_init_and_read+0x1d4>)
 8001cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8001d78 <sensor_init_and_read+0x1d8>)
 8001cc0:	0011      	movs	r1, r2
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 fa34 	bl	8002130 <sht4x_measure_high_precision_ticks>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	001a      	movs	r2, r3
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001cce:	801a      	strh	r2, [r3, #0]
		if (error != NO_ERROR) {
 8001cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	5e9b      	ldrsh	r3, [r3, r2]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d009      	beq.n	8001cee <sensor_init_and_read+0x14e>
			printf("ERROR: Sensor 2 measurement failed with error %d\n", error);
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	5e9b      	ldrsh	r3, [r3, r2]
 8001ce0:	001a      	movs	r2, r3
 8001ce2:	4b26      	ldr	r3, [pc, #152]	@ (8001d7c <sensor_init_and_read+0x1dc>)
 8001ce4:	0011      	movs	r1, r2
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	f005 f9a8 	bl	800703c <iprintf>
 8001cec:	e009      	b.n	8001d02 <sensor_init_and_read+0x162>
		} else {
			printf("DEBUG: Sensor 2 measurement successful - Temp: %u, Hum: %u\n", temp_ticks_2, hum_ticks_2);
 8001cee:	4b22      	ldr	r3, [pc, #136]	@ (8001d78 <sensor_init_and_read+0x1d8>)
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	0019      	movs	r1, r3
 8001cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d74 <sensor_init_and_read+0x1d4>)
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	001a      	movs	r2, r3
 8001cfa:	4b21      	ldr	r3, [pc, #132]	@ (8001d80 <sensor_init_and_read+0x1e0>)
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f005 f99d 	bl	800703c <iprintf>
		}
	}

	HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_RESET);
 8001d02:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <sensor_init_and_read+0x194>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	2120      	movs	r1, #32
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f001 f81f 	bl	8002d4c <HAL_GPIO_WritePin>
	printf("DEBUG: I2C power disabled, sensor reading complete\n");
 8001d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d84 <sensor_init_and_read+0x1e4>)
 8001d10:	0018      	movs	r0, r3
 8001d12:	f005 fa03 	bl	800711c <puts>

	return error;
 8001d16:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <sensor_init_and_read+0x19c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	5e9b      	ldrsh	r3, [r3, r2]
}
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	46c0      	nop			@ (mov r8, r8)
 8001d24:	08008fac 	.word	0x08008fac
 8001d28:	20000240 	.word	0x20000240
 8001d2c:	20000241 	.word	0x20000241
 8001d30:	08008fe0 	.word	0x08008fe0
 8001d34:	50000400 	.word	0x50000400
 8001d38:	0800900c 	.word	0x0800900c
 8001d3c:	2000024a 	.word	0x2000024a
 8001d40:	08009038 	.word	0x08009038
 8001d44:	0800905c 	.word	0x0800905c
 8001d48:	00002710 	.word	0x00002710
 8001d4c:	08009088 	.word	0x08009088
 8001d50:	080090b4 	.word	0x080090b4
 8001d54:	20000244 	.word	0x20000244
 8001d58:	20000242 	.word	0x20000242
 8001d5c:	080090e0 	.word	0x080090e0
 8001d60:	08009114 	.word	0x08009114
 8001d64:	08009150 	.word	0x08009150
 8001d68:	08009174 	.word	0x08009174
 8001d6c:	080091a0 	.word	0x080091a0
 8001d70:	080091cc 	.word	0x080091cc
 8001d74:	20000248 	.word	0x20000248
 8001d78:	20000246 	.word	0x20000246
 8001d7c:	080091f8 	.word	0x080091f8
 8001d80:	0800922c 	.word	0x0800922c
 8001d84:	08009268 	.word	0x08009268

08001d88 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	b21a      	sxth	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	b21b      	sxth	r3, r3
 8001da2:	4313      	orrs	r3, r2
 8001da4:	b21b      	sxth	r3, r3
 8001da6:	b29b      	uxth	r3, r3
}
 8001da8:	0018      	movs	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b002      	add	sp, #8
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	000a      	movs	r2, r1
 8001dba:	1cbb      	adds	r3, r7, #2
 8001dbc:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8001dbe:	230d      	movs	r3, #13
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	22ff      	movs	r2, #255	@ 0xff
 8001dc4:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001dc6:	230e      	movs	r3, #14
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	2200      	movs	r2, #0
 8001dcc:	801a      	strh	r2, [r3, #0]
 8001dce:	e038      	b.n	8001e42 <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8001dd0:	230e      	movs	r3, #14
 8001dd2:	18fb      	adds	r3, r7, r3
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	18d3      	adds	r3, r2, r3
 8001dda:	7819      	ldrb	r1, [r3, #0]
 8001ddc:	220d      	movs	r2, #13
 8001dde:	18bb      	adds	r3, r7, r2
 8001de0:	18ba      	adds	r2, r7, r2
 8001de2:	7812      	ldrb	r2, [r2, #0]
 8001de4:	404a      	eors	r2, r1
 8001de6:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001de8:	230c      	movs	r3, #12
 8001dea:	18fb      	adds	r3, r7, r3
 8001dec:	2208      	movs	r2, #8
 8001dee:	701a      	strb	r2, [r3, #0]
 8001df0:	e01c      	b.n	8001e2c <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 8001df2:	210d      	movs	r1, #13
 8001df4:	187b      	adds	r3, r7, r1
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	b25b      	sxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	da0a      	bge.n	8001e14 <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8001dfe:	187b      	adds	r3, r7, r1
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	b25b      	sxtb	r3, r3
 8001e04:	18db      	adds	r3, r3, r3
 8001e06:	b25b      	sxtb	r3, r3
 8001e08:	2231      	movs	r2, #49	@ 0x31
 8001e0a:	4053      	eors	r3, r2
 8001e0c:	b25a      	sxtb	r2, r3
 8001e0e:	187b      	adds	r3, r7, r1
 8001e10:	701a      	strb	r2, [r3, #0]
 8001e12:	e005      	b.n	8001e20 <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 8001e14:	230d      	movs	r3, #13
 8001e16:	18fa      	adds	r2, r7, r3
 8001e18:	18fb      	adds	r3, r7, r3
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	18db      	adds	r3, r3, r3
 8001e1e:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001e20:	220c      	movs	r2, #12
 8001e22:	18bb      	adds	r3, r7, r2
 8001e24:	18ba      	adds	r2, r7, r2
 8001e26:	7812      	ldrb	r2, [r2, #0]
 8001e28:	3a01      	subs	r2, #1
 8001e2a:	701a      	strb	r2, [r3, #0]
 8001e2c:	230c      	movs	r3, #12
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1dd      	bne.n	8001df2 <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001e36:	220e      	movs	r2, #14
 8001e38:	18bb      	adds	r3, r7, r2
 8001e3a:	18ba      	adds	r2, r7, r2
 8001e3c:	8812      	ldrh	r2, [r2, #0]
 8001e3e:	3201      	adds	r2, #1
 8001e40:	801a      	strh	r2, [r3, #0]
 8001e42:	230e      	movs	r3, #14
 8001e44:	18fa      	adds	r2, r7, r3
 8001e46:	1cbb      	adds	r3, r7, #2
 8001e48:	8812      	ldrh	r2, [r2, #0]
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d3bf      	bcc.n	8001dd0 <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 8001e50:	230d      	movs	r3, #13
 8001e52:	18fb      	adds	r3, r7, r3
 8001e54:	781b      	ldrb	r3, [r3, #0]
}
 8001e56:	0018      	movs	r0, r3
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	b004      	add	sp, #16
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b082      	sub	sp, #8
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	0008      	movs	r0, r1
 8001e68:	0011      	movs	r1, r2
 8001e6a:	1cbb      	adds	r3, r7, #2
 8001e6c:	1c02      	adds	r2, r0, #0
 8001e6e:	801a      	strh	r2, [r3, #0]
 8001e70:	1c7b      	adds	r3, r7, #1
 8001e72:	1c0a      	adds	r2, r1, #0
 8001e74:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 8001e76:	1cbb      	adds	r3, r7, #2
 8001e78:	881a      	ldrh	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	0011      	movs	r1, r2
 8001e7e:	0018      	movs	r0, r3
 8001e80:	f7ff ff96 	bl	8001db0 <sensirion_i2c_generate_crc>
 8001e84:	0003      	movs	r3, r0
 8001e86:	001a      	movs	r2, r3
 8001e88:	1c7b      	adds	r3, r7, #1
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d001      	beq.n	8001e94 <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e000      	b.n	8001e96 <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	0018      	movs	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	b002      	add	sp, #8
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <sensirion_i2c_add_command8_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command8_to_buffer(uint8_t* buffer, uint16_t offset,
                                              uint8_t command) {
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	0008      	movs	r0, r1
 8001ea8:	0011      	movs	r1, r2
 8001eaa:	1cbb      	adds	r3, r7, #2
 8001eac:	1c02      	adds	r2, r0, #0
 8001eae:	801a      	strh	r2, [r3, #0]
 8001eb0:	1c7b      	adds	r3, r7, #1
 8001eb2:	1c0a      	adds	r2, r1, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = command;
 8001eb6:	1cbb      	adds	r3, r7, #2
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	1cba      	adds	r2, r7, #2
 8001ebc:	1c59      	adds	r1, r3, #1
 8001ebe:	8011      	strh	r1, [r2, #0]
 8001ec0:	001a      	movs	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	189b      	adds	r3, r3, r2
 8001ec6:	1c7a      	adds	r2, r7, #1
 8001ec8:	7812      	ldrb	r2, [r2, #0]
 8001eca:	701a      	strb	r2, [r3, #0]
    return offset;
 8001ecc:	1cbb      	adds	r3, r7, #2
 8001ece:	881b      	ldrh	r3, [r3, #0]
}
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	b002      	add	sp, #8
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6039      	str	r1, [r7, #0]
 8001ee0:	0011      	movs	r1, r2
 8001ee2:	1dfb      	adds	r3, r7, #7
 8001ee4:	1c02      	adds	r2, r0, #0
 8001ee6:	701a      	strb	r2, [r3, #0]
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	1c0a      	adds	r2, r1, #0
 8001eec:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 8001eee:	1d3b      	adds	r3, r7, #4
 8001ef0:	881b      	ldrh	r3, [r3, #0]
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	6839      	ldr	r1, [r7, #0]
 8001ef6:	1dfb      	adds	r3, r7, #7
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	0018      	movs	r0, r3
 8001efc:	f000 f8bc 	bl	8002078 <sensirion_i2c_hal_write>
 8001f00:	0003      	movs	r3, r0
}
 8001f02:	0018      	movs	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b002      	add	sp, #8
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 8001f0a:	b5b0      	push	{r4, r5, r7, lr}
 8001f0c:	b084      	sub	sp, #16
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6039      	str	r1, [r7, #0]
 8001f12:	0011      	movs	r1, r2
 8001f14:	1dfb      	adds	r3, r7, #7
 8001f16:	1c02      	adds	r2, r0, #0
 8001f18:	701a      	strb	r2, [r3, #0]
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	1c0a      	adds	r2, r1, #0
 8001f1e:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 8001f20:	1d3b      	adds	r3, r7, #4
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	085b      	lsrs	r3, r3, #1
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	220a      	movs	r2, #10
 8001f2a:	18ba      	adds	r2, r7, r2
 8001f2c:	1c19      	adds	r1, r3, #0
 8001f2e:	1c0b      	adds	r3, r1, #0
 8001f30:	18db      	adds	r3, r3, r3
 8001f32:	185b      	adds	r3, r3, r1
 8001f34:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 8001f36:	1d3b      	adds	r3, r7, #4
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 8001f44:	2304      	movs	r3, #4
 8001f46:	e06c      	b.n	8002022 <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 8001f48:	230a      	movs	r3, #10
 8001f4a:	18fb      	adds	r3, r7, r3
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	6839      	ldr	r1, [r7, #0]
 8001f52:	1dfb      	adds	r3, r7, #7
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	0018      	movs	r0, r3
 8001f58:	f000 f86c 	bl	8002034 <sensirion_i2c_hal_read>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	001a      	movs	r2, r3
 8001f60:	2108      	movs	r1, #8
 8001f62:	187b      	adds	r3, r7, r1
 8001f64:	801a      	strh	r2, [r3, #0]
    if (error) {
 8001f66:	000a      	movs	r2, r1
 8001f68:	18bb      	adds	r3, r7, r2
 8001f6a:	2100      	movs	r1, #0
 8001f6c:	5e5b      	ldrsh	r3, [r3, r1]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <sensirion_i2c_read_data_inplace+0x70>
        return error;
 8001f72:	18bb      	adds	r3, r7, r2
 8001f74:	2200      	movs	r2, #0
 8001f76:	5e9b      	ldrsh	r3, [r3, r2]
 8001f78:	e053      	b.n	8002022 <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8001f7a:	230e      	movs	r3, #14
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	2200      	movs	r2, #0
 8001f80:	801a      	strh	r2, [r3, #0]
 8001f82:	230c      	movs	r3, #12
 8001f84:	18fb      	adds	r3, r7, r3
 8001f86:	2200      	movs	r2, #0
 8001f88:	801a      	strh	r2, [r3, #0]
 8001f8a:	e041      	b.n	8002010 <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8001f8c:	210e      	movs	r1, #14
 8001f8e:	187b      	adds	r3, r7, r1
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 8001f96:	187b      	adds	r3, r7, r1
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	001a      	movs	r2, r3
 8001fa4:	2102      	movs	r1, #2
 8001fa6:	f7ff ff5a 	bl	8001e5e <sensirion_i2c_check_crc>
 8001faa:	0003      	movs	r3, r0
 8001fac:	001a      	movs	r2, r3
 8001fae:	2108      	movs	r1, #8
 8001fb0:	187b      	adds	r3, r7, r1
 8001fb2:	801a      	strh	r2, [r3, #0]
        if (error) {
 8001fb4:	000a      	movs	r2, r1
 8001fb6:	18bb      	adds	r3, r7, r2
 8001fb8:	2100      	movs	r1, #0
 8001fba:	5e5b      	ldrsh	r3, [r3, r1]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d003      	beq.n	8001fc8 <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 8001fc0:	18bb      	adds	r3, r7, r2
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	5e9b      	ldrsh	r3, [r3, r2]
 8001fc6:	e02c      	b.n	8002022 <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 8001fc8:	240e      	movs	r4, #14
 8001fca:	193b      	adds	r3, r7, r4
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	18d2      	adds	r2, r2, r3
 8001fd2:	250c      	movs	r5, #12
 8001fd4:	197b      	adds	r3, r7, r5
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	1979      	adds	r1, r7, r5
 8001fda:	1c58      	adds	r0, r3, #1
 8001fdc:	8008      	strh	r0, [r1, #0]
 8001fde:	0019      	movs	r1, r3
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	185b      	adds	r3, r3, r1
 8001fe4:	7812      	ldrb	r2, [r2, #0]
 8001fe6:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 8001fe8:	193b      	adds	r3, r7, r4
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	3301      	adds	r3, #1
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	18d2      	adds	r2, r2, r3
 8001ff2:	197b      	adds	r3, r7, r5
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	1979      	adds	r1, r7, r5
 8001ff8:	1c58      	adds	r0, r3, #1
 8001ffa:	8008      	strh	r0, [r1, #0]
 8001ffc:	0019      	movs	r1, r3
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	185b      	adds	r3, r3, r1
 8002002:	7812      	ldrb	r2, [r2, #0]
 8002004:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8002006:	193b      	adds	r3, r7, r4
 8002008:	193a      	adds	r2, r7, r4
 800200a:	8812      	ldrh	r2, [r2, #0]
 800200c:	3203      	adds	r2, #3
 800200e:	801a      	strh	r2, [r3, #0]
 8002010:	230e      	movs	r3, #14
 8002012:	18fa      	adds	r2, r7, r3
 8002014:	230a      	movs	r3, #10
 8002016:	18fb      	adds	r3, r7, r3
 8002018:	8812      	ldrh	r2, [r2, #0]
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d3b5      	bcc.n	8001f8c <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 8002020:	2300      	movs	r3, #0
}
 8002022:	0018      	movs	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	b004      	add	sp, #16
 8002028:	bdb0      	pop	{r4, r5, r7, pc}

0800202a <sensirion_i2c_hal_init>:
 * communication.
 * 
 * NOTE: This function is simplified since we use the I2C handle that's already
 * initialized by the main application.
 */
void sensirion_i2c_hal_init(void) {
 800202a:	b580      	push	{r7, lr}
 800202c:	af00      	add	r7, sp, #0
    // The I2C peripheral is already initialized by MX_I2C1_Init() in main
    // No additional initialization needed here
}
 800202e:	46c0      	nop			@ (mov r8, r8)
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <sensirion_i2c_hal_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b085      	sub	sp, #20
 8002038:	af02      	add	r7, sp, #8
 800203a:	6039      	str	r1, [r7, #0]
 800203c:	0011      	movs	r1, r2
 800203e:	1dfb      	adds	r3, r7, #7
 8002040:	1c02      	adds	r2, r0, #0
 8002042:	701a      	strb	r2, [r3, #0]
 8002044:	1dbb      	adds	r3, r7, #6
 8002046:	1c0a      	adds	r2, r1, #0
 8002048:	701a      	strb	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address<<1),
 800204a:	1dfb      	adds	r3, r7, #7
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	b29b      	uxth	r3, r3
 8002050:	18db      	adds	r3, r3, r3
 8002052:	b299      	uxth	r1, r3
 8002054:	1dbb      	adds	r3, r7, #6
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	b29b      	uxth	r3, r3
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	4805      	ldr	r0, [pc, #20]	@ (8002074 <sensirion_i2c_hal_read+0x40>)
 800205e:	2464      	movs	r4, #100	@ 0x64
 8002060:	9400      	str	r4, [sp, #0]
 8002062:	f001 f861 	bl	8003128 <HAL_I2C_Master_Receive>
 8002066:	0003      	movs	r3, r0
 8002068:	b25b      	sxtb	r3, r3
                                          data, count, 100);
}
 800206a:	0018      	movs	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	b003      	add	sp, #12
 8002070:	bd90      	pop	{r4, r7, pc}
 8002072:	46c0      	nop			@ (mov r8, r8)
 8002074:	20000088 	.word	0x20000088

08002078 <sensirion_i2c_hal_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data,
                               uint8_t count) {
 8002078:	b590      	push	{r4, r7, lr}
 800207a:	b085      	sub	sp, #20
 800207c:	af02      	add	r7, sp, #8
 800207e:	6039      	str	r1, [r7, #0]
 8002080:	0011      	movs	r1, r2
 8002082:	1dfb      	adds	r3, r7, #7
 8002084:	1c02      	adds	r2, r0, #0
 8002086:	701a      	strb	r2, [r3, #0]
 8002088:	1dbb      	adds	r3, r7, #6
 800208a:	1c0a      	adds	r2, r1, #0
 800208c:	701a      	strb	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address<<1),
 800208e:	1dfb      	adds	r3, r7, #7
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	b29b      	uxth	r3, r3
 8002094:	18db      	adds	r3, r3, r3
 8002096:	b299      	uxth	r1, r3
 8002098:	1dbb      	adds	r3, r7, #6
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	b29b      	uxth	r3, r3
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <sensirion_i2c_hal_write+0x40>)
 80020a2:	2464      	movs	r4, #100	@ 0x64
 80020a4:	9400      	str	r4, [sp, #0]
 80020a6:	f000 ff15 	bl	8002ed4 <HAL_I2C_Master_Transmit>
 80020aa:	0003      	movs	r3, r0
 80020ac:	b25b      	sxtb	r3, r3
                                           (uint8_t*)data, count, 100);
}
 80020ae:	0018      	movs	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	b003      	add	sp, #12
 80020b4:	bd90      	pop	{r4, r7, pc}
 80020b6:	46c0      	nop			@ (mov r8, r8)
 80020b8:	20000088 	.word	0x20000088

080020bc <sensirion_i2c_hal_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	22fa      	movs	r2, #250	@ 0xfa
 80020c8:	0091      	lsls	r1, r2, #2
 80020ca:	0018      	movs	r0, r3
 80020cc:	f7fe f82e 	bl	800012c <__udivsi3>
 80020d0:	0003      	movs	r3, r0
 80020d2:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	22fa      	movs	r2, #250	@ 0xfa
 80020d8:	0091      	lsls	r1, r2, #2
 80020da:	0018      	movs	r0, r3
 80020dc:	f7fe f8ac 	bl	8000238 <__aeabi_uidivmod>
 80020e0:	1e0b      	subs	r3, r1, #0
 80020e2:	d002      	beq.n	80020ea <sensirion_i2c_hal_sleep_usec+0x2e>
        msec++;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	3301      	adds	r3, #1
 80020e8:	60fb      	str	r3, [r7, #12]
     * Increment by 1 if STM32F1 driver version less than 1.1.1
     * Old firmwares of STM32F1 sleep 1ms shorter than specified in HAL_Delay.
     * This was fixed with firmware 1.6 (driver version 1.1.1), so we have to
     * fix it ourselves for older firmwares
     */
    if (HAL_GetHalVersion() < 0x01010100) {
 80020ea:	f000 f97f 	bl	80023ec <HAL_GetHalVersion>
 80020ee:	0003      	movs	r3, r0
 80020f0:	4a06      	ldr	r2, [pc, #24]	@ (800210c <sensirion_i2c_hal_sleep_usec+0x50>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d802      	bhi.n	80020fc <sensirion_i2c_hal_sleep_usec+0x40>
        msec++;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	3301      	adds	r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(msec);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	0018      	movs	r0, r3
 8002100:	f000 f950 	bl	80023a4 <HAL_Delay>
}
 8002104:	46c0      	nop			@ (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	b004      	add	sp, #16
 800210a:	bd80      	pop	{r7, pc}
 800210c:	010100ff 	.word	0x010100ff

08002110 <sht4x_init>:

static uint8_t communication_buffer[6] = {0};

static uint8_t _i2c_address;

void sht4x_init(uint8_t i2c_address) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	0002      	movs	r2, r0
 8002118:	1dfb      	adds	r3, r7, #7
 800211a:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 800211c:	4b03      	ldr	r3, [pc, #12]	@ (800212c <sht4x_init+0x1c>)
 800211e:	1dfa      	adds	r2, r7, #7
 8002120:	7812      	ldrb	r2, [r2, #0]
 8002122:	701a      	strb	r2, [r3, #0]
}
 8002124:	46c0      	nop			@ (mov r8, r8)
 8002126:	46bd      	mov	sp, r7
 8002128:	b002      	add	sp, #8
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000252 	.word	0x20000252

08002130 <sht4x_measure_high_precision_ticks>:

int16_t sht4x_measure_high_precision_ticks(uint16_t* temperature_ticks,
                                           uint16_t* humidity_ticks) {
 8002130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 800213a:	2516      	movs	r5, #22
 800213c:	197b      	adds	r3, r7, r5
 800213e:	2200      	movs	r2, #0
 8002140:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002142:	4b2a      	ldr	r3, [pc, #168]	@ (80021ec <sht4x_measure_high_precision_ticks+0xbc>)
 8002144:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 8002146:	260e      	movs	r6, #14
 8002148:	19bb      	adds	r3, r7, r6
 800214a:	2200      	movs	r2, #0
 800214c:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0xfd);
 800214e:	19bc      	adds	r4, r7, r6
 8002150:	19bb      	adds	r3, r7, r6
 8002152:	8819      	ldrh	r1, [r3, #0]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	22fd      	movs	r2, #253	@ 0xfd
 8002158:	0018      	movs	r0, r3
 800215a:	f7ff fea0 	bl	8001e9e <sensirion_i2c_add_command8_to_buffer>
 800215e:	0003      	movs	r3, r0
 8002160:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8002162:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <sht4x_measure_high_precision_ticks+0xc0>)
 8002164:	7818      	ldrb	r0, [r3, #0]
 8002166:	197c      	adds	r4, r7, r5
 8002168:	19bb      	adds	r3, r7, r6
 800216a:	881a      	ldrh	r2, [r3, #0]
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	0019      	movs	r1, r3
 8002170:	f7ff feb2 	bl	8001ed8 <sensirion_i2c_write_data>
 8002174:	0003      	movs	r3, r0
 8002176:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002178:	197b      	adds	r3, r7, r5
 800217a:	2200      	movs	r2, #0
 800217c:	5e9b      	ldrsh	r3, [r3, r2]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <sht4x_measure_high_precision_ticks+0x5a>
        return local_error;
 8002182:	197b      	adds	r3, r7, r5
 8002184:	2200      	movs	r2, #0
 8002186:	5e9b      	ldrsh	r3, [r3, r2]
 8002188:	e02c      	b.n	80021e4 <sht4x_measure_high_precision_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 800218a:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <sht4x_measure_high_precision_ticks+0xc4>)
 800218c:	0018      	movs	r0, r3
 800218e:	f7ff ff95 	bl	80020bc <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 8002192:	4b17      	ldr	r3, [pc, #92]	@ (80021f0 <sht4x_measure_high_precision_ticks+0xc0>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	2516      	movs	r5, #22
 8002198:	197c      	adds	r4, r7, r5
 800219a:	6939      	ldr	r1, [r7, #16]
 800219c:	2204      	movs	r2, #4
 800219e:	0018      	movs	r0, r3
 80021a0:	f7ff feb3 	bl	8001f0a <sensirion_i2c_read_data_inplace>
 80021a4:	0003      	movs	r3, r0
 80021a6:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80021a8:	197b      	adds	r3, r7, r5
 80021aa:	2200      	movs	r2, #0
 80021ac:	5e9b      	ldrsh	r3, [r3, r2]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <sht4x_measure_high_precision_ticks+0x8a>
        return local_error;
 80021b2:	197b      	adds	r3, r7, r5
 80021b4:	2200      	movs	r2, #0
 80021b6:	5e9b      	ldrsh	r3, [r3, r2]
 80021b8:	e014      	b.n	80021e4 <sht4x_measure_high_precision_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	0018      	movs	r0, r3
 80021be:	f7ff fde3 	bl	8001d88 <sensirion_common_bytes_to_uint16_t>
 80021c2:	0003      	movs	r3, r0
 80021c4:	001a      	movs	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	3302      	adds	r3, #2
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7ff fdda 	bl	8001d88 <sensirion_common_bytes_to_uint16_t>
 80021d4:	0003      	movs	r3, r0
 80021d6:	001a      	movs	r2, r3
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	801a      	strh	r2, [r3, #0]
    return local_error;
 80021dc:	2316      	movs	r3, #22
 80021de:	18fb      	adds	r3, r7, r3
 80021e0:	2200      	movs	r2, #0
 80021e2:	5e9b      	ldrsh	r3, [r3, r2]
}
 80021e4:	0018      	movs	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	b007      	add	sp, #28
 80021ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021ec:	2000024c 	.word	0x2000024c
 80021f0:	20000252 	.word	0x20000252
 80021f4:	00002710 	.word	0x00002710

080021f8 <sht4x_soft_reset>:
    }
    *serial_number = sensirion_common_bytes_to_uint32_t(&buffer_ptr[0]);
    return local_error;
}

int16_t sht4x_soft_reset() {
 80021f8:	b5b0      	push	{r4, r5, r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 80021fe:	250e      	movs	r5, #14
 8002200:	197b      	adds	r3, r7, r5
 8002202:	2200      	movs	r2, #0
 8002204:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002206:	4b17      	ldr	r3, [pc, #92]	@ (8002264 <sht4x_soft_reset+0x6c>)
 8002208:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 800220a:	1dbb      	adds	r3, r7, #6
 800220c:	2200      	movs	r2, #0
 800220e:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x94);
 8002210:	1dbc      	adds	r4, r7, #6
 8002212:	1dbb      	adds	r3, r7, #6
 8002214:	8819      	ldrh	r1, [r3, #0]
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	2294      	movs	r2, #148	@ 0x94
 800221a:	0018      	movs	r0, r3
 800221c:	f7ff fe3f 	bl	8001e9e <sensirion_i2c_add_command8_to_buffer>
 8002220:	0003      	movs	r3, r0
 8002222:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8002224:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <sht4x_soft_reset+0x70>)
 8002226:	7818      	ldrb	r0, [r3, #0]
 8002228:	197c      	adds	r4, r7, r5
 800222a:	1dbb      	adds	r3, r7, #6
 800222c:	881a      	ldrh	r2, [r3, #0]
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	0019      	movs	r1, r3
 8002232:	f7ff fe51 	bl	8001ed8 <sensirion_i2c_write_data>
 8002236:	0003      	movs	r3, r0
 8002238:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 800223a:	197b      	adds	r3, r7, r5
 800223c:	2200      	movs	r2, #0
 800223e:	5e9b      	ldrsh	r3, [r3, r2]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d003      	beq.n	800224c <sht4x_soft_reset+0x54>
        return local_error;
 8002244:	197b      	adds	r3, r7, r5
 8002246:	2200      	movs	r2, #0
 8002248:	5e9b      	ldrsh	r3, [r3, r2]
 800224a:	e007      	b.n	800225c <sht4x_soft_reset+0x64>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 800224c:	4b07      	ldr	r3, [pc, #28]	@ (800226c <sht4x_soft_reset+0x74>)
 800224e:	0018      	movs	r0, r3
 8002250:	f7ff ff34 	bl	80020bc <sensirion_i2c_hal_sleep_usec>
    return local_error;
 8002254:	230e      	movs	r3, #14
 8002256:	18fb      	adds	r3, r7, r3
 8002258:	2200      	movs	r2, #0
 800225a:	5e9b      	ldrsh	r3, [r3, r2]
}
 800225c:	0018      	movs	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	b004      	add	sp, #16
 8002262:	bdb0      	pop	{r4, r5, r7, pc}
 8002264:	2000024c 	.word	0x2000024c
 8002268:	20000252 	.word	0x20000252
 800226c:	00002710 	.word	0x00002710

08002270 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002270:	480d      	ldr	r0, [pc, #52]	@ (80022a8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002272:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002274:	f7fe fce8 	bl	8000c48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002278:	480c      	ldr	r0, [pc, #48]	@ (80022ac <LoopForever+0x6>)
  ldr r1, =_edata
 800227a:	490d      	ldr	r1, [pc, #52]	@ (80022b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800227c:	4a0d      	ldr	r2, [pc, #52]	@ (80022b4 <LoopForever+0xe>)
  movs r3, #0
 800227e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002280:	e002      	b.n	8002288 <LoopCopyDataInit>

08002282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002286:	3304      	adds	r3, #4

08002288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800228c:	d3f9      	bcc.n	8002282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228e:	4a0a      	ldr	r2, [pc, #40]	@ (80022b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002290:	4c0a      	ldr	r4, [pc, #40]	@ (80022bc <LoopForever+0x16>)
  movs r3, #0
 8002292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002294:	e001      	b.n	800229a <LoopFillZerobss>

08002296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002298:	3204      	adds	r2, #4

0800229a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800229c:	d3fb      	bcc.n	8002296 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800229e:	f005 f901 	bl	80074a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022a2:	f7fe fa2b 	bl	80006fc <main>

080022a6 <LoopForever>:

LoopForever:
    b LoopForever
 80022a6:	e7fe      	b.n	80022a6 <LoopForever>
   ldr   r0, =_estack
 80022a8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80022ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80022b4:	08009390 	.word	0x08009390
  ldr r2, =_sbss
 80022b8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80022bc:	200003a4 	.word	0x200003a4

080022c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022c0:	e7fe      	b.n	80022c0 <ADC1_COMP_IRQHandler>
	...

080022c4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022ca:	1dfb      	adds	r3, r7, #7
 80022cc:	2200      	movs	r2, #0
 80022ce:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80022d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002300 <HAL_Init+0x3c>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002300 <HAL_Init+0x3c>)
 80022d6:	2140      	movs	r1, #64	@ 0x40
 80022d8:	430a      	orrs	r2, r1
 80022da:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022dc:	2000      	movs	r0, #0
 80022de:	f000 f811 	bl	8002304 <HAL_InitTick>
 80022e2:	1e03      	subs	r3, r0, #0
 80022e4:	d003      	beq.n	80022ee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80022e6:	1dfb      	adds	r3, r7, #7
 80022e8:	2201      	movs	r2, #1
 80022ea:	701a      	strb	r2, [r3, #0]
 80022ec:	e001      	b.n	80022f2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022ee:	f7fe fbbd 	bl	8000a6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022f2:	1dfb      	adds	r3, r7, #7
 80022f4:	781b      	ldrb	r3, [r3, #0]
}
 80022f6:	0018      	movs	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b002      	add	sp, #8
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	46c0      	nop			@ (mov r8, r8)
 8002300:	40022000 	.word	0x40022000

08002304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002304:	b590      	push	{r4, r7, lr}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800230c:	4b14      	ldr	r3, [pc, #80]	@ (8002360 <HAL_InitTick+0x5c>)
 800230e:	681c      	ldr	r4, [r3, #0]
 8002310:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <HAL_InitTick+0x60>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	0019      	movs	r1, r3
 8002316:	23fa      	movs	r3, #250	@ 0xfa
 8002318:	0098      	lsls	r0, r3, #2
 800231a:	f7fd ff07 	bl	800012c <__udivsi3>
 800231e:	0003      	movs	r3, r0
 8002320:	0019      	movs	r1, r3
 8002322:	0020      	movs	r0, r4
 8002324:	f7fd ff02 	bl	800012c <__udivsi3>
 8002328:	0003      	movs	r3, r0
 800232a:	0018      	movs	r0, r3
 800232c:	f000 f937 	bl	800259e <HAL_SYSTICK_Config>
 8002330:	1e03      	subs	r3, r0, #0
 8002332:	d001      	beq.n	8002338 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e00f      	b.n	8002358 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b03      	cmp	r3, #3
 800233c:	d80b      	bhi.n	8002356 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	2301      	movs	r3, #1
 8002342:	425b      	negs	r3, r3
 8002344:	2200      	movs	r2, #0
 8002346:	0018      	movs	r0, r3
 8002348:	f000 f904 	bl	8002554 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <HAL_InitTick+0x64>)
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	e000      	b.n	8002358 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b003      	add	sp, #12
 800235e:	bd90      	pop	{r4, r7, pc}
 8002360:	20000004 	.word	0x20000004
 8002364:	2000000c 	.word	0x2000000c
 8002368:	20000008 	.word	0x20000008

0800236c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002370:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <HAL_IncTick+0x1c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	001a      	movs	r2, r3
 8002376:	4b05      	ldr	r3, [pc, #20]	@ (800238c <HAL_IncTick+0x20>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	18d2      	adds	r2, r2, r3
 800237c:	4b03      	ldr	r3, [pc, #12]	@ (800238c <HAL_IncTick+0x20>)
 800237e:	601a      	str	r2, [r3, #0]
}
 8002380:	46c0      	nop			@ (mov r8, r8)
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	46c0      	nop			@ (mov r8, r8)
 8002388:	2000000c 	.word	0x2000000c
 800238c:	20000254 	.word	0x20000254

08002390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  return uwTick;
 8002394:	4b02      	ldr	r3, [pc, #8]	@ (80023a0 <HAL_GetTick+0x10>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	0018      	movs	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	46c0      	nop			@ (mov r8, r8)
 80023a0:	20000254 	.word	0x20000254

080023a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023ac:	f7ff fff0 	bl	8002390 <HAL_GetTick>
 80023b0:	0003      	movs	r3, r0
 80023b2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	3301      	adds	r3, #1
 80023bc:	d005      	beq.n	80023ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023be:	4b0a      	ldr	r3, [pc, #40]	@ (80023e8 <HAL_Delay+0x44>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	001a      	movs	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	189b      	adds	r3, r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ca:	46c0      	nop			@ (mov r8, r8)
 80023cc:	f7ff ffe0 	bl	8002390 <HAL_GetTick>
 80023d0:	0002      	movs	r2, r0
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	68fa      	ldr	r2, [r7, #12]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d8f7      	bhi.n	80023cc <HAL_Delay+0x28>
  {
  }
}
 80023dc:	46c0      	nop			@ (mov r8, r8)
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b004      	add	sp, #16
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	46c0      	nop			@ (mov r8, r8)
 80023e8:	2000000c 	.word	0x2000000c

080023ec <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 80023f0:	4b01      	ldr	r3, [pc, #4]	@ (80023f8 <HAL_GetHalVersion+0xc>)
}
 80023f2:	0018      	movs	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	010a0700 	.word	0x010a0700

080023fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	0002      	movs	r2, r0
 8002404:	1dfb      	adds	r3, r7, #7
 8002406:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002408:	1dfb      	adds	r3, r7, #7
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b7f      	cmp	r3, #127	@ 0x7f
 800240e:	d809      	bhi.n	8002424 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002410:	1dfb      	adds	r3, r7, #7
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	001a      	movs	r2, r3
 8002416:	231f      	movs	r3, #31
 8002418:	401a      	ands	r2, r3
 800241a:	4b04      	ldr	r3, [pc, #16]	@ (800242c <__NVIC_EnableIRQ+0x30>)
 800241c:	2101      	movs	r1, #1
 800241e:	4091      	lsls	r1, r2
 8002420:	000a      	movs	r2, r1
 8002422:	601a      	str	r2, [r3, #0]
  }
}
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}
 800242c:	e000e100 	.word	0xe000e100

08002430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002430:	b590      	push	{r4, r7, lr}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	0002      	movs	r2, r0
 8002438:	6039      	str	r1, [r7, #0]
 800243a:	1dfb      	adds	r3, r7, #7
 800243c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800243e:	1dfb      	adds	r3, r7, #7
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	2b7f      	cmp	r3, #127	@ 0x7f
 8002444:	d828      	bhi.n	8002498 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002446:	4a2f      	ldr	r2, [pc, #188]	@ (8002504 <__NVIC_SetPriority+0xd4>)
 8002448:	1dfb      	adds	r3, r7, #7
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b25b      	sxtb	r3, r3
 800244e:	089b      	lsrs	r3, r3, #2
 8002450:	33c0      	adds	r3, #192	@ 0xc0
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	589b      	ldr	r3, [r3, r2]
 8002456:	1dfa      	adds	r2, r7, #7
 8002458:	7812      	ldrb	r2, [r2, #0]
 800245a:	0011      	movs	r1, r2
 800245c:	2203      	movs	r2, #3
 800245e:	400a      	ands	r2, r1
 8002460:	00d2      	lsls	r2, r2, #3
 8002462:	21ff      	movs	r1, #255	@ 0xff
 8002464:	4091      	lsls	r1, r2
 8002466:	000a      	movs	r2, r1
 8002468:	43d2      	mvns	r2, r2
 800246a:	401a      	ands	r2, r3
 800246c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	019b      	lsls	r3, r3, #6
 8002472:	22ff      	movs	r2, #255	@ 0xff
 8002474:	401a      	ands	r2, r3
 8002476:	1dfb      	adds	r3, r7, #7
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	0018      	movs	r0, r3
 800247c:	2303      	movs	r3, #3
 800247e:	4003      	ands	r3, r0
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002484:	481f      	ldr	r0, [pc, #124]	@ (8002504 <__NVIC_SetPriority+0xd4>)
 8002486:	1dfb      	adds	r3, r7, #7
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	b25b      	sxtb	r3, r3
 800248c:	089b      	lsrs	r3, r3, #2
 800248e:	430a      	orrs	r2, r1
 8002490:	33c0      	adds	r3, #192	@ 0xc0
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002496:	e031      	b.n	80024fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002498:	4a1b      	ldr	r2, [pc, #108]	@ (8002508 <__NVIC_SetPriority+0xd8>)
 800249a:	1dfb      	adds	r3, r7, #7
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	0019      	movs	r1, r3
 80024a0:	230f      	movs	r3, #15
 80024a2:	400b      	ands	r3, r1
 80024a4:	3b08      	subs	r3, #8
 80024a6:	089b      	lsrs	r3, r3, #2
 80024a8:	3306      	adds	r3, #6
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	18d3      	adds	r3, r2, r3
 80024ae:	3304      	adds	r3, #4
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	1dfa      	adds	r2, r7, #7
 80024b4:	7812      	ldrb	r2, [r2, #0]
 80024b6:	0011      	movs	r1, r2
 80024b8:	2203      	movs	r2, #3
 80024ba:	400a      	ands	r2, r1
 80024bc:	00d2      	lsls	r2, r2, #3
 80024be:	21ff      	movs	r1, #255	@ 0xff
 80024c0:	4091      	lsls	r1, r2
 80024c2:	000a      	movs	r2, r1
 80024c4:	43d2      	mvns	r2, r2
 80024c6:	401a      	ands	r2, r3
 80024c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	019b      	lsls	r3, r3, #6
 80024ce:	22ff      	movs	r2, #255	@ 0xff
 80024d0:	401a      	ands	r2, r3
 80024d2:	1dfb      	adds	r3, r7, #7
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	0018      	movs	r0, r3
 80024d8:	2303      	movs	r3, #3
 80024da:	4003      	ands	r3, r0
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024e0:	4809      	ldr	r0, [pc, #36]	@ (8002508 <__NVIC_SetPriority+0xd8>)
 80024e2:	1dfb      	adds	r3, r7, #7
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	001c      	movs	r4, r3
 80024e8:	230f      	movs	r3, #15
 80024ea:	4023      	ands	r3, r4
 80024ec:	3b08      	subs	r3, #8
 80024ee:	089b      	lsrs	r3, r3, #2
 80024f0:	430a      	orrs	r2, r1
 80024f2:	3306      	adds	r3, #6
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	18c3      	adds	r3, r0, r3
 80024f8:	3304      	adds	r3, #4
 80024fa:	601a      	str	r2, [r3, #0]
}
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	b003      	add	sp, #12
 8002502:	bd90      	pop	{r4, r7, pc}
 8002504:	e000e100 	.word	0xe000e100
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	1e5a      	subs	r2, r3, #1
 8002518:	2380      	movs	r3, #128	@ 0x80
 800251a:	045b      	lsls	r3, r3, #17
 800251c:	429a      	cmp	r2, r3
 800251e:	d301      	bcc.n	8002524 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002520:	2301      	movs	r3, #1
 8002522:	e010      	b.n	8002546 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002524:	4b0a      	ldr	r3, [pc, #40]	@ (8002550 <SysTick_Config+0x44>)
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	3a01      	subs	r2, #1
 800252a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800252c:	2301      	movs	r3, #1
 800252e:	425b      	negs	r3, r3
 8002530:	2103      	movs	r1, #3
 8002532:	0018      	movs	r0, r3
 8002534:	f7ff ff7c 	bl	8002430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002538:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <SysTick_Config+0x44>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800253e:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <SysTick_Config+0x44>)
 8002540:	2207      	movs	r2, #7
 8002542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002544:	2300      	movs	r3, #0
}
 8002546:	0018      	movs	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	b002      	add	sp, #8
 800254c:	bd80      	pop	{r7, pc}
 800254e:	46c0      	nop			@ (mov r8, r8)
 8002550:	e000e010 	.word	0xe000e010

08002554 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	60b9      	str	r1, [r7, #8]
 800255c:	607a      	str	r2, [r7, #4]
 800255e:	210f      	movs	r1, #15
 8002560:	187b      	adds	r3, r7, r1
 8002562:	1c02      	adds	r2, r0, #0
 8002564:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	187b      	adds	r3, r7, r1
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	b25b      	sxtb	r3, r3
 800256e:	0011      	movs	r1, r2
 8002570:	0018      	movs	r0, r3
 8002572:	f7ff ff5d 	bl	8002430 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8002576:	46c0      	nop			@ (mov r8, r8)
 8002578:	46bd      	mov	sp, r7
 800257a:	b004      	add	sp, #16
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	0002      	movs	r2, r0
 8002586:	1dfb      	adds	r3, r7, #7
 8002588:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800258a:	1dfb      	adds	r3, r7, #7
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	b25b      	sxtb	r3, r3
 8002590:	0018      	movs	r0, r3
 8002592:	f7ff ff33 	bl	80023fc <__NVIC_EnableIRQ>
}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	46bd      	mov	sp, r7
 800259a:	b002      	add	sp, #8
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	0018      	movs	r0, r3
 80025aa:	f7ff ffaf 	bl	800250c <SysTick_Config>
 80025ae:	0003      	movs	r3, r0
}
 80025b0:	0018      	movs	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b002      	add	sp, #8
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e061      	b.n	800268e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a32      	ldr	r2, [pc, #200]	@ (8002698 <HAL_DMA_Init+0xe0>)
 80025d0:	4694      	mov	ip, r2
 80025d2:	4463      	add	r3, ip
 80025d4:	2114      	movs	r1, #20
 80025d6:	0018      	movs	r0, r3
 80025d8:	f7fd fda8 	bl	800012c <__udivsi3>
 80025dc:	0003      	movs	r3, r0
 80025de:	009a      	lsls	r2, r3, #2
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a2d      	ldr	r2, [pc, #180]	@ (800269c <HAL_DMA_Init+0xe4>)
 80025e8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2225      	movs	r2, #37	@ 0x25
 80025ee:	2102      	movs	r1, #2
 80025f0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4a28      	ldr	r2, [pc, #160]	@ (80026a0 <HAL_DMA_Init+0xe8>)
 80025fe:	4013      	ands	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800260a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002616:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002622:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a1b      	ldr	r3, [r3, #32]
 8002628:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	4313      	orrs	r3, r2
 800262e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	2380      	movs	r3, #128	@ 0x80
 800263e:	01db      	lsls	r3, r3, #7
 8002640:	429a      	cmp	r2, r3
 8002642:	d018      	beq.n	8002676 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002644:	4b17      	ldr	r3, [pc, #92]	@ (80026a4 <HAL_DMA_Init+0xec>)
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264c:	211c      	movs	r1, #28
 800264e:	400b      	ands	r3, r1
 8002650:	210f      	movs	r1, #15
 8002652:	4099      	lsls	r1, r3
 8002654:	000b      	movs	r3, r1
 8002656:	43d9      	mvns	r1, r3
 8002658:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <HAL_DMA_Init+0xec>)
 800265a:	400a      	ands	r2, r1
 800265c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800265e:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <HAL_DMA_Init+0xec>)
 8002660:	6819      	ldr	r1, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266a:	201c      	movs	r0, #28
 800266c:	4003      	ands	r3, r0
 800266e:	409a      	lsls	r2, r3
 8002670:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <HAL_DMA_Init+0xec>)
 8002672:	430a      	orrs	r2, r1
 8002674:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2225      	movs	r2, #37	@ 0x25
 8002680:	2101      	movs	r1, #1
 8002682:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2224      	movs	r2, #36	@ 0x24
 8002688:	2100      	movs	r1, #0
 800268a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	0018      	movs	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	b004      	add	sp, #16
 8002694:	bd80      	pop	{r7, pc}
 8002696:	46c0      	nop			@ (mov r8, r8)
 8002698:	bffdfff8 	.word	0xbffdfff8
 800269c:	40020000 	.word	0x40020000
 80026a0:	ffff800f 	.word	0xffff800f
 80026a4:	400200a8 	.word	0x400200a8

080026a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
 80026b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026b6:	2317      	movs	r3, #23
 80026b8:	18fb      	adds	r3, r7, r3
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2224      	movs	r2, #36	@ 0x24
 80026c2:	5c9b      	ldrb	r3, [r3, r2]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_DMA_Start_IT+0x24>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e04f      	b.n	800276c <HAL_DMA_Start_IT+0xc4>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2224      	movs	r2, #36	@ 0x24
 80026d0:	2101      	movs	r1, #1
 80026d2:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2225      	movs	r2, #37	@ 0x25
 80026d8:	5c9b      	ldrb	r3, [r3, r2]
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d13a      	bne.n	8002756 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2225      	movs	r2, #37	@ 0x25
 80026e4:	2102      	movs	r1, #2
 80026e6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2101      	movs	r1, #1
 80026fa:	438a      	bics	r2, r1
 80026fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	68b9      	ldr	r1, [r7, #8]
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f000 f974 	bl	80029f2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	2b00      	cmp	r3, #0
 8002710:	d008      	beq.n	8002724 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	210e      	movs	r1, #14
 800271e:	430a      	orrs	r2, r1
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	e00f      	b.n	8002744 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2104      	movs	r1, #4
 8002730:	438a      	bics	r2, r1
 8002732:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	210a      	movs	r1, #10
 8002740:	430a      	orrs	r2, r1
 8002742:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2101      	movs	r1, #1
 8002750:	430a      	orrs	r2, r1
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	e007      	b.n	8002766 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2224      	movs	r2, #36	@ 0x24
 800275a:	2100      	movs	r1, #0
 800275c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800275e:	2317      	movs	r3, #23
 8002760:	18fb      	adds	r3, r7, r3
 8002762:	2202      	movs	r2, #2
 8002764:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8002766:	2317      	movs	r3, #23
 8002768:	18fb      	adds	r3, r7, r3
 800276a:	781b      	ldrb	r3, [r3, #0]
}
 800276c:	0018      	movs	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	b006      	add	sp, #24
 8002772:	bd80      	pop	{r7, pc}

08002774 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800277c:	230f      	movs	r3, #15
 800277e:	18fb      	adds	r3, r7, r3
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2225      	movs	r2, #37	@ 0x25
 8002788:	5c9b      	ldrb	r3, [r3, r2]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d008      	beq.n	80027a2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2204      	movs	r2, #4
 8002794:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2224      	movs	r2, #36	@ 0x24
 800279a:	2100      	movs	r1, #0
 800279c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e024      	b.n	80027ec <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	210e      	movs	r1, #14
 80027ae:	438a      	bics	r2, r1
 80027b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2101      	movs	r1, #1
 80027be:	438a      	bics	r2, r1
 80027c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	221c      	movs	r2, #28
 80027c8:	401a      	ands	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	2101      	movs	r1, #1
 80027d0:	4091      	lsls	r1, r2
 80027d2:	000a      	movs	r2, r1
 80027d4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2225      	movs	r2, #37	@ 0x25
 80027da:	2101      	movs	r1, #1
 80027dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2224      	movs	r2, #36	@ 0x24
 80027e2:	2100      	movs	r1, #0
 80027e4:	5499      	strb	r1, [r3, r2]

    return status;
 80027e6:	230f      	movs	r3, #15
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80027ec:	0018      	movs	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b004      	add	sp, #16
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027fc:	210f      	movs	r1, #15
 80027fe:	187b      	adds	r3, r7, r1
 8002800:	2200      	movs	r2, #0
 8002802:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2225      	movs	r2, #37	@ 0x25
 8002808:	5c9b      	ldrb	r3, [r3, r2]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d006      	beq.n	800281e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2204      	movs	r2, #4
 8002814:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002816:	187b      	adds	r3, r7, r1
 8002818:	2201      	movs	r2, #1
 800281a:	701a      	strb	r2, [r3, #0]
 800281c:	e02a      	b.n	8002874 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	210e      	movs	r1, #14
 800282a:	438a      	bics	r2, r1
 800282c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2101      	movs	r1, #1
 800283a:	438a      	bics	r2, r1
 800283c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002842:	221c      	movs	r2, #28
 8002844:	401a      	ands	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284a:	2101      	movs	r1, #1
 800284c:	4091      	lsls	r1, r2
 800284e:	000a      	movs	r2, r1
 8002850:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2225      	movs	r2, #37	@ 0x25
 8002856:	2101      	movs	r1, #1
 8002858:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2224      	movs	r2, #36	@ 0x24
 800285e:	2100      	movs	r1, #0
 8002860:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002866:	2b00      	cmp	r3, #0
 8002868:	d004      	beq.n	8002874 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	0010      	movs	r0, r2
 8002872:	4798      	blx	r3
    }
  }
  return status;
 8002874:	230f      	movs	r3, #15
 8002876:	18fb      	adds	r3, r7, r3
 8002878:	781b      	ldrb	r3, [r3, #0]
}
 800287a:	0018      	movs	r0, r3
 800287c:	46bd      	mov	sp, r7
 800287e:	b004      	add	sp, #16
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b084      	sub	sp, #16
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289e:	221c      	movs	r2, #28
 80028a0:	4013      	ands	r3, r2
 80028a2:	2204      	movs	r2, #4
 80028a4:	409a      	lsls	r2, r3
 80028a6:	0013      	movs	r3, r2
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	4013      	ands	r3, r2
 80028ac:	d026      	beq.n	80028fc <HAL_DMA_IRQHandler+0x7a>
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	2204      	movs	r2, #4
 80028b2:	4013      	ands	r3, r2
 80028b4:	d022      	beq.n	80028fc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2220      	movs	r2, #32
 80028be:	4013      	ands	r3, r2
 80028c0:	d107      	bne.n	80028d2 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2104      	movs	r1, #4
 80028ce:	438a      	bics	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d6:	221c      	movs	r2, #28
 80028d8:	401a      	ands	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	2104      	movs	r1, #4
 80028e0:	4091      	lsls	r1, r2
 80028e2:	000a      	movs	r2, r1
 80028e4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d100      	bne.n	80028f0 <HAL_DMA_IRQHandler+0x6e>
 80028ee:	e071      	b.n	80029d4 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	0010      	movs	r0, r2
 80028f8:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80028fa:	e06b      	b.n	80029d4 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002900:	221c      	movs	r2, #28
 8002902:	4013      	ands	r3, r2
 8002904:	2202      	movs	r2, #2
 8002906:	409a      	lsls	r2, r3
 8002908:	0013      	movs	r3, r2
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	4013      	ands	r3, r2
 800290e:	d02d      	beq.n	800296c <HAL_DMA_IRQHandler+0xea>
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	2202      	movs	r2, #2
 8002914:	4013      	ands	r3, r2
 8002916:	d029      	beq.n	800296c <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2220      	movs	r2, #32
 8002920:	4013      	ands	r3, r2
 8002922:	d10b      	bne.n	800293c <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	210a      	movs	r1, #10
 8002930:	438a      	bics	r2, r1
 8002932:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2225      	movs	r2, #37	@ 0x25
 8002938:	2101      	movs	r1, #1
 800293a:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002940:	221c      	movs	r2, #28
 8002942:	401a      	ands	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	2102      	movs	r1, #2
 800294a:	4091      	lsls	r1, r2
 800294c:	000a      	movs	r2, r1
 800294e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2224      	movs	r2, #36	@ 0x24
 8002954:	2100      	movs	r1, #0
 8002956:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295c:	2b00      	cmp	r3, #0
 800295e:	d039      	beq.n	80029d4 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	0010      	movs	r0, r2
 8002968:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800296a:	e033      	b.n	80029d4 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002970:	221c      	movs	r2, #28
 8002972:	4013      	ands	r3, r2
 8002974:	2208      	movs	r2, #8
 8002976:	409a      	lsls	r2, r3
 8002978:	0013      	movs	r3, r2
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	4013      	ands	r3, r2
 800297e:	d02a      	beq.n	80029d6 <HAL_DMA_IRQHandler+0x154>
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2208      	movs	r2, #8
 8002984:	4013      	ands	r3, r2
 8002986:	d026      	beq.n	80029d6 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	210e      	movs	r1, #14
 8002994:	438a      	bics	r2, r1
 8002996:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299c:	221c      	movs	r2, #28
 800299e:	401a      	ands	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a4:	2101      	movs	r1, #1
 80029a6:	4091      	lsls	r1, r2
 80029a8:	000a      	movs	r2, r1
 80029aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2225      	movs	r2, #37	@ 0x25
 80029b6:	2101      	movs	r1, #1
 80029b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2224      	movs	r2, #36	@ 0x24
 80029be:	2100      	movs	r1, #0
 80029c0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d005      	beq.n	80029d6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	0010      	movs	r0, r2
 80029d2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029d4:	46c0      	nop			@ (mov r8, r8)
 80029d6:	46c0      	nop			@ (mov r8, r8)
}
 80029d8:	46bd      	mov	sp, r7
 80029da:	b004      	add	sp, #16
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80029ea:	0018      	movs	r0, r3
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b002      	add	sp, #8
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b084      	sub	sp, #16
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
 80029fe:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a04:	221c      	movs	r2, #28
 8002a06:	401a      	ands	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	4091      	lsls	r1, r2
 8002a10:	000a      	movs	r2, r1
 8002a12:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b10      	cmp	r3, #16
 8002a22:	d108      	bne.n	8002a36 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a34:	e007      	b.n	8002a46 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68ba      	ldr	r2, [r7, #8]
 8002a3c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	60da      	str	r2, [r3, #12]
}
 8002a46:	46c0      	nop			@ (mov r8, r8)
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b004      	add	sp, #16
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002a66:	e155      	b.n	8002d14 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2101      	movs	r1, #1
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	4091      	lsls	r1, r2
 8002a72:	000a      	movs	r2, r1
 8002a74:	4013      	ands	r3, r2
 8002a76:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d100      	bne.n	8002a80 <HAL_GPIO_Init+0x30>
 8002a7e:	e146      	b.n	8002d0e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	2203      	movs	r2, #3
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d005      	beq.n	8002a98 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2203      	movs	r2, #3
 8002a92:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d130      	bne.n	8002afa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	0013      	movs	r3, r2
 8002aa8:	43da      	mvns	r2, r3
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	4013      	ands	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	68da      	ldr	r2, [r3, #12]
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	409a      	lsls	r2, r3
 8002aba:	0013      	movs	r3, r2
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ace:	2201      	movs	r2, #1
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	0013      	movs	r3, r2
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	4013      	ands	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	091b      	lsrs	r3, r3, #4
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	409a      	lsls	r2, r3
 8002aec:	0013      	movs	r3, r2
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2203      	movs	r2, #3
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b03      	cmp	r3, #3
 8002b04:	d017      	beq.n	8002b36 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	2203      	movs	r2, #3
 8002b12:	409a      	lsls	r2, r3
 8002b14:	0013      	movs	r3, r2
 8002b16:	43da      	mvns	r2, r3
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	409a      	lsls	r2, r3
 8002b28:	0013      	movs	r3, r2
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2203      	movs	r2, #3
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d123      	bne.n	8002b8a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	08da      	lsrs	r2, r3, #3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3208      	adds	r2, #8
 8002b4a:	0092      	lsls	r2, r2, #2
 8002b4c:	58d3      	ldr	r3, [r2, r3]
 8002b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	2207      	movs	r2, #7
 8002b54:	4013      	ands	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	220f      	movs	r2, #15
 8002b5a:	409a      	lsls	r2, r3
 8002b5c:	0013      	movs	r3, r2
 8002b5e:	43da      	mvns	r2, r3
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4013      	ands	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	691a      	ldr	r2, [r3, #16]
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2107      	movs	r1, #7
 8002b6e:	400b      	ands	r3, r1
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	409a      	lsls	r2, r3
 8002b74:	0013      	movs	r3, r2
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	08da      	lsrs	r2, r3, #3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3208      	adds	r2, #8
 8002b84:	0092      	lsls	r2, r2, #2
 8002b86:	6939      	ldr	r1, [r7, #16]
 8002b88:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	2203      	movs	r2, #3
 8002b96:	409a      	lsls	r2, r3
 8002b98:	0013      	movs	r3, r2
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	401a      	ands	r2, r3
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	0013      	movs	r3, r2
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	23c0      	movs	r3, #192	@ 0xc0
 8002bc4:	029b      	lsls	r3, r3, #10
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d100      	bne.n	8002bcc <HAL_GPIO_Init+0x17c>
 8002bca:	e0a0      	b.n	8002d0e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bcc:	4b57      	ldr	r3, [pc, #348]	@ (8002d2c <HAL_GPIO_Init+0x2dc>)
 8002bce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bd0:	4b56      	ldr	r3, [pc, #344]	@ (8002d2c <HAL_GPIO_Init+0x2dc>)
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bd8:	4a55      	ldr	r2, [pc, #340]	@ (8002d30 <HAL_GPIO_Init+0x2e0>)
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	089b      	lsrs	r3, r3, #2
 8002bde:	3302      	adds	r3, #2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	589b      	ldr	r3, [r3, r2]
 8002be4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2203      	movs	r2, #3
 8002bea:	4013      	ands	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	220f      	movs	r2, #15
 8002bf0:	409a      	lsls	r2, r3
 8002bf2:	0013      	movs	r3, r2
 8002bf4:	43da      	mvns	r2, r3
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	23a0      	movs	r3, #160	@ 0xa0
 8002c00:	05db      	lsls	r3, r3, #23
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d01f      	beq.n	8002c46 <HAL_GPIO_Init+0x1f6>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a4a      	ldr	r2, [pc, #296]	@ (8002d34 <HAL_GPIO_Init+0x2e4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d019      	beq.n	8002c42 <HAL_GPIO_Init+0x1f2>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a49      	ldr	r2, [pc, #292]	@ (8002d38 <HAL_GPIO_Init+0x2e8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d013      	beq.n	8002c3e <HAL_GPIO_Init+0x1ee>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a48      	ldr	r2, [pc, #288]	@ (8002d3c <HAL_GPIO_Init+0x2ec>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d00d      	beq.n	8002c3a <HAL_GPIO_Init+0x1ea>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a47      	ldr	r2, [pc, #284]	@ (8002d40 <HAL_GPIO_Init+0x2f0>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d007      	beq.n	8002c36 <HAL_GPIO_Init+0x1e6>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a46      	ldr	r2, [pc, #280]	@ (8002d44 <HAL_GPIO_Init+0x2f4>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d101      	bne.n	8002c32 <HAL_GPIO_Init+0x1e2>
 8002c2e:	2305      	movs	r3, #5
 8002c30:	e00a      	b.n	8002c48 <HAL_GPIO_Init+0x1f8>
 8002c32:	2306      	movs	r3, #6
 8002c34:	e008      	b.n	8002c48 <HAL_GPIO_Init+0x1f8>
 8002c36:	2304      	movs	r3, #4
 8002c38:	e006      	b.n	8002c48 <HAL_GPIO_Init+0x1f8>
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e004      	b.n	8002c48 <HAL_GPIO_Init+0x1f8>
 8002c3e:	2302      	movs	r3, #2
 8002c40:	e002      	b.n	8002c48 <HAL_GPIO_Init+0x1f8>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <HAL_GPIO_Init+0x1f8>
 8002c46:	2300      	movs	r3, #0
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	2103      	movs	r1, #3
 8002c4c:	400a      	ands	r2, r1
 8002c4e:	0092      	lsls	r2, r2, #2
 8002c50:	4093      	lsls	r3, r2
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c58:	4935      	ldr	r1, [pc, #212]	@ (8002d30 <HAL_GPIO_Init+0x2e0>)
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	089b      	lsrs	r3, r3, #2
 8002c5e:	3302      	adds	r3, #2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c66:	4b38      	ldr	r3, [pc, #224]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	43da      	mvns	r2, r3
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	4013      	ands	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	2380      	movs	r3, #128	@ 0x80
 8002c7c:	035b      	lsls	r3, r3, #13
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d003      	beq.n	8002c8a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002c90:	4b2d      	ldr	r3, [pc, #180]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	43da      	mvns	r2, r3
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	2380      	movs	r3, #128	@ 0x80
 8002ca6:	039b      	lsls	r3, r3, #14
 8002ca8:	4013      	ands	r3, r2
 8002caa:	d003      	beq.n	8002cb4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002cb4:	4b24      	ldr	r3, [pc, #144]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002cba:	4b23      	ldr	r3, [pc, #140]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	43da      	mvns	r2, r3
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	2380      	movs	r3, #128	@ 0x80
 8002cd0:	029b      	lsls	r3, r3, #10
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	d003      	beq.n	8002cde <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002cd6:	693a      	ldr	r2, [r7, #16]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002cde:	4b1a      	ldr	r3, [pc, #104]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ce4:	4b18      	ldr	r3, [pc, #96]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	43da      	mvns	r2, r3
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	2380      	movs	r3, #128	@ 0x80
 8002cfa:	025b      	lsls	r3, r3, #9
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	d003      	beq.n	8002d08 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d08:	4b0f      	ldr	r3, [pc, #60]	@ (8002d48 <HAL_GPIO_Init+0x2f8>)
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	3301      	adds	r3, #1
 8002d12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	40da      	lsrs	r2, r3
 8002d1c:	1e13      	subs	r3, r2, #0
 8002d1e:	d000      	beq.n	8002d22 <HAL_GPIO_Init+0x2d2>
 8002d20:	e6a2      	b.n	8002a68 <HAL_GPIO_Init+0x18>
  }
}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	46c0      	nop			@ (mov r8, r8)
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b006      	add	sp, #24
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40010000 	.word	0x40010000
 8002d34:	50000400 	.word	0x50000400
 8002d38:	50000800 	.word	0x50000800
 8002d3c:	50000c00 	.word	0x50000c00
 8002d40:	50001000 	.word	0x50001000
 8002d44:	50001c00 	.word	0x50001c00
 8002d48:	40010400 	.word	0x40010400

08002d4c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	0008      	movs	r0, r1
 8002d56:	0011      	movs	r1, r2
 8002d58:	1cbb      	adds	r3, r7, #2
 8002d5a:	1c02      	adds	r2, r0, #0
 8002d5c:	801a      	strh	r2, [r3, #0]
 8002d5e:	1c7b      	adds	r3, r7, #1
 8002d60:	1c0a      	adds	r2, r1, #0
 8002d62:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d64:	1c7b      	adds	r3, r7, #1
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d004      	beq.n	8002d76 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d6c:	1cbb      	adds	r3, r7, #2
 8002d6e:	881a      	ldrh	r2, [r3, #0]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002d74:	e003      	b.n	8002d7e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002d76:	1cbb      	adds	r3, r7, #2
 8002d78:	881a      	ldrh	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	46bd      	mov	sp, r7
 8002d82:	b002      	add	sp, #8
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e08f      	b.n	8002eba <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2241      	movs	r2, #65	@ 0x41
 8002d9e:	5c9b      	ldrb	r3, [r3, r2]
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d107      	bne.n	8002db6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2240      	movs	r2, #64	@ 0x40
 8002daa:	2100      	movs	r1, #0
 8002dac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	0018      	movs	r0, r3
 8002db2:	f7fd fc0f 	bl	80005d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2241      	movs	r2, #65	@ 0x41
 8002dba:	2124      	movs	r1, #36	@ 0x24
 8002dbc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2101      	movs	r1, #1
 8002dca:	438a      	bics	r2, r1
 8002dcc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	493b      	ldr	r1, [pc, #236]	@ (8002ec4 <HAL_I2C_Init+0x13c>)
 8002dd8:	400a      	ands	r2, r1
 8002dda:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4938      	ldr	r1, [pc, #224]	@ (8002ec8 <HAL_I2C_Init+0x140>)
 8002de8:	400a      	ands	r2, r1
 8002dea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d108      	bne.n	8002e06 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2180      	movs	r1, #128	@ 0x80
 8002dfe:	0209      	lsls	r1, r1, #8
 8002e00:	430a      	orrs	r2, r1
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	e007      	b.n	8002e16 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2184      	movs	r1, #132	@ 0x84
 8002e10:	0209      	lsls	r1, r1, #8
 8002e12:	430a      	orrs	r2, r1
 8002e14:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d109      	bne.n	8002e32 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2180      	movs	r1, #128	@ 0x80
 8002e2a:	0109      	lsls	r1, r1, #4
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	605a      	str	r2, [r3, #4]
 8002e30:	e007      	b.n	8002e42 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4923      	ldr	r1, [pc, #140]	@ (8002ecc <HAL_I2C_Init+0x144>)
 8002e3e:	400a      	ands	r2, r1
 8002e40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4920      	ldr	r1, [pc, #128]	@ (8002ed0 <HAL_I2C_Init+0x148>)
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68da      	ldr	r2, [r3, #12]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	491a      	ldr	r1, [pc, #104]	@ (8002ec8 <HAL_I2C_Init+0x140>)
 8002e5e:	400a      	ands	r2, r1
 8002e60:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	691a      	ldr	r2, [r3, #16]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	69d9      	ldr	r1, [r3, #28]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a1a      	ldr	r2, [r3, #32]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2101      	movs	r1, #1
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2241      	movs	r2, #65	@ 0x41
 8002ea6:	2120      	movs	r1, #32
 8002ea8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2242      	movs	r2, #66	@ 0x42
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	0018      	movs	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	b002      	add	sp, #8
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	46c0      	nop			@ (mov r8, r8)
 8002ec4:	f0ffffff 	.word	0xf0ffffff
 8002ec8:	ffff7fff 	.word	0xffff7fff
 8002ecc:	fffff7ff 	.word	0xfffff7ff
 8002ed0:	02008000 	.word	0x02008000

08002ed4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b089      	sub	sp, #36	@ 0x24
 8002ed8:	af02      	add	r7, sp, #8
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	0008      	movs	r0, r1
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	0019      	movs	r1, r3
 8002ee2:	230a      	movs	r3, #10
 8002ee4:	18fb      	adds	r3, r7, r3
 8002ee6:	1c02      	adds	r2, r0, #0
 8002ee8:	801a      	strh	r2, [r3, #0]
 8002eea:	2308      	movs	r3, #8
 8002eec:	18fb      	adds	r3, r7, r3
 8002eee:	1c0a      	adds	r2, r1, #0
 8002ef0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2241      	movs	r2, #65	@ 0x41
 8002ef6:	5c9b      	ldrb	r3, [r3, r2]
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b20      	cmp	r3, #32
 8002efc:	d000      	beq.n	8002f00 <HAL_I2C_Master_Transmit+0x2c>
 8002efe:	e10a      	b.n	8003116 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2240      	movs	r2, #64	@ 0x40
 8002f04:	5c9b      	ldrb	r3, [r3, r2]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d101      	bne.n	8002f0e <HAL_I2C_Master_Transmit+0x3a>
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e104      	b.n	8003118 <HAL_I2C_Master_Transmit+0x244>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2240      	movs	r2, #64	@ 0x40
 8002f12:	2101      	movs	r1, #1
 8002f14:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f16:	f7ff fa3b 	bl	8002390 <HAL_GetTick>
 8002f1a:	0003      	movs	r3, r0
 8002f1c:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f1e:	2380      	movs	r3, #128	@ 0x80
 8002f20:	0219      	lsls	r1, r3, #8
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	2319      	movs	r3, #25
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f000 fb22 	bl	8003574 <I2C_WaitOnFlagUntilTimeout>
 8002f30:	1e03      	subs	r3, r0, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0ef      	b.n	8003118 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2241      	movs	r2, #65	@ 0x41
 8002f3c:	2121      	movs	r1, #33	@ 0x21
 8002f3e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2242      	movs	r2, #66	@ 0x42
 8002f44:	2110      	movs	r1, #16
 8002f46:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2208      	movs	r2, #8
 8002f58:	18ba      	adds	r2, r7, r2
 8002f5a:	8812      	ldrh	r2, [r2, #0]
 8002f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	2bff      	cmp	r3, #255	@ 0xff
 8002f6c:	d906      	bls.n	8002f7c <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	22ff      	movs	r2, #255	@ 0xff
 8002f72:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002f74:	2380      	movs	r3, #128	@ 0x80
 8002f76:	045b      	lsls	r3, r3, #17
 8002f78:	617b      	str	r3, [r7, #20]
 8002f7a:	e007      	b.n	8002f8c <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002f86:	2380      	movs	r3, #128	@ 0x80
 8002f88:	049b      	lsls	r3, r3, #18
 8002f8a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d027      	beq.n	8002fe4 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f98:	781a      	ldrb	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa4:	1c5a      	adds	r2, r3, #1
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	3301      	adds	r3, #1
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	697c      	ldr	r4, [r7, #20]
 8002fd0:	230a      	movs	r3, #10
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	8819      	ldrh	r1, [r3, #0]
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	4b51      	ldr	r3, [pc, #324]	@ (8003120 <HAL_I2C_Master_Transmit+0x24c>)
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	0023      	movs	r3, r4
 8002fde:	f000 fd41 	bl	8003a64 <I2C_TransferConfig>
 8002fe2:	e06f      	b.n	80030c4 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	697c      	ldr	r4, [r7, #20]
 8002fec:	230a      	movs	r3, #10
 8002fee:	18fb      	adds	r3, r7, r3
 8002ff0:	8819      	ldrh	r1, [r3, #0]
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	4b4a      	ldr	r3, [pc, #296]	@ (8003120 <HAL_I2C_Master_Transmit+0x24c>)
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	0023      	movs	r3, r4
 8002ffa:	f000 fd33 	bl	8003a64 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002ffe:	e061      	b.n	80030c4 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	0018      	movs	r0, r3
 8003008:	f000 fb0c 	bl	8003624 <I2C_WaitOnTXISFlagUntilTimeout>
 800300c:	1e03      	subs	r3, r0, #0
 800300e:	d001      	beq.n	8003014 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e081      	b.n	8003118 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	781a      	ldrb	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003024:	1c5a      	adds	r2, r3, #1
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800302e:	b29b      	uxth	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	b29a      	uxth	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303c:	3b01      	subs	r3, #1
 800303e:	b29a      	uxth	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003048:	b29b      	uxth	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d03a      	beq.n	80030c4 <HAL_I2C_Master_Transmit+0x1f0>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003052:	2b00      	cmp	r3, #0
 8003054:	d136      	bne.n	80030c4 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003056:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	0013      	movs	r3, r2
 8003060:	2200      	movs	r2, #0
 8003062:	2180      	movs	r1, #128	@ 0x80
 8003064:	f000 fa86 	bl	8003574 <I2C_WaitOnFlagUntilTimeout>
 8003068:	1e03      	subs	r3, r0, #0
 800306a:	d001      	beq.n	8003070 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e053      	b.n	8003118 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003074:	b29b      	uxth	r3, r3
 8003076:	2bff      	cmp	r3, #255	@ 0xff
 8003078:	d911      	bls.n	800309e <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	22ff      	movs	r2, #255	@ 0xff
 800307e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003084:	b2da      	uxtb	r2, r3
 8003086:	2380      	movs	r3, #128	@ 0x80
 8003088:	045c      	lsls	r4, r3, #17
 800308a:	230a      	movs	r3, #10
 800308c:	18fb      	adds	r3, r7, r3
 800308e:	8819      	ldrh	r1, [r3, #0]
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	2300      	movs	r3, #0
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	0023      	movs	r3, r4
 8003098:	f000 fce4 	bl	8003a64 <I2C_TransferConfig>
 800309c:	e012      	b.n	80030c4 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	2380      	movs	r3, #128	@ 0x80
 80030b0:	049c      	lsls	r4, r3, #18
 80030b2:	230a      	movs	r3, #10
 80030b4:	18fb      	adds	r3, r7, r3
 80030b6:	8819      	ldrh	r1, [r3, #0]
 80030b8:	68f8      	ldr	r0, [r7, #12]
 80030ba:	2300      	movs	r3, #0
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	0023      	movs	r3, r4
 80030c0:	f000 fcd0 	bl	8003a64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d198      	bne.n	8003000 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	0018      	movs	r0, r3
 80030d6:	f000 faeb 	bl	80036b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030da:	1e03      	subs	r3, r0, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e01a      	b.n	8003118 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2220      	movs	r2, #32
 80030e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	490b      	ldr	r1, [pc, #44]	@ (8003124 <HAL_I2C_Master_Transmit+0x250>)
 80030f6:	400a      	ands	r2, r1
 80030f8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2241      	movs	r2, #65	@ 0x41
 80030fe:	2120      	movs	r1, #32
 8003100:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2242      	movs	r2, #66	@ 0x42
 8003106:	2100      	movs	r1, #0
 8003108:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2240      	movs	r2, #64	@ 0x40
 800310e:	2100      	movs	r1, #0
 8003110:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	e000      	b.n	8003118 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8003116:	2302      	movs	r3, #2
  }
}
 8003118:	0018      	movs	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	b007      	add	sp, #28
 800311e:	bd90      	pop	{r4, r7, pc}
 8003120:	80002000 	.word	0x80002000
 8003124:	fe00e800 	.word	0xfe00e800

08003128 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003128:	b590      	push	{r4, r7, lr}
 800312a:	b089      	sub	sp, #36	@ 0x24
 800312c:	af02      	add	r7, sp, #8
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	0008      	movs	r0, r1
 8003132:	607a      	str	r2, [r7, #4]
 8003134:	0019      	movs	r1, r3
 8003136:	230a      	movs	r3, #10
 8003138:	18fb      	adds	r3, r7, r3
 800313a:	1c02      	adds	r2, r0, #0
 800313c:	801a      	strh	r2, [r3, #0]
 800313e:	2308      	movs	r3, #8
 8003140:	18fb      	adds	r3, r7, r3
 8003142:	1c0a      	adds	r2, r1, #0
 8003144:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2241      	movs	r2, #65	@ 0x41
 800314a:	5c9b      	ldrb	r3, [r3, r2]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b20      	cmp	r3, #32
 8003150:	d000      	beq.n	8003154 <HAL_I2C_Master_Receive+0x2c>
 8003152:	e0e8      	b.n	8003326 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2240      	movs	r2, #64	@ 0x40
 8003158:	5c9b      	ldrb	r3, [r3, r2]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d101      	bne.n	8003162 <HAL_I2C_Master_Receive+0x3a>
 800315e:	2302      	movs	r3, #2
 8003160:	e0e2      	b.n	8003328 <HAL_I2C_Master_Receive+0x200>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2240      	movs	r2, #64	@ 0x40
 8003166:	2101      	movs	r1, #1
 8003168:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800316a:	f7ff f911 	bl	8002390 <HAL_GetTick>
 800316e:	0003      	movs	r3, r0
 8003170:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003172:	2380      	movs	r3, #128	@ 0x80
 8003174:	0219      	lsls	r1, r3, #8
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	2319      	movs	r3, #25
 800317e:	2201      	movs	r2, #1
 8003180:	f000 f9f8 	bl	8003574 <I2C_WaitOnFlagUntilTimeout>
 8003184:	1e03      	subs	r3, r0, #0
 8003186:	d001      	beq.n	800318c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e0cd      	b.n	8003328 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2241      	movs	r2, #65	@ 0x41
 8003190:	2122      	movs	r1, #34	@ 0x22
 8003192:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2242      	movs	r2, #66	@ 0x42
 8003198:	2110      	movs	r1, #16
 800319a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2208      	movs	r2, #8
 80031ac:	18ba      	adds	r2, r7, r2
 80031ae:	8812      	ldrh	r2, [r2, #0]
 80031b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031bc:	b29b      	uxth	r3, r3
 80031be:	2bff      	cmp	r3, #255	@ 0xff
 80031c0:	d911      	bls.n	80031e6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2201      	movs	r2, #1
 80031c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	2380      	movs	r3, #128	@ 0x80
 80031d0:	045c      	lsls	r4, r3, #17
 80031d2:	230a      	movs	r3, #10
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	8819      	ldrh	r1, [r3, #0]
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	4b55      	ldr	r3, [pc, #340]	@ (8003330 <HAL_I2C_Master_Receive+0x208>)
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	0023      	movs	r3, r4
 80031e0:	f000 fc40 	bl	8003a64 <I2C_TransferConfig>
 80031e4:	e076      	b.n	80032d4 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	2380      	movs	r3, #128	@ 0x80
 80031f8:	049c      	lsls	r4, r3, #18
 80031fa:	230a      	movs	r3, #10
 80031fc:	18fb      	adds	r3, r7, r3
 80031fe:	8819      	ldrh	r1, [r3, #0]
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	4b4b      	ldr	r3, [pc, #300]	@ (8003330 <HAL_I2C_Master_Receive+0x208>)
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	0023      	movs	r3, r4
 8003208:	f000 fc2c 	bl	8003a64 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800320c:	e062      	b.n	80032d4 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	0018      	movs	r0, r3
 8003216:	f000 fa8f 	bl	8003738 <I2C_WaitOnRXNEFlagUntilTimeout>
 800321a:	1e03      	subs	r3, r0, #0
 800321c:	d001      	beq.n	8003222 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e082      	b.n	8003328 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323e:	3b01      	subs	r3, #1
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324a:	b29b      	uxth	r3, r3
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003258:	b29b      	uxth	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d03a      	beq.n	80032d4 <HAL_I2C_Master_Receive+0x1ac>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003262:	2b00      	cmp	r3, #0
 8003264:	d136      	bne.n	80032d4 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003266:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	0013      	movs	r3, r2
 8003270:	2200      	movs	r2, #0
 8003272:	2180      	movs	r1, #128	@ 0x80
 8003274:	f000 f97e 	bl	8003574 <I2C_WaitOnFlagUntilTimeout>
 8003278:	1e03      	subs	r3, r0, #0
 800327a:	d001      	beq.n	8003280 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e053      	b.n	8003328 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003284:	b29b      	uxth	r3, r3
 8003286:	2bff      	cmp	r3, #255	@ 0xff
 8003288:	d911      	bls.n	80032ae <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	22ff      	movs	r2, #255	@ 0xff
 800328e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003294:	b2da      	uxtb	r2, r3
 8003296:	2380      	movs	r3, #128	@ 0x80
 8003298:	045c      	lsls	r4, r3, #17
 800329a:	230a      	movs	r3, #10
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	8819      	ldrh	r1, [r3, #0]
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	2300      	movs	r3, #0
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	0023      	movs	r3, r4
 80032a8:	f000 fbdc 	bl	8003a64 <I2C_TransferConfig>
 80032ac:	e012      	b.n	80032d4 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	2380      	movs	r3, #128	@ 0x80
 80032c0:	049c      	lsls	r4, r3, #18
 80032c2:	230a      	movs	r3, #10
 80032c4:	18fb      	adds	r3, r7, r3
 80032c6:	8819      	ldrh	r1, [r3, #0]
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	2300      	movs	r3, #0
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	0023      	movs	r3, r4
 80032d0:	f000 fbc8 	bl	8003a64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d197      	bne.n	800320e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	0018      	movs	r0, r3
 80032e6:	f000 f9e3 	bl	80036b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032ea:	1e03      	subs	r3, r0, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e01a      	b.n	8003328 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2220      	movs	r2, #32
 80032f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	490b      	ldr	r1, [pc, #44]	@ (8003334 <HAL_I2C_Master_Receive+0x20c>)
 8003306:	400a      	ands	r2, r1
 8003308:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2241      	movs	r2, #65	@ 0x41
 800330e:	2120      	movs	r1, #32
 8003310:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2242      	movs	r2, #66	@ 0x42
 8003316:	2100      	movs	r1, #0
 8003318:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2240      	movs	r2, #64	@ 0x40
 800331e:	2100      	movs	r1, #0
 8003320:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003322:	2300      	movs	r3, #0
 8003324:	e000      	b.n	8003328 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003326:	2302      	movs	r3, #2
  }
}
 8003328:	0018      	movs	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	b007      	add	sp, #28
 800332e:	bd90      	pop	{r4, r7, pc}
 8003330:	80002400 	.word	0x80002400
 8003334:	fe00e800 	.word	0xfe00e800

08003338 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08a      	sub	sp, #40	@ 0x28
 800333c:	af02      	add	r7, sp, #8
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	607a      	str	r2, [r7, #4]
 8003342:	603b      	str	r3, [r7, #0]
 8003344:	230a      	movs	r3, #10
 8003346:	18fb      	adds	r3, r7, r3
 8003348:	1c0a      	adds	r2, r1, #0
 800334a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2241      	movs	r2, #65	@ 0x41
 8003354:	5c9b      	ldrb	r3, [r3, r2]
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b20      	cmp	r3, #32
 800335a:	d000      	beq.n	800335e <HAL_I2C_IsDeviceReady+0x26>
 800335c:	e0df      	b.n	800351e <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	699a      	ldr	r2, [r3, #24]
 8003364:	2380      	movs	r3, #128	@ 0x80
 8003366:	021b      	lsls	r3, r3, #8
 8003368:	401a      	ands	r2, r3
 800336a:	2380      	movs	r3, #128	@ 0x80
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	429a      	cmp	r2, r3
 8003370:	d101      	bne.n	8003376 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8003372:	2302      	movs	r3, #2
 8003374:	e0d4      	b.n	8003520 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2240      	movs	r2, #64	@ 0x40
 800337a:	5c9b      	ldrb	r3, [r3, r2]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_I2C_IsDeviceReady+0x4c>
 8003380:	2302      	movs	r3, #2
 8003382:	e0cd      	b.n	8003520 <HAL_I2C_IsDeviceReady+0x1e8>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2240      	movs	r2, #64	@ 0x40
 8003388:	2101      	movs	r1, #1
 800338a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2241      	movs	r2, #65	@ 0x41
 8003390:	2124      	movs	r1, #36	@ 0x24
 8003392:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d107      	bne.n	80033b2 <HAL_I2C_IsDeviceReady+0x7a>
 80033a2:	230a      	movs	r3, #10
 80033a4:	18fb      	adds	r3, r7, r3
 80033a6:	881b      	ldrh	r3, [r3, #0]
 80033a8:	059b      	lsls	r3, r3, #22
 80033aa:	0d9b      	lsrs	r3, r3, #22
 80033ac:	4a5e      	ldr	r2, [pc, #376]	@ (8003528 <HAL_I2C_IsDeviceReady+0x1f0>)
 80033ae:	431a      	orrs	r2, r3
 80033b0:	e006      	b.n	80033c0 <HAL_I2C_IsDeviceReady+0x88>
 80033b2:	230a      	movs	r3, #10
 80033b4:	18fb      	adds	r3, r7, r3
 80033b6:	881b      	ldrh	r3, [r3, #0]
 80033b8:	059b      	lsls	r3, r3, #22
 80033ba:	0d9b      	lsrs	r3, r3, #22
 80033bc:	4a5b      	ldr	r2, [pc, #364]	@ (800352c <HAL_I2C_IsDeviceReady+0x1f4>)
 80033be:	431a      	orrs	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80033c6:	f7fe ffe3 	bl	8002390 <HAL_GetTick>
 80033ca:	0003      	movs	r3, r0
 80033cc:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	2220      	movs	r2, #32
 80033d6:	4013      	ands	r3, r2
 80033d8:	3b20      	subs	r3, #32
 80033da:	425a      	negs	r2, r3
 80033dc:	4153      	adcs	r3, r2
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	231f      	movs	r3, #31
 80033e2:	18fb      	adds	r3, r7, r3
 80033e4:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2210      	movs	r2, #16
 80033ee:	4013      	ands	r3, r2
 80033f0:	3b10      	subs	r3, #16
 80033f2:	425a      	negs	r2, r3
 80033f4:	4153      	adcs	r3, r2
 80033f6:	b2da      	uxtb	r2, r3
 80033f8:	231e      	movs	r3, #30
 80033fa:	18fb      	adds	r3, r7, r3
 80033fc:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80033fe:	e035      	b.n	800346c <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	3301      	adds	r3, #1
 8003404:	d01a      	beq.n	800343c <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003406:	f7fe ffc3 	bl	8002390 <HAL_GetTick>
 800340a:	0002      	movs	r2, r0
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	683a      	ldr	r2, [r7, #0]
 8003412:	429a      	cmp	r2, r3
 8003414:	d302      	bcc.n	800341c <HAL_I2C_IsDeviceReady+0xe4>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d10f      	bne.n	800343c <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2241      	movs	r2, #65	@ 0x41
 8003420:	2120      	movs	r1, #32
 8003422:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003428:	2220      	movs	r2, #32
 800342a:	431a      	orrs	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2240      	movs	r2, #64	@ 0x40
 8003434:	2100      	movs	r1, #0
 8003436:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e071      	b.n	8003520 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	2220      	movs	r2, #32
 8003444:	4013      	ands	r3, r2
 8003446:	3b20      	subs	r3, #32
 8003448:	425a      	negs	r2, r3
 800344a:	4153      	adcs	r3, r2
 800344c:	b2da      	uxtb	r2, r3
 800344e:	231f      	movs	r3, #31
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	2210      	movs	r2, #16
 800345c:	4013      	ands	r3, r2
 800345e:	3b10      	subs	r3, #16
 8003460:	425a      	negs	r2, r3
 8003462:	4153      	adcs	r3, r2
 8003464:	b2da      	uxtb	r2, r3
 8003466:	231e      	movs	r3, #30
 8003468:	18fb      	adds	r3, r7, r3
 800346a:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800346c:	231f      	movs	r3, #31
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d104      	bne.n	8003480 <HAL_I2C_IsDeviceReady+0x148>
 8003476:	231e      	movs	r3, #30
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d0bf      	beq.n	8003400 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	2210      	movs	r2, #16
 8003488:	4013      	ands	r3, r2
 800348a:	2b10      	cmp	r3, #16
 800348c:	d01a      	beq.n	80034c4 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	0013      	movs	r3, r2
 8003498:	2200      	movs	r2, #0
 800349a:	2120      	movs	r1, #32
 800349c:	f000 f86a 	bl	8003574 <I2C_WaitOnFlagUntilTimeout>
 80034a0:	1e03      	subs	r3, r0, #0
 80034a2:	d001      	beq.n	80034a8 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e03b      	b.n	8003520 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2220      	movs	r2, #32
 80034ae:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2241      	movs	r2, #65	@ 0x41
 80034b4:	2120      	movs	r1, #32
 80034b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2240      	movs	r2, #64	@ 0x40
 80034bc:	2100      	movs	r1, #0
 80034be:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 80034c0:	2300      	movs	r3, #0
 80034c2:	e02d      	b.n	8003520 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	0013      	movs	r3, r2
 80034ce:	2200      	movs	r2, #0
 80034d0:	2120      	movs	r1, #32
 80034d2:	f000 f84f 	bl	8003574 <I2C_WaitOnFlagUntilTimeout>
 80034d6:	1e03      	subs	r3, r0, #0
 80034d8:	d001      	beq.n	80034de <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e020      	b.n	8003520 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2210      	movs	r2, #16
 80034e4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2220      	movs	r2, #32
 80034ec:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	3301      	adds	r3, #1
 80034f2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d900      	bls.n	80034fe <HAL_I2C_IsDeviceReady+0x1c6>
 80034fc:	e74d      	b.n	800339a <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2241      	movs	r2, #65	@ 0x41
 8003502:	2120      	movs	r1, #32
 8003504:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800350a:	2220      	movs	r2, #32
 800350c:	431a      	orrs	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2240      	movs	r2, #64	@ 0x40
 8003516:	2100      	movs	r1, #0
 8003518:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e000      	b.n	8003520 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 800351e:	2302      	movs	r3, #2
  }
}
 8003520:	0018      	movs	r0, r3
 8003522:	46bd      	mov	sp, r7
 8003524:	b008      	add	sp, #32
 8003526:	bd80      	pop	{r7, pc}
 8003528:	02002000 	.word	0x02002000
 800352c:	02002800 	.word	0x02002800

08003530 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	2202      	movs	r2, #2
 8003540:	4013      	ands	r3, r2
 8003542:	2b02      	cmp	r3, #2
 8003544:	d103      	bne.n	800354e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2200      	movs	r2, #0
 800354c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	2201      	movs	r2, #1
 8003556:	4013      	ands	r3, r2
 8003558:	2b01      	cmp	r3, #1
 800355a:	d007      	beq.n	800356c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	699a      	ldr	r2, [r3, #24]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2101      	movs	r1, #1
 8003568:	430a      	orrs	r2, r1
 800356a:	619a      	str	r2, [r3, #24]
  }
}
 800356c:	46c0      	nop			@ (mov r8, r8)
 800356e:	46bd      	mov	sp, r7
 8003570:	b002      	add	sp, #8
 8003572:	bd80      	pop	{r7, pc}

08003574 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	603b      	str	r3, [r7, #0]
 8003580:	1dfb      	adds	r3, r7, #7
 8003582:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003584:	e03a      	b.n	80035fc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	6839      	ldr	r1, [r7, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	0018      	movs	r0, r3
 800358e:	f000 f971 	bl	8003874 <I2C_IsErrorOccurred>
 8003592:	1e03      	subs	r3, r0, #0
 8003594:	d001      	beq.n	800359a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e040      	b.n	800361c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	3301      	adds	r3, #1
 800359e:	d02d      	beq.n	80035fc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a0:	f7fe fef6 	bl	8002390 <HAL_GetTick>
 80035a4:	0002      	movs	r2, r0
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d302      	bcc.n	80035b6 <I2C_WaitOnFlagUntilTimeout+0x42>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d122      	bne.n	80035fc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	4013      	ands	r3, r2
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	425a      	negs	r2, r3
 80035c6:	4153      	adcs	r3, r2
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	001a      	movs	r2, r3
 80035cc:	1dfb      	adds	r3, r7, #7
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d113      	bne.n	80035fc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d8:	2220      	movs	r2, #32
 80035da:	431a      	orrs	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2241      	movs	r2, #65	@ 0x41
 80035e4:	2120      	movs	r1, #32
 80035e6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2242      	movs	r2, #66	@ 0x42
 80035ec:	2100      	movs	r1, #0
 80035ee:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2240      	movs	r2, #64	@ 0x40
 80035f4:	2100      	movs	r1, #0
 80035f6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e00f      	b.n	800361c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	4013      	ands	r3, r2
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	425a      	negs	r2, r3
 800360c:	4153      	adcs	r3, r2
 800360e:	b2db      	uxtb	r3, r3
 8003610:	001a      	movs	r2, r3
 8003612:	1dfb      	adds	r3, r7, #7
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d0b5      	beq.n	8003586 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	0018      	movs	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	b004      	add	sp, #16
 8003622:	bd80      	pop	{r7, pc}

08003624 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003630:	e032      	b.n	8003698 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	68b9      	ldr	r1, [r7, #8]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	0018      	movs	r0, r3
 800363a:	f000 f91b 	bl	8003874 <I2C_IsErrorOccurred>
 800363e:	1e03      	subs	r3, r0, #0
 8003640:	d001      	beq.n	8003646 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e030      	b.n	80036a8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	3301      	adds	r3, #1
 800364a:	d025      	beq.n	8003698 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800364c:	f7fe fea0 	bl	8002390 <HAL_GetTick>
 8003650:	0002      	movs	r2, r0
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	429a      	cmp	r2, r3
 800365a:	d302      	bcc.n	8003662 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d11a      	bne.n	8003698 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	2202      	movs	r2, #2
 800366a:	4013      	ands	r3, r2
 800366c:	2b02      	cmp	r3, #2
 800366e:	d013      	beq.n	8003698 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003674:	2220      	movs	r2, #32
 8003676:	431a      	orrs	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2241      	movs	r2, #65	@ 0x41
 8003680:	2120      	movs	r1, #32
 8003682:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2242      	movs	r2, #66	@ 0x42
 8003688:	2100      	movs	r1, #0
 800368a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2240      	movs	r2, #64	@ 0x40
 8003690:	2100      	movs	r1, #0
 8003692:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e007      	b.n	80036a8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	2202      	movs	r2, #2
 80036a0:	4013      	ands	r3, r2
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d1c5      	bne.n	8003632 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	0018      	movs	r0, r3
 80036aa:	46bd      	mov	sp, r7
 80036ac:	b004      	add	sp, #16
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036bc:	e02f      	b.n	800371e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	68b9      	ldr	r1, [r7, #8]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	0018      	movs	r0, r3
 80036c6:	f000 f8d5 	bl	8003874 <I2C_IsErrorOccurred>
 80036ca:	1e03      	subs	r3, r0, #0
 80036cc:	d001      	beq.n	80036d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e02d      	b.n	800372e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036d2:	f7fe fe5d 	bl	8002390 <HAL_GetTick>
 80036d6:	0002      	movs	r2, r0
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d302      	bcc.n	80036e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d11a      	bne.n	800371e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2220      	movs	r2, #32
 80036f0:	4013      	ands	r3, r2
 80036f2:	2b20      	cmp	r3, #32
 80036f4:	d013      	beq.n	800371e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fa:	2220      	movs	r2, #32
 80036fc:	431a      	orrs	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2241      	movs	r2, #65	@ 0x41
 8003706:	2120      	movs	r1, #32
 8003708:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2242      	movs	r2, #66	@ 0x42
 800370e:	2100      	movs	r1, #0
 8003710:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2240      	movs	r2, #64	@ 0x40
 8003716:	2100      	movs	r1, #0
 8003718:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e007      	b.n	800372e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	699b      	ldr	r3, [r3, #24]
 8003724:	2220      	movs	r2, #32
 8003726:	4013      	ands	r3, r2
 8003728:	2b20      	cmp	r3, #32
 800372a:	d1c8      	bne.n	80036be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	0018      	movs	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	b004      	add	sp, #16
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003744:	2317      	movs	r3, #23
 8003746:	18fb      	adds	r3, r7, r3
 8003748:	2200      	movs	r2, #0
 800374a:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800374c:	e07b      	b.n	8003846 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	68b9      	ldr	r1, [r7, #8]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	0018      	movs	r0, r3
 8003756:	f000 f88d 	bl	8003874 <I2C_IsErrorOccurred>
 800375a:	1e03      	subs	r3, r0, #0
 800375c:	d003      	beq.n	8003766 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800375e:	2317      	movs	r3, #23
 8003760:	18fb      	adds	r3, r7, r3
 8003762:	2201      	movs	r2, #1
 8003764:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	2220      	movs	r2, #32
 800376e:	4013      	ands	r3, r2
 8003770:	2b20      	cmp	r3, #32
 8003772:	d140      	bne.n	80037f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003774:	2117      	movs	r1, #23
 8003776:	187b      	adds	r3, r7, r1
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d13b      	bne.n	80037f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	2204      	movs	r2, #4
 8003786:	4013      	ands	r3, r2
 8003788:	2b04      	cmp	r3, #4
 800378a:	d106      	bne.n	800379a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003794:	187b      	adds	r3, r7, r1
 8003796:	2200      	movs	r2, #0
 8003798:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	2210      	movs	r2, #16
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b10      	cmp	r3, #16
 80037a6:	d123      	bne.n	80037f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2210      	movs	r2, #16
 80037ae:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2204      	movs	r2, #4
 80037b4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2220      	movs	r2, #32
 80037bc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4929      	ldr	r1, [pc, #164]	@ (8003870 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80037ca:	400a      	ands	r2, r1
 80037cc:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2241      	movs	r2, #65	@ 0x41
 80037d2:	2120      	movs	r1, #32
 80037d4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2242      	movs	r2, #66	@ 0x42
 80037da:	2100      	movs	r1, #0
 80037dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2240      	movs	r2, #64	@ 0x40
 80037e2:	2100      	movs	r1, #0
 80037e4:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80037e6:	2317      	movs	r3, #23
 80037e8:	18fb      	adds	r3, r7, r3
 80037ea:	2201      	movs	r2, #1
 80037ec:	701a      	strb	r2, [r3, #0]
 80037ee:	e002      	b.n	80037f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80037f6:	f7fe fdcb 	bl	8002390 <HAL_GetTick>
 80037fa:	0002      	movs	r2, r0
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	429a      	cmp	r2, r3
 8003804:	d302      	bcc.n	800380c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d11c      	bne.n	8003846 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 800380c:	2017      	movs	r0, #23
 800380e:	183b      	adds	r3, r7, r0
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d117      	bne.n	8003846 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	2204      	movs	r2, #4
 800381e:	4013      	ands	r3, r2
 8003820:	2b04      	cmp	r3, #4
 8003822:	d010      	beq.n	8003846 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003828:	2220      	movs	r2, #32
 800382a:	431a      	orrs	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2241      	movs	r2, #65	@ 0x41
 8003834:	2120      	movs	r1, #32
 8003836:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2240      	movs	r2, #64	@ 0x40
 800383c:	2100      	movs	r1, #0
 800383e:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003840:	183b      	adds	r3, r7, r0
 8003842:	2201      	movs	r2, #1
 8003844:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	2204      	movs	r2, #4
 800384e:	4013      	ands	r3, r2
 8003850:	2b04      	cmp	r3, #4
 8003852:	d005      	beq.n	8003860 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003854:	2317      	movs	r3, #23
 8003856:	18fb      	adds	r3, r7, r3
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d100      	bne.n	8003860 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800385e:	e776      	b.n	800374e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003860:	2317      	movs	r3, #23
 8003862:	18fb      	adds	r3, r7, r3
 8003864:	781b      	ldrb	r3, [r3, #0]
}
 8003866:	0018      	movs	r0, r3
 8003868:	46bd      	mov	sp, r7
 800386a:	b006      	add	sp, #24
 800386c:	bd80      	pop	{r7, pc}
 800386e:	46c0      	nop			@ (mov r8, r8)
 8003870:	fe00e800 	.word	0xfe00e800

08003874 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08a      	sub	sp, #40	@ 0x28
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003880:	2327      	movs	r3, #39	@ 0x27
 8003882:	18fb      	adds	r3, r7, r3
 8003884:	2200      	movs	r2, #0
 8003886:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003890:	2300      	movs	r3, #0
 8003892:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	2210      	movs	r2, #16
 800389c:	4013      	ands	r3, r2
 800389e:	d100      	bne.n	80038a2 <I2C_IsErrorOccurred+0x2e>
 80038a0:	e079      	b.n	8003996 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2210      	movs	r2, #16
 80038a8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038aa:	e057      	b.n	800395c <I2C_IsErrorOccurred+0xe8>
 80038ac:	2227      	movs	r2, #39	@ 0x27
 80038ae:	18bb      	adds	r3, r7, r2
 80038b0:	18ba      	adds	r2, r7, r2
 80038b2:	7812      	ldrb	r2, [r2, #0]
 80038b4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	3301      	adds	r3, #1
 80038ba:	d04f      	beq.n	800395c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038bc:	f7fe fd68 	bl	8002390 <HAL_GetTick>
 80038c0:	0002      	movs	r2, r0
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d302      	bcc.n	80038d2 <I2C_IsErrorOccurred+0x5e>
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d144      	bne.n	800395c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	2380      	movs	r3, #128	@ 0x80
 80038da:	01db      	lsls	r3, r3, #7
 80038dc:	4013      	ands	r3, r2
 80038de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80038e0:	2013      	movs	r0, #19
 80038e2:	183b      	adds	r3, r7, r0
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	2142      	movs	r1, #66	@ 0x42
 80038e8:	5c52      	ldrb	r2, [r2, r1]
 80038ea:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	699a      	ldr	r2, [r3, #24]
 80038f2:	2380      	movs	r3, #128	@ 0x80
 80038f4:	021b      	lsls	r3, r3, #8
 80038f6:	401a      	ands	r2, r3
 80038f8:	2380      	movs	r3, #128	@ 0x80
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d126      	bne.n	800394e <I2C_IsErrorOccurred+0xda>
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	2380      	movs	r3, #128	@ 0x80
 8003904:	01db      	lsls	r3, r3, #7
 8003906:	429a      	cmp	r2, r3
 8003908:	d021      	beq.n	800394e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800390a:	183b      	adds	r3, r7, r0
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b20      	cmp	r3, #32
 8003910:	d01d      	beq.n	800394e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2180      	movs	r1, #128	@ 0x80
 800391e:	01c9      	lsls	r1, r1, #7
 8003920:	430a      	orrs	r2, r1
 8003922:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003924:	f7fe fd34 	bl	8002390 <HAL_GetTick>
 8003928:	0003      	movs	r3, r0
 800392a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800392c:	e00f      	b.n	800394e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800392e:	f7fe fd2f 	bl	8002390 <HAL_GetTick>
 8003932:	0002      	movs	r2, r0
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b19      	cmp	r3, #25
 800393a:	d908      	bls.n	800394e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800393c:	6a3b      	ldr	r3, [r7, #32]
 800393e:	2220      	movs	r2, #32
 8003940:	4313      	orrs	r3, r2
 8003942:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003944:	2327      	movs	r3, #39	@ 0x27
 8003946:	18fb      	adds	r3, r7, r3
 8003948:	2201      	movs	r2, #1
 800394a:	701a      	strb	r2, [r3, #0]

              break;
 800394c:	e006      	b.n	800395c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2220      	movs	r2, #32
 8003956:	4013      	ands	r3, r2
 8003958:	2b20      	cmp	r3, #32
 800395a:	d1e8      	bne.n	800392e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2220      	movs	r2, #32
 8003964:	4013      	ands	r3, r2
 8003966:	2b20      	cmp	r3, #32
 8003968:	d004      	beq.n	8003974 <I2C_IsErrorOccurred+0x100>
 800396a:	2327      	movs	r3, #39	@ 0x27
 800396c:	18fb      	adds	r3, r7, r3
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d09b      	beq.n	80038ac <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003974:	2327      	movs	r3, #39	@ 0x27
 8003976:	18fb      	adds	r3, r7, r3
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d103      	bne.n	8003986 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2220      	movs	r2, #32
 8003984:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	2204      	movs	r2, #4
 800398a:	4313      	orrs	r3, r2
 800398c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800398e:	2327      	movs	r3, #39	@ 0x27
 8003990:	18fb      	adds	r3, r7, r3
 8003992:	2201      	movs	r2, #1
 8003994:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	2380      	movs	r3, #128	@ 0x80
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	4013      	ands	r3, r2
 80039a6:	d00c      	beq.n	80039c2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	2201      	movs	r2, #1
 80039ac:	4313      	orrs	r3, r2
 80039ae:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2280      	movs	r2, #128	@ 0x80
 80039b6:	0052      	lsls	r2, r2, #1
 80039b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039ba:	2327      	movs	r3, #39	@ 0x27
 80039bc:	18fb      	adds	r3, r7, r3
 80039be:	2201      	movs	r2, #1
 80039c0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	2380      	movs	r3, #128	@ 0x80
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	4013      	ands	r3, r2
 80039ca:	d00c      	beq.n	80039e6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80039cc:	6a3b      	ldr	r3, [r7, #32]
 80039ce:	2208      	movs	r2, #8
 80039d0:	4313      	orrs	r3, r2
 80039d2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2280      	movs	r2, #128	@ 0x80
 80039da:	00d2      	lsls	r2, r2, #3
 80039dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039de:	2327      	movs	r3, #39	@ 0x27
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	2201      	movs	r2, #1
 80039e4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	2380      	movs	r3, #128	@ 0x80
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4013      	ands	r3, r2
 80039ee:	d00c      	beq.n	8003a0a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80039f0:	6a3b      	ldr	r3, [r7, #32]
 80039f2:	2202      	movs	r2, #2
 80039f4:	4313      	orrs	r3, r2
 80039f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2280      	movs	r2, #128	@ 0x80
 80039fe:	0092      	lsls	r2, r2, #2
 8003a00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a02:	2327      	movs	r3, #39	@ 0x27
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	2201      	movs	r2, #1
 8003a08:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003a0a:	2327      	movs	r3, #39	@ 0x27
 8003a0c:	18fb      	adds	r3, r7, r3
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d01d      	beq.n	8003a50 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	0018      	movs	r0, r3
 8003a18:	f7ff fd8a 	bl	8003530 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	490e      	ldr	r1, [pc, #56]	@ (8003a60 <I2C_IsErrorOccurred+0x1ec>)
 8003a28:	400a      	ands	r2, r1
 8003a2a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	431a      	orrs	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2241      	movs	r2, #65	@ 0x41
 8003a3c:	2120      	movs	r1, #32
 8003a3e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2242      	movs	r2, #66	@ 0x42
 8003a44:	2100      	movs	r1, #0
 8003a46:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2240      	movs	r2, #64	@ 0x40
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003a50:	2327      	movs	r3, #39	@ 0x27
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	781b      	ldrb	r3, [r3, #0]
}
 8003a56:	0018      	movs	r0, r3
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	b00a      	add	sp, #40	@ 0x28
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	46c0      	nop			@ (mov r8, r8)
 8003a60:	fe00e800 	.word	0xfe00e800

08003a64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a64:	b590      	push	{r4, r7, lr}
 8003a66:	b087      	sub	sp, #28
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	0008      	movs	r0, r1
 8003a6e:	0011      	movs	r1, r2
 8003a70:	607b      	str	r3, [r7, #4]
 8003a72:	240a      	movs	r4, #10
 8003a74:	193b      	adds	r3, r7, r4
 8003a76:	1c02      	adds	r2, r0, #0
 8003a78:	801a      	strh	r2, [r3, #0]
 8003a7a:	2009      	movs	r0, #9
 8003a7c:	183b      	adds	r3, r7, r0
 8003a7e:	1c0a      	adds	r2, r1, #0
 8003a80:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a82:	193b      	adds	r3, r7, r4
 8003a84:	881b      	ldrh	r3, [r3, #0]
 8003a86:	059b      	lsls	r3, r3, #22
 8003a88:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a8a:	183b      	adds	r3, r7, r0
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	0419      	lsls	r1, r3, #16
 8003a90:	23ff      	movs	r3, #255	@ 0xff
 8003a92:	041b      	lsls	r3, r3, #16
 8003a94:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a96:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	085b      	lsrs	r3, r3, #1
 8003aa4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003aae:	0d51      	lsrs	r1, r2, #21
 8003ab0:	2280      	movs	r2, #128	@ 0x80
 8003ab2:	00d2      	lsls	r2, r2, #3
 8003ab4:	400a      	ands	r2, r1
 8003ab6:	4907      	ldr	r1, [pc, #28]	@ (8003ad4 <I2C_TransferConfig+0x70>)
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	43d2      	mvns	r2, r2
 8003abc:	401a      	ands	r2, r3
 8003abe:	0011      	movs	r1, r2
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	697a      	ldr	r2, [r7, #20]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b007      	add	sp, #28
 8003ad0:	bd90      	pop	{r4, r7, pc}
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	03ff63ff 	.word	0x03ff63ff

08003ad8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2241      	movs	r2, #65	@ 0x41
 8003ae6:	5c9b      	ldrb	r3, [r3, r2]
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b20      	cmp	r3, #32
 8003aec:	d138      	bne.n	8003b60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2240      	movs	r2, #64	@ 0x40
 8003af2:	5c9b      	ldrb	r3, [r3, r2]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003af8:	2302      	movs	r3, #2
 8003afa:	e032      	b.n	8003b62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2240      	movs	r2, #64	@ 0x40
 8003b00:	2101      	movs	r1, #1
 8003b02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2241      	movs	r2, #65	@ 0x41
 8003b08:	2124      	movs	r1, #36	@ 0x24
 8003b0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2101      	movs	r1, #1
 8003b18:	438a      	bics	r2, r1
 8003b1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4911      	ldr	r1, [pc, #68]	@ (8003b6c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003b28:	400a      	ands	r2, r1
 8003b2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6819      	ldr	r1, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2101      	movs	r1, #1
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2241      	movs	r2, #65	@ 0x41
 8003b50:	2120      	movs	r1, #32
 8003b52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2240      	movs	r2, #64	@ 0x40
 8003b58:	2100      	movs	r1, #0
 8003b5a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	e000      	b.n	8003b62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b60:	2302      	movs	r3, #2
  }
}
 8003b62:	0018      	movs	r0, r3
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b002      	add	sp, #8
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	46c0      	nop			@ (mov r8, r8)
 8003b6c:	ffffefff 	.word	0xffffefff

08003b70 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2241      	movs	r2, #65	@ 0x41
 8003b7e:	5c9b      	ldrb	r3, [r3, r2]
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d139      	bne.n	8003bfa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2240      	movs	r2, #64	@ 0x40
 8003b8a:	5c9b      	ldrb	r3, [r3, r2]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b90:	2302      	movs	r3, #2
 8003b92:	e033      	b.n	8003bfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2240      	movs	r2, #64	@ 0x40
 8003b98:	2101      	movs	r1, #1
 8003b9a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2241      	movs	r2, #65	@ 0x41
 8003ba0:	2124      	movs	r1, #36	@ 0x24
 8003ba2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2101      	movs	r1, #1
 8003bb0:	438a      	bics	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4a11      	ldr	r2, [pc, #68]	@ (8003c04 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2101      	movs	r1, #1
 8003be2:	430a      	orrs	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2241      	movs	r2, #65	@ 0x41
 8003bea:	2120      	movs	r1, #32
 8003bec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2240      	movs	r2, #64	@ 0x40
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
  }
}
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b004      	add	sp, #16
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	fffff0ff 	.word	0xfffff0ff

08003c08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c08:	b5b0      	push	{r4, r5, r7, lr}
 8003c0a:	b08a      	sub	sp, #40	@ 0x28
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d102      	bne.n	8003c1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f000 fbbf 	bl	800439a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c1c:	4bc9      	ldr	r3, [pc, #804]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	220c      	movs	r2, #12
 8003c22:	4013      	ands	r3, r2
 8003c24:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c26:	4bc7      	ldr	r3, [pc, #796]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003c28:	68da      	ldr	r2, [r3, #12]
 8003c2a:	2380      	movs	r3, #128	@ 0x80
 8003c2c:	025b      	lsls	r3, r3, #9
 8003c2e:	4013      	ands	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2201      	movs	r2, #1
 8003c38:	4013      	ands	r3, r2
 8003c3a:	d100      	bne.n	8003c3e <HAL_RCC_OscConfig+0x36>
 8003c3c:	e07e      	b.n	8003d3c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d007      	beq.n	8003c54 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	2b0c      	cmp	r3, #12
 8003c48:	d112      	bne.n	8003c70 <HAL_RCC_OscConfig+0x68>
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	2380      	movs	r3, #128	@ 0x80
 8003c4e:	025b      	lsls	r3, r3, #9
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d10d      	bne.n	8003c70 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c54:	4bbb      	ldr	r3, [pc, #748]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	2380      	movs	r3, #128	@ 0x80
 8003c5a:	029b      	lsls	r3, r3, #10
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	d100      	bne.n	8003c62 <HAL_RCC_OscConfig+0x5a>
 8003c60:	e06b      	b.n	8003d3a <HAL_RCC_OscConfig+0x132>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d167      	bne.n	8003d3a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	f000 fb95 	bl	800439a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	025b      	lsls	r3, r3, #9
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d107      	bne.n	8003c8c <HAL_RCC_OscConfig+0x84>
 8003c7c:	4bb1      	ldr	r3, [pc, #708]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	4bb0      	ldr	r3, [pc, #704]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003c82:	2180      	movs	r1, #128	@ 0x80
 8003c84:	0249      	lsls	r1, r1, #9
 8003c86:	430a      	orrs	r2, r1
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	e027      	b.n	8003cdc <HAL_RCC_OscConfig+0xd4>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	23a0      	movs	r3, #160	@ 0xa0
 8003c92:	02db      	lsls	r3, r3, #11
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d10e      	bne.n	8003cb6 <HAL_RCC_OscConfig+0xae>
 8003c98:	4baa      	ldr	r3, [pc, #680]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	4ba9      	ldr	r3, [pc, #676]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003c9e:	2180      	movs	r1, #128	@ 0x80
 8003ca0:	02c9      	lsls	r1, r1, #11
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	4ba7      	ldr	r3, [pc, #668]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	4ba6      	ldr	r3, [pc, #664]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003cac:	2180      	movs	r1, #128	@ 0x80
 8003cae:	0249      	lsls	r1, r1, #9
 8003cb0:	430a      	orrs	r2, r1
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	e012      	b.n	8003cdc <HAL_RCC_OscConfig+0xd4>
 8003cb6:	4ba3      	ldr	r3, [pc, #652]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	4ba2      	ldr	r3, [pc, #648]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003cbc:	49a2      	ldr	r1, [pc, #648]	@ (8003f48 <HAL_RCC_OscConfig+0x340>)
 8003cbe:	400a      	ands	r2, r1
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	4ba0      	ldr	r3, [pc, #640]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	2380      	movs	r3, #128	@ 0x80
 8003cc8:	025b      	lsls	r3, r3, #9
 8003cca:	4013      	ands	r3, r2
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	4b9c      	ldr	r3, [pc, #624]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	4b9b      	ldr	r3, [pc, #620]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003cd6:	499d      	ldr	r1, [pc, #628]	@ (8003f4c <HAL_RCC_OscConfig+0x344>)
 8003cd8:	400a      	ands	r2, r1
 8003cda:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d015      	beq.n	8003d10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce4:	f7fe fb54 	bl	8002390 <HAL_GetTick>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cec:	e009      	b.n	8003d02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cee:	f7fe fb4f 	bl	8002390 <HAL_GetTick>
 8003cf2:	0002      	movs	r2, r0
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b64      	cmp	r3, #100	@ 0x64
 8003cfa:	d902      	bls.n	8003d02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	f000 fb4c 	bl	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d02:	4b90      	ldr	r3, [pc, #576]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	2380      	movs	r3, #128	@ 0x80
 8003d08:	029b      	lsls	r3, r3, #10
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d0ef      	beq.n	8003cee <HAL_RCC_OscConfig+0xe6>
 8003d0e:	e015      	b.n	8003d3c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d10:	f7fe fb3e 	bl	8002390 <HAL_GetTick>
 8003d14:	0003      	movs	r3, r0
 8003d16:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d18:	e008      	b.n	8003d2c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d1a:	f7fe fb39 	bl	8002390 <HAL_GetTick>
 8003d1e:	0002      	movs	r2, r0
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b64      	cmp	r3, #100	@ 0x64
 8003d26:	d901      	bls.n	8003d2c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e336      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d2c:	4b85      	ldr	r3, [pc, #532]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	2380      	movs	r3, #128	@ 0x80
 8003d32:	029b      	lsls	r3, r3, #10
 8003d34:	4013      	ands	r3, r2
 8003d36:	d1f0      	bne.n	8003d1a <HAL_RCC_OscConfig+0x112>
 8003d38:	e000      	b.n	8003d3c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d3a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2202      	movs	r2, #2
 8003d42:	4013      	ands	r3, r2
 8003d44:	d100      	bne.n	8003d48 <HAL_RCC_OscConfig+0x140>
 8003d46:	e099      	b.n	8003e7c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	2220      	movs	r2, #32
 8003d52:	4013      	ands	r3, r2
 8003d54:	d009      	beq.n	8003d6a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003d56:	4b7b      	ldr	r3, [pc, #492]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	4b7a      	ldr	r3, [pc, #488]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003d5c:	2120      	movs	r1, #32
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d64:	2220      	movs	r2, #32
 8003d66:	4393      	bics	r3, r2
 8003d68:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d005      	beq.n	8003d7c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	2b0c      	cmp	r3, #12
 8003d74:	d13e      	bne.n	8003df4 <HAL_RCC_OscConfig+0x1ec>
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d13b      	bne.n	8003df4 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003d7c:	4b71      	ldr	r3, [pc, #452]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2204      	movs	r2, #4
 8003d82:	4013      	ands	r3, r2
 8003d84:	d004      	beq.n	8003d90 <HAL_RCC_OscConfig+0x188>
 8003d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e304      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d90:	4b6c      	ldr	r3, [pc, #432]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	4a6e      	ldr	r2, [pc, #440]	@ (8003f50 <HAL_RCC_OscConfig+0x348>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	0019      	movs	r1, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	021a      	lsls	r2, r3, #8
 8003da0:	4b68      	ldr	r3, [pc, #416]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003da2:	430a      	orrs	r2, r1
 8003da4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003da6:	4b67      	ldr	r3, [pc, #412]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2209      	movs	r2, #9
 8003dac:	4393      	bics	r3, r2
 8003dae:	0019      	movs	r1, r3
 8003db0:	4b64      	ldr	r3, [pc, #400]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003db4:	430a      	orrs	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003db8:	f000 fc42 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 8003dbc:	0001      	movs	r1, r0
 8003dbe:	4b61      	ldr	r3, [pc, #388]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	091b      	lsrs	r3, r3, #4
 8003dc4:	220f      	movs	r2, #15
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	4a62      	ldr	r2, [pc, #392]	@ (8003f54 <HAL_RCC_OscConfig+0x34c>)
 8003dca:	5cd3      	ldrb	r3, [r2, r3]
 8003dcc:	000a      	movs	r2, r1
 8003dce:	40da      	lsrs	r2, r3
 8003dd0:	4b61      	ldr	r3, [pc, #388]	@ (8003f58 <HAL_RCC_OscConfig+0x350>)
 8003dd2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003dd4:	4b61      	ldr	r3, [pc, #388]	@ (8003f5c <HAL_RCC_OscConfig+0x354>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2513      	movs	r5, #19
 8003dda:	197c      	adds	r4, r7, r5
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f7fe fa91 	bl	8002304 <HAL_InitTick>
 8003de2:	0003      	movs	r3, r0
 8003de4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003de6:	197b      	adds	r3, r7, r5
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d046      	beq.n	8003e7c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003dee:	197b      	adds	r3, r7, r5
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	e2d2      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d027      	beq.n	8003e4a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003dfa:	4b52      	ldr	r3, [pc, #328]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2209      	movs	r2, #9
 8003e00:	4393      	bics	r3, r2
 8003e02:	0019      	movs	r1, r3
 8003e04:	4b4f      	ldr	r3, [pc, #316]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e0c:	f7fe fac0 	bl	8002390 <HAL_GetTick>
 8003e10:	0003      	movs	r3, r0
 8003e12:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e16:	f7fe fabb 	bl	8002390 <HAL_GetTick>
 8003e1a:	0002      	movs	r2, r0
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e2b8      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e28:	4b46      	ldr	r3, [pc, #280]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2204      	movs	r2, #4
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d0f1      	beq.n	8003e16 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e32:	4b44      	ldr	r3, [pc, #272]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	4a46      	ldr	r2, [pc, #280]	@ (8003f50 <HAL_RCC_OscConfig+0x348>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	0019      	movs	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	021a      	lsls	r2, r3, #8
 8003e42:	4b40      	ldr	r3, [pc, #256]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e44:	430a      	orrs	r2, r1
 8003e46:	605a      	str	r2, [r3, #4]
 8003e48:	e018      	b.n	8003e7c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e4a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e50:	2101      	movs	r1, #1
 8003e52:	438a      	bics	r2, r1
 8003e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e56:	f7fe fa9b 	bl	8002390 <HAL_GetTick>
 8003e5a:	0003      	movs	r3, r0
 8003e5c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e60:	f7fe fa96 	bl	8002390 <HAL_GetTick>
 8003e64:	0002      	movs	r2, r0
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e293      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e72:	4b34      	ldr	r3, [pc, #208]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2204      	movs	r2, #4
 8003e78:	4013      	ands	r3, r2
 8003e7a:	d1f1      	bne.n	8003e60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2210      	movs	r2, #16
 8003e82:	4013      	ands	r3, r2
 8003e84:	d100      	bne.n	8003e88 <HAL_RCC_OscConfig+0x280>
 8003e86:	e0a2      	b.n	8003fce <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d140      	bne.n	8003f10 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	2380      	movs	r3, #128	@ 0x80
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	4013      	ands	r3, r2
 8003e98:	d005      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x29e>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e279      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ea6:	4b27      	ldr	r3, [pc, #156]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	4a2d      	ldr	r2, [pc, #180]	@ (8003f60 <HAL_RCC_OscConfig+0x358>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	0019      	movs	r1, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003eb4:	4b23      	ldr	r3, [pc, #140]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003eba:	4b22      	ldr	r3, [pc, #136]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	021b      	lsls	r3, r3, #8
 8003ec0:	0a19      	lsrs	r1, r3, #8
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	061a      	lsls	r2, r3, #24
 8003ec8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed2:	0b5b      	lsrs	r3, r3, #13
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	2280      	movs	r2, #128	@ 0x80
 8003ed8:	0212      	lsls	r2, r2, #8
 8003eda:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003edc:	4b19      	ldr	r3, [pc, #100]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	091b      	lsrs	r3, r3, #4
 8003ee2:	210f      	movs	r1, #15
 8003ee4:	400b      	ands	r3, r1
 8003ee6:	491b      	ldr	r1, [pc, #108]	@ (8003f54 <HAL_RCC_OscConfig+0x34c>)
 8003ee8:	5ccb      	ldrb	r3, [r1, r3]
 8003eea:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003eec:	4b1a      	ldr	r3, [pc, #104]	@ (8003f58 <HAL_RCC_OscConfig+0x350>)
 8003eee:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8003f5c <HAL_RCC_OscConfig+0x354>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2513      	movs	r5, #19
 8003ef6:	197c      	adds	r4, r7, r5
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f7fe fa03 	bl	8002304 <HAL_InitTick>
 8003efe:	0003      	movs	r3, r0
 8003f00:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003f02:	197b      	adds	r3, r7, r5
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d061      	beq.n	8003fce <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003f0a:	197b      	adds	r3, r7, r5
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	e244      	b.n	800439a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	69db      	ldr	r3, [r3, #28]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d040      	beq.n	8003f9a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f18:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <HAL_RCC_OscConfig+0x33c>)
 8003f1e:	2180      	movs	r1, #128	@ 0x80
 8003f20:	0049      	lsls	r1, r1, #1
 8003f22:	430a      	orrs	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f26:	f7fe fa33 	bl	8002390 <HAL_GetTick>
 8003f2a:	0003      	movs	r3, r0
 8003f2c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f2e:	e019      	b.n	8003f64 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f30:	f7fe fa2e 	bl	8002390 <HAL_GetTick>
 8003f34:	0002      	movs	r2, r0
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d912      	bls.n	8003f64 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e22b      	b.n	800439a <HAL_RCC_OscConfig+0x792>
 8003f42:	46c0      	nop			@ (mov r8, r8)
 8003f44:	40021000 	.word	0x40021000
 8003f48:	fffeffff 	.word	0xfffeffff
 8003f4c:	fffbffff 	.word	0xfffbffff
 8003f50:	ffffe0ff 	.word	0xffffe0ff
 8003f54:	080092e0 	.word	0x080092e0
 8003f58:	20000004 	.word	0x20000004
 8003f5c:	20000008 	.word	0x20000008
 8003f60:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f64:	4bca      	ldr	r3, [pc, #808]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	2380      	movs	r3, #128	@ 0x80
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	d0df      	beq.n	8003f30 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f70:	4bc7      	ldr	r3, [pc, #796]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	4ac7      	ldr	r2, [pc, #796]	@ (8004294 <HAL_RCC_OscConfig+0x68c>)
 8003f76:	4013      	ands	r3, r2
 8003f78:	0019      	movs	r1, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f7e:	4bc4      	ldr	r3, [pc, #784]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003f80:	430a      	orrs	r2, r1
 8003f82:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f84:	4bc2      	ldr	r3, [pc, #776]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	021b      	lsls	r3, r3, #8
 8003f8a:	0a19      	lsrs	r1, r3, #8
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	061a      	lsls	r2, r3, #24
 8003f92:	4bbf      	ldr	r3, [pc, #764]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003f94:	430a      	orrs	r2, r1
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	e019      	b.n	8003fce <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f9a:	4bbd      	ldr	r3, [pc, #756]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	4bbc      	ldr	r3, [pc, #752]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003fa0:	49bd      	ldr	r1, [pc, #756]	@ (8004298 <HAL_RCC_OscConfig+0x690>)
 8003fa2:	400a      	ands	r2, r1
 8003fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa6:	f7fe f9f3 	bl	8002390 <HAL_GetTick>
 8003faa:	0003      	movs	r3, r0
 8003fac:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fb0:	f7fe f9ee 	bl	8002390 <HAL_GetTick>
 8003fb4:	0002      	movs	r2, r0
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e1eb      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003fc2:	4bb3      	ldr	r3, [pc, #716]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	2380      	movs	r3, #128	@ 0x80
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4013      	ands	r3, r2
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2208      	movs	r2, #8
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	d036      	beq.n	8004046 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d019      	beq.n	8004014 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fe0:	4bab      	ldr	r3, [pc, #684]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003fe2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003fe4:	4baa      	ldr	r3, [pc, #680]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fec:	f7fe f9d0 	bl	8002390 <HAL_GetTick>
 8003ff0:	0003      	movs	r3, r0
 8003ff2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ff6:	f7fe f9cb 	bl	8002390 <HAL_GetTick>
 8003ffa:	0002      	movs	r2, r0
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e1c8      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004008:	4ba1      	ldr	r3, [pc, #644]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800400a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800400c:	2202      	movs	r2, #2
 800400e:	4013      	ands	r3, r2
 8004010:	d0f1      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x3ee>
 8004012:	e018      	b.n	8004046 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004014:	4b9e      	ldr	r3, [pc, #632]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004016:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004018:	4b9d      	ldr	r3, [pc, #628]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800401a:	2101      	movs	r1, #1
 800401c:	438a      	bics	r2, r1
 800401e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004020:	f7fe f9b6 	bl	8002390 <HAL_GetTick>
 8004024:	0003      	movs	r3, r0
 8004026:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004028:	e008      	b.n	800403c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800402a:	f7fe f9b1 	bl	8002390 <HAL_GetTick>
 800402e:	0002      	movs	r2, r0
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d901      	bls.n	800403c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e1ae      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800403c:	4b94      	ldr	r3, [pc, #592]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800403e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004040:	2202      	movs	r2, #2
 8004042:	4013      	ands	r3, r2
 8004044:	d1f1      	bne.n	800402a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2204      	movs	r2, #4
 800404c:	4013      	ands	r3, r2
 800404e:	d100      	bne.n	8004052 <HAL_RCC_OscConfig+0x44a>
 8004050:	e0ae      	b.n	80041b0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004052:	2023      	movs	r0, #35	@ 0x23
 8004054:	183b      	adds	r3, r7, r0
 8004056:	2200      	movs	r2, #0
 8004058:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800405a:	4b8d      	ldr	r3, [pc, #564]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800405c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800405e:	2380      	movs	r3, #128	@ 0x80
 8004060:	055b      	lsls	r3, r3, #21
 8004062:	4013      	ands	r3, r2
 8004064:	d109      	bne.n	800407a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004066:	4b8a      	ldr	r3, [pc, #552]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004068:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800406a:	4b89      	ldr	r3, [pc, #548]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800406c:	2180      	movs	r1, #128	@ 0x80
 800406e:	0549      	lsls	r1, r1, #21
 8004070:	430a      	orrs	r2, r1
 8004072:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004074:	183b      	adds	r3, r7, r0
 8004076:	2201      	movs	r2, #1
 8004078:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800407a:	4b88      	ldr	r3, [pc, #544]	@ (800429c <HAL_RCC_OscConfig+0x694>)
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	2380      	movs	r3, #128	@ 0x80
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	4013      	ands	r3, r2
 8004084:	d11a      	bne.n	80040bc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004086:	4b85      	ldr	r3, [pc, #532]	@ (800429c <HAL_RCC_OscConfig+0x694>)
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	4b84      	ldr	r3, [pc, #528]	@ (800429c <HAL_RCC_OscConfig+0x694>)
 800408c:	2180      	movs	r1, #128	@ 0x80
 800408e:	0049      	lsls	r1, r1, #1
 8004090:	430a      	orrs	r2, r1
 8004092:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004094:	f7fe f97c 	bl	8002390 <HAL_GetTick>
 8004098:	0003      	movs	r3, r0
 800409a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800409e:	f7fe f977 	bl	8002390 <HAL_GetTick>
 80040a2:	0002      	movs	r2, r0
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b64      	cmp	r3, #100	@ 0x64
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e174      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b0:	4b7a      	ldr	r3, [pc, #488]	@ (800429c <HAL_RCC_OscConfig+0x694>)
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	2380      	movs	r3, #128	@ 0x80
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	4013      	ands	r3, r2
 80040ba:	d0f0      	beq.n	800409e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689a      	ldr	r2, [r3, #8]
 80040c0:	2380      	movs	r3, #128	@ 0x80
 80040c2:	005b      	lsls	r3, r3, #1
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d107      	bne.n	80040d8 <HAL_RCC_OscConfig+0x4d0>
 80040c8:	4b71      	ldr	r3, [pc, #452]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80040ca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040cc:	4b70      	ldr	r3, [pc, #448]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80040ce:	2180      	movs	r1, #128	@ 0x80
 80040d0:	0049      	lsls	r1, r1, #1
 80040d2:	430a      	orrs	r2, r1
 80040d4:	651a      	str	r2, [r3, #80]	@ 0x50
 80040d6:	e031      	b.n	800413c <HAL_RCC_OscConfig+0x534>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10c      	bne.n	80040fa <HAL_RCC_OscConfig+0x4f2>
 80040e0:	4b6b      	ldr	r3, [pc, #428]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80040e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040e4:	4b6a      	ldr	r3, [pc, #424]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80040e6:	496c      	ldr	r1, [pc, #432]	@ (8004298 <HAL_RCC_OscConfig+0x690>)
 80040e8:	400a      	ands	r2, r1
 80040ea:	651a      	str	r2, [r3, #80]	@ 0x50
 80040ec:	4b68      	ldr	r3, [pc, #416]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80040ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040f0:	4b67      	ldr	r3, [pc, #412]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80040f2:	496b      	ldr	r1, [pc, #428]	@ (80042a0 <HAL_RCC_OscConfig+0x698>)
 80040f4:	400a      	ands	r2, r1
 80040f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80040f8:	e020      	b.n	800413c <HAL_RCC_OscConfig+0x534>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	689a      	ldr	r2, [r3, #8]
 80040fe:	23a0      	movs	r3, #160	@ 0xa0
 8004100:	00db      	lsls	r3, r3, #3
 8004102:	429a      	cmp	r2, r3
 8004104:	d10e      	bne.n	8004124 <HAL_RCC_OscConfig+0x51c>
 8004106:	4b62      	ldr	r3, [pc, #392]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004108:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800410a:	4b61      	ldr	r3, [pc, #388]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800410c:	2180      	movs	r1, #128	@ 0x80
 800410e:	00c9      	lsls	r1, r1, #3
 8004110:	430a      	orrs	r2, r1
 8004112:	651a      	str	r2, [r3, #80]	@ 0x50
 8004114:	4b5e      	ldr	r3, [pc, #376]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004116:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004118:	4b5d      	ldr	r3, [pc, #372]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800411a:	2180      	movs	r1, #128	@ 0x80
 800411c:	0049      	lsls	r1, r1, #1
 800411e:	430a      	orrs	r2, r1
 8004120:	651a      	str	r2, [r3, #80]	@ 0x50
 8004122:	e00b      	b.n	800413c <HAL_RCC_OscConfig+0x534>
 8004124:	4b5a      	ldr	r3, [pc, #360]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004126:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004128:	4b59      	ldr	r3, [pc, #356]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800412a:	495b      	ldr	r1, [pc, #364]	@ (8004298 <HAL_RCC_OscConfig+0x690>)
 800412c:	400a      	ands	r2, r1
 800412e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004130:	4b57      	ldr	r3, [pc, #348]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004132:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004134:	4b56      	ldr	r3, [pc, #344]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004136:	495a      	ldr	r1, [pc, #360]	@ (80042a0 <HAL_RCC_OscConfig+0x698>)
 8004138:	400a      	ands	r2, r1
 800413a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d015      	beq.n	8004170 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004144:	f7fe f924 	bl	8002390 <HAL_GetTick>
 8004148:	0003      	movs	r3, r0
 800414a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800414c:	e009      	b.n	8004162 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800414e:	f7fe f91f 	bl	8002390 <HAL_GetTick>
 8004152:	0002      	movs	r2, r0
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	4a52      	ldr	r2, [pc, #328]	@ (80042a4 <HAL_RCC_OscConfig+0x69c>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e11b      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004162:	4b4b      	ldr	r3, [pc, #300]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004164:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004166:	2380      	movs	r3, #128	@ 0x80
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	4013      	ands	r3, r2
 800416c:	d0ef      	beq.n	800414e <HAL_RCC_OscConfig+0x546>
 800416e:	e014      	b.n	800419a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004170:	f7fe f90e 	bl	8002390 <HAL_GetTick>
 8004174:	0003      	movs	r3, r0
 8004176:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004178:	e009      	b.n	800418e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800417a:	f7fe f909 	bl	8002390 <HAL_GetTick>
 800417e:	0002      	movs	r2, r0
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	4a47      	ldr	r2, [pc, #284]	@ (80042a4 <HAL_RCC_OscConfig+0x69c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e105      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800418e:	4b40      	ldr	r3, [pc, #256]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004190:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004192:	2380      	movs	r3, #128	@ 0x80
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4013      	ands	r3, r2
 8004198:	d1ef      	bne.n	800417a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800419a:	2323      	movs	r3, #35	@ 0x23
 800419c:	18fb      	adds	r3, r7, r3
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d105      	bne.n	80041b0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041a4:	4b3a      	ldr	r3, [pc, #232]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80041a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041a8:	4b39      	ldr	r3, [pc, #228]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80041aa:	493f      	ldr	r1, [pc, #252]	@ (80042a8 <HAL_RCC_OscConfig+0x6a0>)
 80041ac:	400a      	ands	r2, r1
 80041ae:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2220      	movs	r2, #32
 80041b6:	4013      	ands	r3, r2
 80041b8:	d049      	beq.n	800424e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d026      	beq.n	8004210 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80041c2:	4b33      	ldr	r3, [pc, #204]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80041c4:	689a      	ldr	r2, [r3, #8]
 80041c6:	4b32      	ldr	r3, [pc, #200]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80041c8:	2101      	movs	r1, #1
 80041ca:	430a      	orrs	r2, r1
 80041cc:	609a      	str	r2, [r3, #8]
 80041ce:	4b30      	ldr	r3, [pc, #192]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80041d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041d2:	4b2f      	ldr	r3, [pc, #188]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 80041d4:	2101      	movs	r1, #1
 80041d6:	430a      	orrs	r2, r1
 80041d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80041da:	4b34      	ldr	r3, [pc, #208]	@ (80042ac <HAL_RCC_OscConfig+0x6a4>)
 80041dc:	6a1a      	ldr	r2, [r3, #32]
 80041de:	4b33      	ldr	r3, [pc, #204]	@ (80042ac <HAL_RCC_OscConfig+0x6a4>)
 80041e0:	2180      	movs	r1, #128	@ 0x80
 80041e2:	0189      	lsls	r1, r1, #6
 80041e4:	430a      	orrs	r2, r1
 80041e6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e8:	f7fe f8d2 	bl	8002390 <HAL_GetTick>
 80041ec:	0003      	movs	r3, r0
 80041ee:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041f2:	f7fe f8cd 	bl	8002390 <HAL_GetTick>
 80041f6:	0002      	movs	r2, r0
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e0ca      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004204:	4b22      	ldr	r3, [pc, #136]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2202      	movs	r2, #2
 800420a:	4013      	ands	r3, r2
 800420c:	d0f1      	beq.n	80041f2 <HAL_RCC_OscConfig+0x5ea>
 800420e:	e01e      	b.n	800424e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004210:	4b1f      	ldr	r3, [pc, #124]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	4b1e      	ldr	r3, [pc, #120]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004216:	2101      	movs	r1, #1
 8004218:	438a      	bics	r2, r1
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	4b23      	ldr	r3, [pc, #140]	@ (80042ac <HAL_RCC_OscConfig+0x6a4>)
 800421e:	6a1a      	ldr	r2, [r3, #32]
 8004220:	4b22      	ldr	r3, [pc, #136]	@ (80042ac <HAL_RCC_OscConfig+0x6a4>)
 8004222:	4923      	ldr	r1, [pc, #140]	@ (80042b0 <HAL_RCC_OscConfig+0x6a8>)
 8004224:	400a      	ands	r2, r1
 8004226:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004228:	f7fe f8b2 	bl	8002390 <HAL_GetTick>
 800422c:	0003      	movs	r3, r0
 800422e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004232:	f7fe f8ad 	bl	8002390 <HAL_GetTick>
 8004236:	0002      	movs	r2, r0
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e0aa      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004244:	4b12      	ldr	r3, [pc, #72]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	2202      	movs	r2, #2
 800424a:	4013      	ands	r3, r2
 800424c:	d1f1      	bne.n	8004232 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004252:	2b00      	cmp	r3, #0
 8004254:	d100      	bne.n	8004258 <HAL_RCC_OscConfig+0x650>
 8004256:	e09f      	b.n	8004398 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	2b0c      	cmp	r3, #12
 800425c:	d100      	bne.n	8004260 <HAL_RCC_OscConfig+0x658>
 800425e:	e078      	b.n	8004352 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004264:	2b02      	cmp	r3, #2
 8004266:	d159      	bne.n	800431c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004268:	4b09      	ldr	r3, [pc, #36]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	4b08      	ldr	r3, [pc, #32]	@ (8004290 <HAL_RCC_OscConfig+0x688>)
 800426e:	4911      	ldr	r1, [pc, #68]	@ (80042b4 <HAL_RCC_OscConfig+0x6ac>)
 8004270:	400a      	ands	r2, r1
 8004272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004274:	f7fe f88c 	bl	8002390 <HAL_GetTick>
 8004278:	0003      	movs	r3, r0
 800427a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800427c:	e01c      	b.n	80042b8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800427e:	f7fe f887 	bl	8002390 <HAL_GetTick>
 8004282:	0002      	movs	r2, r0
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d915      	bls.n	80042b8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e084      	b.n	800439a <HAL_RCC_OscConfig+0x792>
 8004290:	40021000 	.word	0x40021000
 8004294:	ffff1fff 	.word	0xffff1fff
 8004298:	fffffeff 	.word	0xfffffeff
 800429c:	40007000 	.word	0x40007000
 80042a0:	fffffbff 	.word	0xfffffbff
 80042a4:	00001388 	.word	0x00001388
 80042a8:	efffffff 	.word	0xefffffff
 80042ac:	40010000 	.word	0x40010000
 80042b0:	ffffdfff 	.word	0xffffdfff
 80042b4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80042b8:	4b3a      	ldr	r3, [pc, #232]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	2380      	movs	r3, #128	@ 0x80
 80042be:	049b      	lsls	r3, r3, #18
 80042c0:	4013      	ands	r3, r2
 80042c2:	d1dc      	bne.n	800427e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042c4:	4b37      	ldr	r3, [pc, #220]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	4a37      	ldr	r2, [pc, #220]	@ (80043a8 <HAL_RCC_OscConfig+0x7a0>)
 80042ca:	4013      	ands	r3, r2
 80042cc:	0019      	movs	r1, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d6:	431a      	orrs	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042dc:	431a      	orrs	r2, r3
 80042de:	4b31      	ldr	r3, [pc, #196]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 80042e0:	430a      	orrs	r2, r1
 80042e2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042e4:	4b2f      	ldr	r3, [pc, #188]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	4b2e      	ldr	r3, [pc, #184]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 80042ea:	2180      	movs	r1, #128	@ 0x80
 80042ec:	0449      	lsls	r1, r1, #17
 80042ee:	430a      	orrs	r2, r1
 80042f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f2:	f7fe f84d 	bl	8002390 <HAL_GetTick>
 80042f6:	0003      	movs	r3, r0
 80042f8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80042fa:	e008      	b.n	800430e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042fc:	f7fe f848 	bl	8002390 <HAL_GetTick>
 8004300:	0002      	movs	r2, r0
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e045      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800430e:	4b25      	ldr	r3, [pc, #148]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	2380      	movs	r3, #128	@ 0x80
 8004314:	049b      	lsls	r3, r3, #18
 8004316:	4013      	ands	r3, r2
 8004318:	d0f0      	beq.n	80042fc <HAL_RCC_OscConfig+0x6f4>
 800431a:	e03d      	b.n	8004398 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800431c:	4b21      	ldr	r3, [pc, #132]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	4b20      	ldr	r3, [pc, #128]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 8004322:	4922      	ldr	r1, [pc, #136]	@ (80043ac <HAL_RCC_OscConfig+0x7a4>)
 8004324:	400a      	ands	r2, r1
 8004326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004328:	f7fe f832 	bl	8002390 <HAL_GetTick>
 800432c:	0003      	movs	r3, r0
 800432e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004330:	e008      	b.n	8004344 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004332:	f7fe f82d 	bl	8002390 <HAL_GetTick>
 8004336:	0002      	movs	r2, r0
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e02a      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004344:	4b17      	ldr	r3, [pc, #92]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	2380      	movs	r3, #128	@ 0x80
 800434a:	049b      	lsls	r3, r3, #18
 800434c:	4013      	ands	r3, r2
 800434e:	d1f0      	bne.n	8004332 <HAL_RCC_OscConfig+0x72a>
 8004350:	e022      	b.n	8004398 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004356:	2b01      	cmp	r3, #1
 8004358:	d101      	bne.n	800435e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e01d      	b.n	800439a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800435e:	4b11      	ldr	r3, [pc, #68]	@ (80043a4 <HAL_RCC_OscConfig+0x79c>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	2380      	movs	r3, #128	@ 0x80
 8004368:	025b      	lsls	r3, r3, #9
 800436a:	401a      	ands	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004370:	429a      	cmp	r2, r3
 8004372:	d10f      	bne.n	8004394 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	23f0      	movs	r3, #240	@ 0xf0
 8004378:	039b      	lsls	r3, r3, #14
 800437a:	401a      	ands	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004380:	429a      	cmp	r2, r3
 8004382:	d107      	bne.n	8004394 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	23c0      	movs	r3, #192	@ 0xc0
 8004388:	041b      	lsls	r3, r3, #16
 800438a:	401a      	ands	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004390:	429a      	cmp	r2, r3
 8004392:	d001      	beq.n	8004398 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e000      	b.n	800439a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	0018      	movs	r0, r3
 800439c:	46bd      	mov	sp, r7
 800439e:	b00a      	add	sp, #40	@ 0x28
 80043a0:	bdb0      	pop	{r4, r5, r7, pc}
 80043a2:	46c0      	nop			@ (mov r8, r8)
 80043a4:	40021000 	.word	0x40021000
 80043a8:	ff02ffff 	.word	0xff02ffff
 80043ac:	feffffff 	.word	0xfeffffff

080043b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043b0:	b5b0      	push	{r4, r5, r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d101      	bne.n	80043c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e128      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043c4:	4b96      	ldr	r3, [pc, #600]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2201      	movs	r2, #1
 80043ca:	4013      	ands	r3, r2
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d91e      	bls.n	8004410 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d2:	4b93      	ldr	r3, [pc, #588]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2201      	movs	r2, #1
 80043d8:	4393      	bics	r3, r2
 80043da:	0019      	movs	r1, r3
 80043dc:	4b90      	ldr	r3, [pc, #576]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043e4:	f7fd ffd4 	bl	8002390 <HAL_GetTick>
 80043e8:	0003      	movs	r3, r0
 80043ea:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ec:	e009      	b.n	8004402 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ee:	f7fd ffcf 	bl	8002390 <HAL_GetTick>
 80043f2:	0002      	movs	r2, r0
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	4a8a      	ldr	r2, [pc, #552]	@ (8004624 <HAL_RCC_ClockConfig+0x274>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e109      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004402:	4b87      	ldr	r3, [pc, #540]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2201      	movs	r2, #1
 8004408:	4013      	ands	r3, r2
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	429a      	cmp	r2, r3
 800440e:	d1ee      	bne.n	80043ee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2202      	movs	r2, #2
 8004416:	4013      	ands	r3, r2
 8004418:	d009      	beq.n	800442e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800441a:	4b83      	ldr	r3, [pc, #524]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	22f0      	movs	r2, #240	@ 0xf0
 8004420:	4393      	bics	r3, r2
 8004422:	0019      	movs	r1, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	4b7f      	ldr	r3, [pc, #508]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 800442a:	430a      	orrs	r2, r1
 800442c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2201      	movs	r2, #1
 8004434:	4013      	ands	r3, r2
 8004436:	d100      	bne.n	800443a <HAL_RCC_ClockConfig+0x8a>
 8004438:	e089      	b.n	800454e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b02      	cmp	r3, #2
 8004440:	d107      	bne.n	8004452 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004442:	4b79      	ldr	r3, [pc, #484]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	2380      	movs	r3, #128	@ 0x80
 8004448:	029b      	lsls	r3, r3, #10
 800444a:	4013      	ands	r3, r2
 800444c:	d120      	bne.n	8004490 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e0e1      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b03      	cmp	r3, #3
 8004458:	d107      	bne.n	800446a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800445a:	4b73      	ldr	r3, [pc, #460]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	2380      	movs	r3, #128	@ 0x80
 8004460:	049b      	lsls	r3, r3, #18
 8004462:	4013      	ands	r3, r2
 8004464:	d114      	bne.n	8004490 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e0d5      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d106      	bne.n	8004480 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004472:	4b6d      	ldr	r3, [pc, #436]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2204      	movs	r2, #4
 8004478:	4013      	ands	r3, r2
 800447a:	d109      	bne.n	8004490 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0ca      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004480:	4b69      	ldr	r3, [pc, #420]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	2380      	movs	r3, #128	@ 0x80
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4013      	ands	r3, r2
 800448a:	d101      	bne.n	8004490 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0c2      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004490:	4b65      	ldr	r3, [pc, #404]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	2203      	movs	r2, #3
 8004496:	4393      	bics	r3, r2
 8004498:	0019      	movs	r1, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685a      	ldr	r2, [r3, #4]
 800449e:	4b62      	ldr	r3, [pc, #392]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80044a0:	430a      	orrs	r2, r1
 80044a2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044a4:	f7fd ff74 	bl	8002390 <HAL_GetTick>
 80044a8:	0003      	movs	r3, r0
 80044aa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d111      	bne.n	80044d8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044b4:	e009      	b.n	80044ca <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b6:	f7fd ff6b 	bl	8002390 <HAL_GetTick>
 80044ba:	0002      	movs	r2, r0
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	4a58      	ldr	r2, [pc, #352]	@ (8004624 <HAL_RCC_ClockConfig+0x274>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e0a5      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044ca:	4b57      	ldr	r3, [pc, #348]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	220c      	movs	r2, #12
 80044d0:	4013      	ands	r3, r2
 80044d2:	2b08      	cmp	r3, #8
 80044d4:	d1ef      	bne.n	80044b6 <HAL_RCC_ClockConfig+0x106>
 80044d6:	e03a      	b.n	800454e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d111      	bne.n	8004504 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044e0:	e009      	b.n	80044f6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044e2:	f7fd ff55 	bl	8002390 <HAL_GetTick>
 80044e6:	0002      	movs	r2, r0
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	4a4d      	ldr	r2, [pc, #308]	@ (8004624 <HAL_RCC_ClockConfig+0x274>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e08f      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044f6:	4b4c      	ldr	r3, [pc, #304]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	220c      	movs	r2, #12
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b0c      	cmp	r3, #12
 8004500:	d1ef      	bne.n	80044e2 <HAL_RCC_ClockConfig+0x132>
 8004502:	e024      	b.n	800454e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d11b      	bne.n	8004544 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800450c:	e009      	b.n	8004522 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800450e:	f7fd ff3f 	bl	8002390 <HAL_GetTick>
 8004512:	0002      	movs	r2, r0
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	4a42      	ldr	r2, [pc, #264]	@ (8004624 <HAL_RCC_ClockConfig+0x274>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e079      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004522:	4b41      	ldr	r3, [pc, #260]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	220c      	movs	r2, #12
 8004528:	4013      	ands	r3, r2
 800452a:	2b04      	cmp	r3, #4
 800452c:	d1ef      	bne.n	800450e <HAL_RCC_ClockConfig+0x15e>
 800452e:	e00e      	b.n	800454e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004530:	f7fd ff2e 	bl	8002390 <HAL_GetTick>
 8004534:	0002      	movs	r2, r0
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	4a3a      	ldr	r2, [pc, #232]	@ (8004624 <HAL_RCC_ClockConfig+0x274>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e068      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004544:	4b38      	ldr	r3, [pc, #224]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	220c      	movs	r2, #12
 800454a:	4013      	ands	r3, r2
 800454c:	d1f0      	bne.n	8004530 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800454e:	4b34      	ldr	r3, [pc, #208]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2201      	movs	r2, #1
 8004554:	4013      	ands	r3, r2
 8004556:	683a      	ldr	r2, [r7, #0]
 8004558:	429a      	cmp	r2, r3
 800455a:	d21e      	bcs.n	800459a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800455c:	4b30      	ldr	r3, [pc, #192]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2201      	movs	r2, #1
 8004562:	4393      	bics	r3, r2
 8004564:	0019      	movs	r1, r3
 8004566:	4b2e      	ldr	r3, [pc, #184]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800456e:	f7fd ff0f 	bl	8002390 <HAL_GetTick>
 8004572:	0003      	movs	r3, r0
 8004574:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004576:	e009      	b.n	800458c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004578:	f7fd ff0a 	bl	8002390 <HAL_GetTick>
 800457c:	0002      	movs	r2, r0
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	4a28      	ldr	r2, [pc, #160]	@ (8004624 <HAL_RCC_ClockConfig+0x274>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d901      	bls.n	800458c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e044      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800458c:	4b24      	ldr	r3, [pc, #144]	@ (8004620 <HAL_RCC_ClockConfig+0x270>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2201      	movs	r2, #1
 8004592:	4013      	ands	r3, r2
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	429a      	cmp	r2, r3
 8004598:	d1ee      	bne.n	8004578 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2204      	movs	r2, #4
 80045a0:	4013      	ands	r3, r2
 80045a2:	d009      	beq.n	80045b8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045a4:	4b20      	ldr	r3, [pc, #128]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	4a20      	ldr	r2, [pc, #128]	@ (800462c <HAL_RCC_ClockConfig+0x27c>)
 80045aa:	4013      	ands	r3, r2
 80045ac:	0019      	movs	r1, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80045b4:	430a      	orrs	r2, r1
 80045b6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2208      	movs	r2, #8
 80045be:	4013      	ands	r3, r2
 80045c0:	d00a      	beq.n	80045d8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045c2:	4b19      	ldr	r3, [pc, #100]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004630 <HAL_RCC_ClockConfig+0x280>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	0019      	movs	r1, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	00da      	lsls	r2, r3, #3
 80045d2:	4b15      	ldr	r3, [pc, #84]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80045d4:	430a      	orrs	r2, r1
 80045d6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045d8:	f000 f832 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 80045dc:	0001      	movs	r1, r0
 80045de:	4b12      	ldr	r3, [pc, #72]	@ (8004628 <HAL_RCC_ClockConfig+0x278>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	091b      	lsrs	r3, r3, #4
 80045e4:	220f      	movs	r2, #15
 80045e6:	4013      	ands	r3, r2
 80045e8:	4a12      	ldr	r2, [pc, #72]	@ (8004634 <HAL_RCC_ClockConfig+0x284>)
 80045ea:	5cd3      	ldrb	r3, [r2, r3]
 80045ec:	000a      	movs	r2, r1
 80045ee:	40da      	lsrs	r2, r3
 80045f0:	4b11      	ldr	r3, [pc, #68]	@ (8004638 <HAL_RCC_ClockConfig+0x288>)
 80045f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80045f4:	4b11      	ldr	r3, [pc, #68]	@ (800463c <HAL_RCC_ClockConfig+0x28c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	250b      	movs	r5, #11
 80045fa:	197c      	adds	r4, r7, r5
 80045fc:	0018      	movs	r0, r3
 80045fe:	f7fd fe81 	bl	8002304 <HAL_InitTick>
 8004602:	0003      	movs	r3, r0
 8004604:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004606:	197b      	adds	r3, r7, r5
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d002      	beq.n	8004614 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800460e:	197b      	adds	r3, r7, r5
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	e000      	b.n	8004616 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	0018      	movs	r0, r3
 8004618:	46bd      	mov	sp, r7
 800461a:	b004      	add	sp, #16
 800461c:	bdb0      	pop	{r4, r5, r7, pc}
 800461e:	46c0      	nop			@ (mov r8, r8)
 8004620:	40022000 	.word	0x40022000
 8004624:	00001388 	.word	0x00001388
 8004628:	40021000 	.word	0x40021000
 800462c:	fffff8ff 	.word	0xfffff8ff
 8004630:	ffffc7ff 	.word	0xffffc7ff
 8004634:	080092e0 	.word	0x080092e0
 8004638:	20000004 	.word	0x20000004
 800463c:	20000008 	.word	0x20000008

08004640 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004646:	4b3c      	ldr	r3, [pc, #240]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	220c      	movs	r2, #12
 8004650:	4013      	ands	r3, r2
 8004652:	2b0c      	cmp	r3, #12
 8004654:	d013      	beq.n	800467e <HAL_RCC_GetSysClockFreq+0x3e>
 8004656:	d85c      	bhi.n	8004712 <HAL_RCC_GetSysClockFreq+0xd2>
 8004658:	2b04      	cmp	r3, #4
 800465a:	d002      	beq.n	8004662 <HAL_RCC_GetSysClockFreq+0x22>
 800465c:	2b08      	cmp	r3, #8
 800465e:	d00b      	beq.n	8004678 <HAL_RCC_GetSysClockFreq+0x38>
 8004660:	e057      	b.n	8004712 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004662:	4b35      	ldr	r3, [pc, #212]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2210      	movs	r2, #16
 8004668:	4013      	ands	r3, r2
 800466a:	d002      	beq.n	8004672 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800466c:	4b33      	ldr	r3, [pc, #204]	@ (800473c <HAL_RCC_GetSysClockFreq+0xfc>)
 800466e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004670:	e05d      	b.n	800472e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8004672:	4b33      	ldr	r3, [pc, #204]	@ (8004740 <HAL_RCC_GetSysClockFreq+0x100>)
 8004674:	613b      	str	r3, [r7, #16]
      break;
 8004676:	e05a      	b.n	800472e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004678:	4b32      	ldr	r3, [pc, #200]	@ (8004744 <HAL_RCC_GetSysClockFreq+0x104>)
 800467a:	613b      	str	r3, [r7, #16]
      break;
 800467c:	e057      	b.n	800472e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	0c9b      	lsrs	r3, r3, #18
 8004682:	220f      	movs	r2, #15
 8004684:	4013      	ands	r3, r2
 8004686:	4a30      	ldr	r2, [pc, #192]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x108>)
 8004688:	5cd3      	ldrb	r3, [r2, r3]
 800468a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	0d9b      	lsrs	r3, r3, #22
 8004690:	2203      	movs	r2, #3
 8004692:	4013      	ands	r3, r2
 8004694:	3301      	adds	r3, #1
 8004696:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004698:	4b27      	ldr	r3, [pc, #156]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 800469a:	68da      	ldr	r2, [r3, #12]
 800469c:	2380      	movs	r3, #128	@ 0x80
 800469e:	025b      	lsls	r3, r3, #9
 80046a0:	4013      	ands	r3, r2
 80046a2:	d00f      	beq.n	80046c4 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	000a      	movs	r2, r1
 80046a8:	0152      	lsls	r2, r2, #5
 80046aa:	1a52      	subs	r2, r2, r1
 80046ac:	0193      	lsls	r3, r2, #6
 80046ae:	1a9b      	subs	r3, r3, r2
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	185b      	adds	r3, r3, r1
 80046b4:	025b      	lsls	r3, r3, #9
 80046b6:	6879      	ldr	r1, [r7, #4]
 80046b8:	0018      	movs	r0, r3
 80046ba:	f7fb fd37 	bl	800012c <__udivsi3>
 80046be:	0003      	movs	r3, r0
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	e023      	b.n	800470c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80046c4:	4b1c      	ldr	r3, [pc, #112]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2210      	movs	r2, #16
 80046ca:	4013      	ands	r3, r2
 80046cc:	d00f      	beq.n	80046ee <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80046ce:	68b9      	ldr	r1, [r7, #8]
 80046d0:	000a      	movs	r2, r1
 80046d2:	0152      	lsls	r2, r2, #5
 80046d4:	1a52      	subs	r2, r2, r1
 80046d6:	0193      	lsls	r3, r2, #6
 80046d8:	1a9b      	subs	r3, r3, r2
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	185b      	adds	r3, r3, r1
 80046de:	021b      	lsls	r3, r3, #8
 80046e0:	6879      	ldr	r1, [r7, #4]
 80046e2:	0018      	movs	r0, r3
 80046e4:	f7fb fd22 	bl	800012c <__udivsi3>
 80046e8:	0003      	movs	r3, r0
 80046ea:	617b      	str	r3, [r7, #20]
 80046ec:	e00e      	b.n	800470c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80046ee:	68b9      	ldr	r1, [r7, #8]
 80046f0:	000a      	movs	r2, r1
 80046f2:	0152      	lsls	r2, r2, #5
 80046f4:	1a52      	subs	r2, r2, r1
 80046f6:	0193      	lsls	r3, r2, #6
 80046f8:	1a9b      	subs	r3, r3, r2
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	185b      	adds	r3, r3, r1
 80046fe:	029b      	lsls	r3, r3, #10
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	0018      	movs	r0, r3
 8004704:	f7fb fd12 	bl	800012c <__udivsi3>
 8004708:	0003      	movs	r3, r0
 800470a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	613b      	str	r3, [r7, #16]
      break;
 8004710:	e00d      	b.n	800472e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004712:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	0b5b      	lsrs	r3, r3, #13
 8004718:	2207      	movs	r2, #7
 800471a:	4013      	ands	r3, r2
 800471c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	3301      	adds	r3, #1
 8004722:	2280      	movs	r2, #128	@ 0x80
 8004724:	0212      	lsls	r2, r2, #8
 8004726:	409a      	lsls	r2, r3
 8004728:	0013      	movs	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
      break;
 800472c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800472e:	693b      	ldr	r3, [r7, #16]
}
 8004730:	0018      	movs	r0, r3
 8004732:	46bd      	mov	sp, r7
 8004734:	b006      	add	sp, #24
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40021000 	.word	0x40021000
 800473c:	003d0900 	.word	0x003d0900
 8004740:	00f42400 	.word	0x00f42400
 8004744:	007a1200 	.word	0x007a1200
 8004748:	080092f8 	.word	0x080092f8

0800474c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004750:	4b02      	ldr	r3, [pc, #8]	@ (800475c <HAL_RCC_GetHCLKFreq+0x10>)
 8004752:	681b      	ldr	r3, [r3, #0]
}
 8004754:	0018      	movs	r0, r3
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	46c0      	nop			@ (mov r8, r8)
 800475c:	20000004 	.word	0x20000004

08004760 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004764:	f7ff fff2 	bl	800474c <HAL_RCC_GetHCLKFreq>
 8004768:	0001      	movs	r1, r0
 800476a:	4b06      	ldr	r3, [pc, #24]	@ (8004784 <HAL_RCC_GetPCLK1Freq+0x24>)
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	0a1b      	lsrs	r3, r3, #8
 8004770:	2207      	movs	r2, #7
 8004772:	4013      	ands	r3, r2
 8004774:	4a04      	ldr	r2, [pc, #16]	@ (8004788 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004776:	5cd3      	ldrb	r3, [r2, r3]
 8004778:	40d9      	lsrs	r1, r3
 800477a:	000b      	movs	r3, r1
}
 800477c:	0018      	movs	r0, r3
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	46c0      	nop			@ (mov r8, r8)
 8004784:	40021000 	.word	0x40021000
 8004788:	080092f0 	.word	0x080092f0

0800478c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004790:	f7ff ffdc 	bl	800474c <HAL_RCC_GetHCLKFreq>
 8004794:	0001      	movs	r1, r0
 8004796:	4b06      	ldr	r3, [pc, #24]	@ (80047b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	0adb      	lsrs	r3, r3, #11
 800479c:	2207      	movs	r2, #7
 800479e:	4013      	ands	r3, r2
 80047a0:	4a04      	ldr	r2, [pc, #16]	@ (80047b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047a2:	5cd3      	ldrb	r3, [r2, r3]
 80047a4:	40d9      	lsrs	r1, r3
 80047a6:	000b      	movs	r3, r1
}
 80047a8:	0018      	movs	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	46c0      	nop			@ (mov r8, r8)
 80047b0:	40021000 	.word	0x40021000
 80047b4:	080092f0 	.word	0x080092f0

080047b8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80047c0:	2317      	movs	r3, #23
 80047c2:	18fb      	adds	r3, r7, r3
 80047c4:	2200      	movs	r2, #0
 80047c6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2220      	movs	r2, #32
 80047ce:	4013      	ands	r3, r2
 80047d0:	d106      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	2380      	movs	r3, #128	@ 0x80
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	4013      	ands	r3, r2
 80047dc:	d100      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80047de:	e104      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047e0:	4bb9      	ldr	r3, [pc, #740]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047e4:	2380      	movs	r3, #128	@ 0x80
 80047e6:	055b      	lsls	r3, r3, #21
 80047e8:	4013      	ands	r3, r2
 80047ea:	d10a      	bne.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ec:	4bb6      	ldr	r3, [pc, #728]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047f0:	4bb5      	ldr	r3, [pc, #724]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047f2:	2180      	movs	r1, #128	@ 0x80
 80047f4:	0549      	lsls	r1, r1, #21
 80047f6:	430a      	orrs	r2, r1
 80047f8:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80047fa:	2317      	movs	r3, #23
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	2201      	movs	r2, #1
 8004800:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004802:	4bb2      	ldr	r3, [pc, #712]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	2380      	movs	r3, #128	@ 0x80
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	4013      	ands	r3, r2
 800480c:	d11a      	bne.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800480e:	4baf      	ldr	r3, [pc, #700]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	4bae      	ldr	r3, [pc, #696]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004814:	2180      	movs	r1, #128	@ 0x80
 8004816:	0049      	lsls	r1, r1, #1
 8004818:	430a      	orrs	r2, r1
 800481a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800481c:	f7fd fdb8 	bl	8002390 <HAL_GetTick>
 8004820:	0003      	movs	r3, r0
 8004822:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004824:	e008      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004826:	f7fd fdb3 	bl	8002390 <HAL_GetTick>
 800482a:	0002      	movs	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b64      	cmp	r3, #100	@ 0x64
 8004832:	d901      	bls.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e143      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004838:	4ba4      	ldr	r3, [pc, #656]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	2380      	movs	r3, #128	@ 0x80
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	4013      	ands	r3, r2
 8004842:	d0f0      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004844:	4ba0      	ldr	r3, [pc, #640]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	23c0      	movs	r3, #192	@ 0xc0
 800484a:	039b      	lsls	r3, r3, #14
 800484c:	4013      	ands	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	23c0      	movs	r3, #192	@ 0xc0
 8004856:	039b      	lsls	r3, r3, #14
 8004858:	4013      	ands	r3, r2
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	429a      	cmp	r2, r3
 800485e:	d107      	bne.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	23c0      	movs	r3, #192	@ 0xc0
 8004866:	039b      	lsls	r3, r3, #14
 8004868:	4013      	ands	r3, r2
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	429a      	cmp	r2, r3
 800486e:	d013      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	23c0      	movs	r3, #192	@ 0xc0
 8004876:	029b      	lsls	r3, r3, #10
 8004878:	401a      	ands	r2, r3
 800487a:	23c0      	movs	r3, #192	@ 0xc0
 800487c:	029b      	lsls	r3, r3, #10
 800487e:	429a      	cmp	r2, r3
 8004880:	d10a      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004882:	4b91      	ldr	r3, [pc, #580]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	2380      	movs	r3, #128	@ 0x80
 8004888:	029b      	lsls	r3, r3, #10
 800488a:	401a      	ands	r2, r3
 800488c:	2380      	movs	r3, #128	@ 0x80
 800488e:	029b      	lsls	r3, r3, #10
 8004890:	429a      	cmp	r2, r3
 8004892:	d101      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e113      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004898:	4b8b      	ldr	r3, [pc, #556]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800489a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800489c:	23c0      	movs	r3, #192	@ 0xc0
 800489e:	029b      	lsls	r3, r3, #10
 80048a0:	4013      	ands	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d049      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x186>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	23c0      	movs	r3, #192	@ 0xc0
 80048b0:	029b      	lsls	r3, r3, #10
 80048b2:	4013      	ands	r3, r2
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d004      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2220      	movs	r2, #32
 80048c0:	4013      	ands	r3, r2
 80048c2:	d10d      	bne.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689a      	ldr	r2, [r3, #8]
 80048c8:	23c0      	movs	r3, #192	@ 0xc0
 80048ca:	029b      	lsls	r3, r3, #10
 80048cc:	4013      	ands	r3, r2
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d034      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	2380      	movs	r3, #128	@ 0x80
 80048da:	011b      	lsls	r3, r3, #4
 80048dc:	4013      	ands	r3, r2
 80048de:	d02e      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048e0:	4b79      	ldr	r3, [pc, #484]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048e4:	4a7a      	ldr	r2, [pc, #488]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80048e6:	4013      	ands	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048ea:	4b77      	ldr	r3, [pc, #476]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048ee:	4b76      	ldr	r3, [pc, #472]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048f0:	2180      	movs	r1, #128	@ 0x80
 80048f2:	0309      	lsls	r1, r1, #12
 80048f4:	430a      	orrs	r2, r1
 80048f6:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048f8:	4b73      	ldr	r3, [pc, #460]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048fc:	4b72      	ldr	r3, [pc, #456]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048fe:	4975      	ldr	r1, [pc, #468]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004900:	400a      	ands	r2, r1
 8004902:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004904:	4b70      	ldr	r3, [pc, #448]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	2380      	movs	r3, #128	@ 0x80
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	4013      	ands	r3, r2
 8004912:	d014      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004914:	f7fd fd3c 	bl	8002390 <HAL_GetTick>
 8004918:	0003      	movs	r3, r0
 800491a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800491c:	e009      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800491e:	f7fd fd37 	bl	8002390 <HAL_GetTick>
 8004922:	0002      	movs	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	4a6b      	ldr	r2, [pc, #428]	@ (8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d901      	bls.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e0c6      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004932:	4b65      	ldr	r3, [pc, #404]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004934:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004936:	2380      	movs	r3, #128	@ 0x80
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4013      	ands	r3, r2
 800493c:	d0ef      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	2380      	movs	r3, #128	@ 0x80
 8004944:	011b      	lsls	r3, r3, #4
 8004946:	4013      	ands	r3, r2
 8004948:	d01f      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	23c0      	movs	r3, #192	@ 0xc0
 8004950:	029b      	lsls	r3, r3, #10
 8004952:	401a      	ands	r2, r3
 8004954:	23c0      	movs	r3, #192	@ 0xc0
 8004956:	029b      	lsls	r3, r3, #10
 8004958:	429a      	cmp	r2, r3
 800495a:	d10c      	bne.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800495c:	4b5a      	ldr	r3, [pc, #360]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a5e      	ldr	r2, [pc, #376]	@ (8004adc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004962:	4013      	ands	r3, r2
 8004964:	0019      	movs	r1, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	689a      	ldr	r2, [r3, #8]
 800496a:	23c0      	movs	r3, #192	@ 0xc0
 800496c:	039b      	lsls	r3, r3, #14
 800496e:	401a      	ands	r2, r3
 8004970:	4b55      	ldr	r3, [pc, #340]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004972:	430a      	orrs	r2, r1
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	4b54      	ldr	r3, [pc, #336]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004978:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	23c0      	movs	r3, #192	@ 0xc0
 8004980:	029b      	lsls	r3, r3, #10
 8004982:	401a      	ands	r2, r3
 8004984:	4b50      	ldr	r3, [pc, #320]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004986:	430a      	orrs	r2, r1
 8004988:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2220      	movs	r2, #32
 8004990:	4013      	ands	r3, r2
 8004992:	d01f      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	23c0      	movs	r3, #192	@ 0xc0
 800499a:	029b      	lsls	r3, r3, #10
 800499c:	401a      	ands	r2, r3
 800499e:	23c0      	movs	r3, #192	@ 0xc0
 80049a0:	029b      	lsls	r3, r3, #10
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d10c      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80049a6:	4b48      	ldr	r3, [pc, #288]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a4c      	ldr	r2, [pc, #304]	@ (8004adc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	0019      	movs	r1, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	23c0      	movs	r3, #192	@ 0xc0
 80049b6:	039b      	lsls	r3, r3, #14
 80049b8:	401a      	ands	r2, r3
 80049ba:	4b43      	ldr	r3, [pc, #268]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049bc:	430a      	orrs	r2, r1
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	4b41      	ldr	r3, [pc, #260]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049c2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	23c0      	movs	r3, #192	@ 0xc0
 80049ca:	029b      	lsls	r3, r3, #10
 80049cc:	401a      	ands	r2, r3
 80049ce:	4b3e      	ldr	r3, [pc, #248]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049d0:	430a      	orrs	r2, r1
 80049d2:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80049d4:	2317      	movs	r3, #23
 80049d6:	18fb      	adds	r3, r7, r3
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d105      	bne.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049de:	4b3a      	ldr	r3, [pc, #232]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049e2:	4b39      	ldr	r3, [pc, #228]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049e4:	493e      	ldr	r1, [pc, #248]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80049e6:	400a      	ands	r2, r1
 80049e8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2201      	movs	r2, #1
 80049f0:	4013      	ands	r3, r2
 80049f2:	d009      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049f4:	4b34      	ldr	r3, [pc, #208]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f8:	2203      	movs	r2, #3
 80049fa:	4393      	bics	r3, r2
 80049fc:	0019      	movs	r1, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	4b31      	ldr	r3, [pc, #196]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a04:	430a      	orrs	r2, r1
 8004a06:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2202      	movs	r2, #2
 8004a0e:	4013      	ands	r3, r2
 8004a10:	d009      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a12:	4b2d      	ldr	r3, [pc, #180]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a16:	220c      	movs	r2, #12
 8004a18:	4393      	bics	r3, r2
 8004a1a:	0019      	movs	r1, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	691a      	ldr	r2, [r3, #16]
 8004a20:	4b29      	ldr	r3, [pc, #164]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a22:	430a      	orrs	r2, r1
 8004a24:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2204      	movs	r2, #4
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	d009      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a30:	4b25      	ldr	r3, [pc, #148]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a34:	4a2b      	ldr	r2, [pc, #172]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8004a36:	4013      	ands	r3, r2
 8004a38:	0019      	movs	r1, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695a      	ldr	r2, [r3, #20]
 8004a3e:	4b22      	ldr	r3, [pc, #136]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a40:	430a      	orrs	r2, r1
 8004a42:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2208      	movs	r2, #8
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	d009      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a52:	4a25      	ldr	r2, [pc, #148]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004a54:	4013      	ands	r3, r2
 8004a56:	0019      	movs	r1, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	699a      	ldr	r2, [r3, #24]
 8004a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	2380      	movs	r3, #128	@ 0x80
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d009      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a6e:	4b16      	ldr	r3, [pc, #88]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a72:	4a17      	ldr	r2, [pc, #92]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8004a74:	4013      	ands	r3, r2
 8004a76:	0019      	movs	r1, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	69da      	ldr	r2, [r3, #28]
 8004a7c:	4b12      	ldr	r3, [pc, #72]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2240      	movs	r2, #64	@ 0x40
 8004a88:	4013      	ands	r3, r2
 8004a8a:	d009      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a90:	4a16      	ldr	r2, [pc, #88]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004a92:	4013      	ands	r3, r2
 8004a94:	0019      	movs	r1, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2280      	movs	r2, #128	@ 0x80
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	d009      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004aaa:	4b07      	ldr	r3, [pc, #28]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aae:	4a10      	ldr	r2, [pc, #64]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	0019      	movs	r1, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a1a      	ldr	r2, [r3, #32]
 8004ab8:	4b03      	ldr	r3, [pc, #12]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004aba:	430a      	orrs	r2, r1
 8004abc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	b006      	add	sp, #24
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40007000 	.word	0x40007000
 8004ad0:	fffcffff 	.word	0xfffcffff
 8004ad4:	fff7ffff 	.word	0xfff7ffff
 8004ad8:	00001388 	.word	0x00001388
 8004adc:	ffcfffff 	.word	0xffcfffff
 8004ae0:	efffffff 	.word	0xefffffff
 8004ae4:	fffff3ff 	.word	0xfffff3ff
 8004ae8:	ffffcfff 	.word	0xffffcfff
 8004aec:	fbffffff 	.word	0xfbffffff
 8004af0:	fff3ffff 	.word	0xfff3ffff

08004af4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e044      	b.n	8004b90 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d107      	bne.n	8004b1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2278      	movs	r2, #120	@ 0x78
 8004b12:	2100      	movs	r1, #0
 8004b14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f7fc f8c9 	bl	8000cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2224      	movs	r2, #36	@ 0x24
 8004b22:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2101      	movs	r1, #1
 8004b30:	438a      	bics	r2, r1
 8004b32:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	0018      	movs	r0, r3
 8004b40:	f000 ffb4 	bl	8005aac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	0018      	movs	r0, r3
 8004b48:	f000 fd12 	bl	8005570 <UART_SetConfig>
 8004b4c:	0003      	movs	r3, r0
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d101      	bne.n	8004b56 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e01c      	b.n	8004b90 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	685a      	ldr	r2, [r3, #4]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	490d      	ldr	r1, [pc, #52]	@ (8004b98 <HAL_UART_Init+0xa4>)
 8004b62:	400a      	ands	r2, r1
 8004b64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	212a      	movs	r1, #42	@ 0x2a
 8004b72:	438a      	bics	r2, r1
 8004b74:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2101      	movs	r1, #1
 8004b82:	430a      	orrs	r2, r1
 8004b84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f001 f843 	bl	8005c14 <UART_CheckIdleState>
 8004b8e:	0003      	movs	r3, r0
}
 8004b90:	0018      	movs	r0, r3
 8004b92:	46bd      	mov	sp, r7
 8004b94:	b002      	add	sp, #8
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	ffffb7ff 	.word	0xffffb7ff

08004b9c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b088      	sub	sp, #32
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	1dbb      	adds	r3, r7, #6
 8004ba8:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bae:	2b20      	cmp	r3, #32
 8004bb0:	d000      	beq.n	8004bb4 <HAL_UART_Transmit_DMA+0x18>
 8004bb2:	e077      	b.n	8004ca4 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_UART_Transmit_DMA+0x26>
 8004bba:	1dbb      	adds	r3, r7, #6
 8004bbc:	881b      	ldrh	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e06f      	b.n	8004ca6 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	689a      	ldr	r2, [r3, #8]
 8004bca:	2380      	movs	r3, #128	@ 0x80
 8004bcc:	015b      	lsls	r3, r3, #5
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d109      	bne.n	8004be6 <HAL_UART_Transmit_DMA+0x4a>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d105      	bne.n	8004be6 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	4013      	ands	r3, r2
 8004be0:	d001      	beq.n	8004be6 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e05f      	b.n	8004ca6 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	1dba      	adds	r2, r7, #6
 8004bf0:	2150      	movs	r1, #80	@ 0x50
 8004bf2:	8812      	ldrh	r2, [r2, #0]
 8004bf4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	1dba      	adds	r2, r7, #6
 8004bfa:	2152      	movs	r1, #82	@ 0x52
 8004bfc:	8812      	ldrh	r2, [r2, #0]
 8004bfe:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2284      	movs	r2, #132	@ 0x84
 8004c04:	2100      	movs	r1, #0
 8004c06:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2221      	movs	r2, #33	@ 0x21
 8004c0c:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d027      	beq.n	8004c66 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c1a:	4a25      	ldr	r2, [pc, #148]	@ (8004cb0 <HAL_UART_Transmit_DMA+0x114>)
 8004c1c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c22:	4a24      	ldr	r2, [pc, #144]	@ (8004cb4 <HAL_UART_Transmit_DMA+0x118>)
 8004c24:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c2a:	4a23      	ldr	r2, [pc, #140]	@ (8004cb8 <HAL_UART_Transmit_DMA+0x11c>)
 8004c2c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c32:	2200      	movs	r2, #0
 8004c34:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c3e:	0019      	movs	r1, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3328      	adds	r3, #40	@ 0x28
 8004c46:	001a      	movs	r2, r3
 8004c48:	1dbb      	adds	r3, r7, #6
 8004c4a:	881b      	ldrh	r3, [r3, #0]
 8004c4c:	f7fd fd2c 	bl	80026a8 <HAL_DMA_Start_IT>
 8004c50:	1e03      	subs	r3, r0, #0
 8004c52:	d008      	beq.n	8004c66 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2284      	movs	r2, #132	@ 0x84
 8004c58:	2110      	movs	r1, #16
 8004c5a:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e01f      	b.n	8004ca6 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2240      	movs	r2, #64	@ 0x40
 8004c6c:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c6e:	f3ef 8310 	mrs	r3, PRIMASK
 8004c72:	613b      	str	r3, [r7, #16]
  return(result);
 8004c74:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c76:	61fb      	str	r3, [r7, #28]
 8004c78:	2301      	movs	r3, #1
 8004c7a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	f383 8810 	msr	PRIMASK, r3
}
 8004c82:	46c0      	nop			@ (mov r8, r8)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689a      	ldr	r2, [r3, #8]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2180      	movs	r1, #128	@ 0x80
 8004c90:	430a      	orrs	r2, r1
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	f383 8810 	msr	PRIMASK, r3
}
 8004c9e:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	e000      	b.n	8004ca6 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004ca4:	2302      	movs	r3, #2
  }
}
 8004ca6:	0018      	movs	r0, r3
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	b008      	add	sp, #32
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	46c0      	nop			@ (mov r8, r8)
 8004cb0:	08006095 	.word	0x08006095
 8004cb4:	0800612d 	.word	0x0800612d
 8004cb8:	08006333 	.word	0x08006333

08004cbc <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b08a      	sub	sp, #40	@ 0x28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8004cc8:	617b      	str	r3, [r7, #20]
  return(result);
 8004cca:	697b      	ldr	r3, [r7, #20]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cce:	2301      	movs	r3, #1
 8004cd0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	f383 8810 	msr	PRIMASK, r3
}
 8004cd8:	46c0      	nop			@ (mov r8, r8)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	21c0      	movs	r1, #192	@ 0xc0
 8004ce6:	438a      	bics	r2, r1
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	f383 8810 	msr	PRIMASK, r3
}
 8004cf4:	46c0      	nop			@ (mov r8, r8)

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	2280      	movs	r2, #128	@ 0x80
 8004cfe:	4013      	ands	r3, r2
 8004d00:	2b80      	cmp	r3, #128	@ 0x80
 8004d02:	d135      	bne.n	8004d70 <HAL_UART_AbortTransmit+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d04:	f3ef 8310 	mrs	r3, PRIMASK
 8004d08:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d0a:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d0c:	623b      	str	r3, [r7, #32]
 8004d0e:	2301      	movs	r3, #1
 8004d10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f383 8810 	msr	PRIMASK, r3
}
 8004d18:	46c0      	nop			@ (mov r8, r8)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2180      	movs	r1, #128	@ 0x80
 8004d26:	438a      	bics	r2, r1
 8004d28:	609a      	str	r2, [r3, #8]
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	f383 8810 	msr	PRIMASK, r3
}
 8004d34:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d018      	beq.n	8004d70 <HAL_UART_AbortTransmit+0xb4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d42:	2200      	movs	r2, #0
 8004d44:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	f7fd fd12 	bl	8002774 <HAL_DMA_Abort>
 8004d50:	1e03      	subs	r3, r0, #0
 8004d52:	d00d      	beq.n	8004d70 <HAL_UART_AbortTransmit+0xb4>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f7fd fe40 	bl	80029de <HAL_DMA_GetError>
 8004d5e:	0003      	movs	r3, r0
 8004d60:	2b20      	cmp	r3, #32
 8004d62:	d105      	bne.n	8004d70 <HAL_UART_AbortTransmit+0xb4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2284      	movs	r2, #132	@ 0x84
 8004d68:	2110      	movs	r1, #16
 8004d6a:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e007      	b.n	8004d80 <HAL_UART_AbortTransmit+0xc4>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2252      	movs	r2, #82	@ 0x52
 8004d74:	2100      	movs	r1, #0
 8004d76:	5299      	strh	r1, [r3, r2]


  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	67da      	str	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	0018      	movs	r0, r3
 8004d82:	46bd      	mov	sp, r7
 8004d84:	b00a      	add	sp, #40	@ 0x28
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b092      	sub	sp, #72	@ 0x48
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d90:	f3ef 8310 	mrs	r3, PRIMASK
 8004d94:	623b      	str	r3, [r7, #32]
  return(result);
 8004d96:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d98:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da0:	f383 8810 	msr	PRIMASK, r3
}
 8004da4:	46c0      	nop			@ (mov r8, r8)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	494b      	ldr	r1, [pc, #300]	@ (8004ee0 <HAL_UART_AbortReceive+0x158>)
 8004db2:	400a      	ands	r2, r1
 8004db4:	601a      	str	r2, [r3, #0]
 8004db6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbc:	f383 8810 	msr	PRIMASK, r3
}
 8004dc0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8004dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dca:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dcc:	2301      	movs	r3, #1
 8004dce:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd2:	f383 8810 	msr	PRIMASK, r3
}
 8004dd6:	46c0      	nop			@ (mov r8, r8)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2101      	movs	r1, #1
 8004de4:	438a      	bics	r2, r1
 8004de6:	609a      	str	r2, [r3, #8]
 8004de8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dea:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dee:	f383 8810 	msr	PRIMASK, r3
}
 8004df2:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d118      	bne.n	8004e2e <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004e00:	617b      	str	r3, [r7, #20]
  return(result);
 8004e02:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e06:	2301      	movs	r3, #1
 8004e08:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	f383 8810 	msr	PRIMASK, r3
}
 8004e10:	46c0      	nop			@ (mov r8, r8)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2110      	movs	r1, #16
 8004e1e:	438a      	bics	r2, r1
 8004e20:	601a      	str	r2, [r3, #0]
 8004e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	f383 8810 	msr	PRIMASK, r3
}
 8004e2c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	2240      	movs	r2, #64	@ 0x40
 8004e36:	4013      	ands	r3, r2
 8004e38:	2b40      	cmp	r3, #64	@ 0x40
 8004e3a:	d135      	bne.n	8004ea8 <HAL_UART_AbortReceive+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e40:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e42:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e46:	2301      	movs	r3, #1
 8004e48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f383 8810 	msr	PRIMASK, r3
}
 8004e50:	46c0      	nop			@ (mov r8, r8)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2140      	movs	r1, #64	@ 0x40
 8004e5e:	438a      	bics	r2, r1
 8004e60:	609a      	str	r2, [r3, #8]
 8004e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	f383 8810 	msr	PRIMASK, r3
}
 8004e6c:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d018      	beq.n	8004ea8 <HAL_UART_AbortReceive+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e82:	0018      	movs	r0, r3
 8004e84:	f7fd fc76 	bl	8002774 <HAL_DMA_Abort>
 8004e88:	1e03      	subs	r3, r0, #0
 8004e8a:	d00d      	beq.n	8004ea8 <HAL_UART_AbortReceive+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e90:	0018      	movs	r0, r3
 8004e92:	f7fd fda4 	bl	80029de <HAL_DMA_GetError>
 8004e96:	0003      	movs	r3, r0
 8004e98:	2b20      	cmp	r3, #32
 8004e9a:	d105      	bne.n	8004ea8 <HAL_UART_AbortReceive+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2284      	movs	r2, #132	@ 0x84
 8004ea0:	2110      	movs	r1, #16
 8004ea2:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e017      	b.n	8004ed8 <HAL_UART_AbortReceive+0x150>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	225a      	movs	r2, #90	@ 0x5a
 8004eac:	2100      	movs	r1, #0
 8004eae:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	220f      	movs	r2, #15
 8004eb6:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	699a      	ldr	r2, [r3, #24]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2108      	movs	r1, #8
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2280      	movs	r2, #128	@ 0x80
 8004ecc:	2120      	movs	r1, #32
 8004ece:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	0018      	movs	r0, r3
 8004eda:	46bd      	mov	sp, r7
 8004edc:	b012      	add	sp, #72	@ 0x48
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	fffffedf 	.word	0xfffffedf

08004ee4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ee4:	b590      	push	{r4, r7, lr}
 8004ee6:	b0ab      	sub	sp, #172	@ 0xac
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	22a4      	movs	r2, #164	@ 0xa4
 8004ef4:	18b9      	adds	r1, r7, r2
 8004ef6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	20a0      	movs	r0, #160	@ 0xa0
 8004f00:	1839      	adds	r1, r7, r0
 8004f02:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	219c      	movs	r1, #156	@ 0x9c
 8004f0c:	1879      	adds	r1, r7, r1
 8004f0e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004f10:	0011      	movs	r1, r2
 8004f12:	18bb      	adds	r3, r7, r2
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a99      	ldr	r2, [pc, #612]	@ (800517c <HAL_UART_IRQHandler+0x298>)
 8004f18:	4013      	ands	r3, r2
 8004f1a:	2298      	movs	r2, #152	@ 0x98
 8004f1c:	18bc      	adds	r4, r7, r2
 8004f1e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004f20:	18bb      	adds	r3, r7, r2
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d114      	bne.n	8004f52 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004f28:	187b      	adds	r3, r7, r1
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d00f      	beq.n	8004f52 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004f32:	183b      	adds	r3, r7, r0
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2220      	movs	r2, #32
 8004f38:	4013      	ands	r3, r2
 8004f3a:	d00a      	beq.n	8004f52 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d100      	bne.n	8004f46 <HAL_UART_IRQHandler+0x62>
 8004f44:	e2be      	b.n	80054c4 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	0010      	movs	r0, r2
 8004f4e:	4798      	blx	r3
      }
      return;
 8004f50:	e2b8      	b.n	80054c4 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004f52:	2398      	movs	r3, #152	@ 0x98
 8004f54:	18fb      	adds	r3, r7, r3
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d100      	bne.n	8004f5e <HAL_UART_IRQHandler+0x7a>
 8004f5c:	e114      	b.n	8005188 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004f5e:	239c      	movs	r3, #156	@ 0x9c
 8004f60:	18fb      	adds	r3, r7, r3
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2201      	movs	r2, #1
 8004f66:	4013      	ands	r3, r2
 8004f68:	d106      	bne.n	8004f78 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004f6a:	23a0      	movs	r3, #160	@ 0xa0
 8004f6c:	18fb      	adds	r3, r7, r3
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a83      	ldr	r2, [pc, #524]	@ (8005180 <HAL_UART_IRQHandler+0x29c>)
 8004f72:	4013      	ands	r3, r2
 8004f74:	d100      	bne.n	8004f78 <HAL_UART_IRQHandler+0x94>
 8004f76:	e107      	b.n	8005188 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004f78:	23a4      	movs	r3, #164	@ 0xa4
 8004f7a:	18fb      	adds	r3, r7, r3
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	4013      	ands	r3, r2
 8004f82:	d012      	beq.n	8004faa <HAL_UART_IRQHandler+0xc6>
 8004f84:	23a0      	movs	r3, #160	@ 0xa0
 8004f86:	18fb      	adds	r3, r7, r3
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	2380      	movs	r3, #128	@ 0x80
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	4013      	ands	r3, r2
 8004f90:	d00b      	beq.n	8004faa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2201      	movs	r2, #1
 8004f98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2284      	movs	r2, #132	@ 0x84
 8004f9e:	589b      	ldr	r3, [r3, r2]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2184      	movs	r1, #132	@ 0x84
 8004fa8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004faa:	23a4      	movs	r3, #164	@ 0xa4
 8004fac:	18fb      	adds	r3, r7, r3
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2202      	movs	r2, #2
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	d011      	beq.n	8004fda <HAL_UART_IRQHandler+0xf6>
 8004fb6:	239c      	movs	r3, #156	@ 0x9c
 8004fb8:	18fb      	adds	r3, r7, r3
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	d00b      	beq.n	8004fda <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2284      	movs	r2, #132	@ 0x84
 8004fce:	589b      	ldr	r3, [r3, r2]
 8004fd0:	2204      	movs	r2, #4
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2184      	movs	r1, #132	@ 0x84
 8004fd8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004fda:	23a4      	movs	r3, #164	@ 0xa4
 8004fdc:	18fb      	adds	r3, r7, r3
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2204      	movs	r2, #4
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d011      	beq.n	800500a <HAL_UART_IRQHandler+0x126>
 8004fe6:	239c      	movs	r3, #156	@ 0x9c
 8004fe8:	18fb      	adds	r3, r7, r3
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2201      	movs	r2, #1
 8004fee:	4013      	ands	r3, r2
 8004ff0:	d00b      	beq.n	800500a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2204      	movs	r2, #4
 8004ff8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2284      	movs	r2, #132	@ 0x84
 8004ffe:	589b      	ldr	r3, [r3, r2]
 8005000:	2202      	movs	r2, #2
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2184      	movs	r1, #132	@ 0x84
 8005008:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800500a:	23a4      	movs	r3, #164	@ 0xa4
 800500c:	18fb      	adds	r3, r7, r3
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2208      	movs	r2, #8
 8005012:	4013      	ands	r3, r2
 8005014:	d017      	beq.n	8005046 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005016:	23a0      	movs	r3, #160	@ 0xa0
 8005018:	18fb      	adds	r3, r7, r3
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2220      	movs	r2, #32
 800501e:	4013      	ands	r3, r2
 8005020:	d105      	bne.n	800502e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005022:	239c      	movs	r3, #156	@ 0x9c
 8005024:	18fb      	adds	r3, r7, r3
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2201      	movs	r2, #1
 800502a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800502c:	d00b      	beq.n	8005046 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2208      	movs	r2, #8
 8005034:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2284      	movs	r2, #132	@ 0x84
 800503a:	589b      	ldr	r3, [r3, r2]
 800503c:	2208      	movs	r2, #8
 800503e:	431a      	orrs	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2184      	movs	r1, #132	@ 0x84
 8005044:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005046:	23a4      	movs	r3, #164	@ 0xa4
 8005048:	18fb      	adds	r3, r7, r3
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	2380      	movs	r3, #128	@ 0x80
 800504e:	011b      	lsls	r3, r3, #4
 8005050:	4013      	ands	r3, r2
 8005052:	d013      	beq.n	800507c <HAL_UART_IRQHandler+0x198>
 8005054:	23a0      	movs	r3, #160	@ 0xa0
 8005056:	18fb      	adds	r3, r7, r3
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	2380      	movs	r3, #128	@ 0x80
 800505c:	04db      	lsls	r3, r3, #19
 800505e:	4013      	ands	r3, r2
 8005060:	d00c      	beq.n	800507c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2280      	movs	r2, #128	@ 0x80
 8005068:	0112      	lsls	r2, r2, #4
 800506a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2284      	movs	r2, #132	@ 0x84
 8005070:	589b      	ldr	r3, [r3, r2]
 8005072:	2220      	movs	r2, #32
 8005074:	431a      	orrs	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2184      	movs	r1, #132	@ 0x84
 800507a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2284      	movs	r2, #132	@ 0x84
 8005080:	589b      	ldr	r3, [r3, r2]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d100      	bne.n	8005088 <HAL_UART_IRQHandler+0x1a4>
 8005086:	e21f      	b.n	80054c8 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005088:	23a4      	movs	r3, #164	@ 0xa4
 800508a:	18fb      	adds	r3, r7, r3
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2220      	movs	r2, #32
 8005090:	4013      	ands	r3, r2
 8005092:	d00e      	beq.n	80050b2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005094:	23a0      	movs	r3, #160	@ 0xa0
 8005096:	18fb      	adds	r3, r7, r3
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2220      	movs	r2, #32
 800509c:	4013      	ands	r3, r2
 800509e:	d008      	beq.n	80050b2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d004      	beq.n	80050b2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	0010      	movs	r0, r2
 80050b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2284      	movs	r2, #132	@ 0x84
 80050b6:	589b      	ldr	r3, [r3, r2]
 80050b8:	2194      	movs	r1, #148	@ 0x94
 80050ba:	187a      	adds	r2, r7, r1
 80050bc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	2240      	movs	r2, #64	@ 0x40
 80050c6:	4013      	ands	r3, r2
 80050c8:	2b40      	cmp	r3, #64	@ 0x40
 80050ca:	d004      	beq.n	80050d6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80050cc:	187b      	adds	r3, r7, r1
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2228      	movs	r2, #40	@ 0x28
 80050d2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80050d4:	d047      	beq.n	8005166 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	0018      	movs	r0, r3
 80050da:	f000 ff77 	bl	8005fcc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	2240      	movs	r2, #64	@ 0x40
 80050e6:	4013      	ands	r3, r2
 80050e8:	2b40      	cmp	r3, #64	@ 0x40
 80050ea:	d137      	bne.n	800515c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050ec:	f3ef 8310 	mrs	r3, PRIMASK
 80050f0:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80050f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050f4:	2090      	movs	r0, #144	@ 0x90
 80050f6:	183a      	adds	r2, r7, r0
 80050f8:	6013      	str	r3, [r2, #0]
 80050fa:	2301      	movs	r3, #1
 80050fc:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005100:	f383 8810 	msr	PRIMASK, r3
}
 8005104:	46c0      	nop			@ (mov r8, r8)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2140      	movs	r1, #64	@ 0x40
 8005112:	438a      	bics	r2, r1
 8005114:	609a      	str	r2, [r3, #8]
 8005116:	183b      	adds	r3, r7, r0
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800511c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800511e:	f383 8810 	msr	PRIMASK, r3
}
 8005122:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005128:	2b00      	cmp	r3, #0
 800512a:	d012      	beq.n	8005152 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005130:	4a14      	ldr	r2, [pc, #80]	@ (8005184 <HAL_UART_IRQHandler+0x2a0>)
 8005132:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005138:	0018      	movs	r0, r3
 800513a:	f7fd fb5b 	bl	80027f4 <HAL_DMA_Abort_IT>
 800513e:	1e03      	subs	r3, r0, #0
 8005140:	d01a      	beq.n	8005178 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005146:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800514c:	0018      	movs	r0, r3
 800514e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005150:	e012      	b.n	8005178 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	0018      	movs	r0, r3
 8005156:	f000 f9e5 	bl	8005524 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800515a:	e00d      	b.n	8005178 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	0018      	movs	r0, r3
 8005160:	f000 f9e0 	bl	8005524 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005164:	e008      	b.n	8005178 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	0018      	movs	r0, r3
 800516a:	f000 f9db 	bl	8005524 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2284      	movs	r2, #132	@ 0x84
 8005172:	2100      	movs	r1, #0
 8005174:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005176:	e1a7      	b.n	80054c8 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005178:	46c0      	nop			@ (mov r8, r8)
    return;
 800517a:	e1a5      	b.n	80054c8 <HAL_UART_IRQHandler+0x5e4>
 800517c:	0000080f 	.word	0x0000080f
 8005180:	04000120 	.word	0x04000120
 8005184:	080063b7 	.word	0x080063b7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800518c:	2b01      	cmp	r3, #1
 800518e:	d000      	beq.n	8005192 <HAL_UART_IRQHandler+0x2ae>
 8005190:	e159      	b.n	8005446 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005192:	23a4      	movs	r3, #164	@ 0xa4
 8005194:	18fb      	adds	r3, r7, r3
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2210      	movs	r2, #16
 800519a:	4013      	ands	r3, r2
 800519c:	d100      	bne.n	80051a0 <HAL_UART_IRQHandler+0x2bc>
 800519e:	e152      	b.n	8005446 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80051a0:	23a0      	movs	r3, #160	@ 0xa0
 80051a2:	18fb      	adds	r3, r7, r3
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2210      	movs	r2, #16
 80051a8:	4013      	ands	r3, r2
 80051aa:	d100      	bne.n	80051ae <HAL_UART_IRQHandler+0x2ca>
 80051ac:	e14b      	b.n	8005446 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2210      	movs	r2, #16
 80051b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2240      	movs	r2, #64	@ 0x40
 80051be:	4013      	ands	r3, r2
 80051c0:	2b40      	cmp	r3, #64	@ 0x40
 80051c2:	d000      	beq.n	80051c6 <HAL_UART_IRQHandler+0x2e2>
 80051c4:	e0bf      	b.n	8005346 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	217e      	movs	r1, #126	@ 0x7e
 80051d0:	187b      	adds	r3, r7, r1
 80051d2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80051d4:	187b      	adds	r3, r7, r1
 80051d6:	881b      	ldrh	r3, [r3, #0]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d100      	bne.n	80051de <HAL_UART_IRQHandler+0x2fa>
 80051dc:	e095      	b.n	800530a <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2258      	movs	r2, #88	@ 0x58
 80051e2:	5a9b      	ldrh	r3, [r3, r2]
 80051e4:	187a      	adds	r2, r7, r1
 80051e6:	8812      	ldrh	r2, [r2, #0]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d300      	bcc.n	80051ee <HAL_UART_IRQHandler+0x30a>
 80051ec:	e08d      	b.n	800530a <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	187a      	adds	r2, r7, r1
 80051f2:	215a      	movs	r1, #90	@ 0x5a
 80051f4:	8812      	ldrh	r2, [r2, #0]
 80051f6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2220      	movs	r2, #32
 8005202:	4013      	ands	r3, r2
 8005204:	d16f      	bne.n	80052e6 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005206:	f3ef 8310 	mrs	r3, PRIMASK
 800520a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800520c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800520e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005210:	2301      	movs	r3, #1
 8005212:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005216:	f383 8810 	msr	PRIMASK, r3
}
 800521a:	46c0      	nop			@ (mov r8, r8)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	49ad      	ldr	r1, [pc, #692]	@ (80054dc <HAL_UART_IRQHandler+0x5f8>)
 8005228:	400a      	ands	r2, r1
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800522e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005232:	f383 8810 	msr	PRIMASK, r3
}
 8005236:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005238:	f3ef 8310 	mrs	r3, PRIMASK
 800523c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800523e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005240:	677b      	str	r3, [r7, #116]	@ 0x74
 8005242:	2301      	movs	r3, #1
 8005244:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005248:	f383 8810 	msr	PRIMASK, r3
}
 800524c:	46c0      	nop			@ (mov r8, r8)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	689a      	ldr	r2, [r3, #8]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2101      	movs	r1, #1
 800525a:	438a      	bics	r2, r1
 800525c:	609a      	str	r2, [r3, #8]
 800525e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005260:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005262:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005264:	f383 8810 	msr	PRIMASK, r3
}
 8005268:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800526a:	f3ef 8310 	mrs	r3, PRIMASK
 800526e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005270:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005272:	673b      	str	r3, [r7, #112]	@ 0x70
 8005274:	2301      	movs	r3, #1
 8005276:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005278:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800527a:	f383 8810 	msr	PRIMASK, r3
}
 800527e:	46c0      	nop			@ (mov r8, r8)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689a      	ldr	r2, [r3, #8]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2140      	movs	r1, #64	@ 0x40
 800528c:	438a      	bics	r2, r1
 800528e:	609a      	str	r2, [r3, #8]
 8005290:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005292:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005294:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005296:	f383 8810 	msr	PRIMASK, r3
}
 800529a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2280      	movs	r2, #128	@ 0x80
 80052a0:	2120      	movs	r1, #32
 80052a2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052aa:	f3ef 8310 	mrs	r3, PRIMASK
 80052ae:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80052b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052b4:	2301      	movs	r3, #1
 80052b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052ba:	f383 8810 	msr	PRIMASK, r3
}
 80052be:	46c0      	nop			@ (mov r8, r8)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2110      	movs	r1, #16
 80052cc:	438a      	bics	r2, r1
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052d6:	f383 8810 	msr	PRIMASK, r3
}
 80052da:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052e0:	0018      	movs	r0, r3
 80052e2:	f7fd fa47 	bl	8002774 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2202      	movs	r2, #2
 80052ea:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2258      	movs	r2, #88	@ 0x58
 80052f0:	5a9a      	ldrh	r2, [r3, r2]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	215a      	movs	r1, #90	@ 0x5a
 80052f6:	5a5b      	ldrh	r3, [r3, r1]
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	0011      	movs	r1, r2
 8005302:	0018      	movs	r0, r3
 8005304:	f7fb f9de 	bl	80006c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005308:	e0e0      	b.n	80054cc <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2258      	movs	r2, #88	@ 0x58
 800530e:	5a9b      	ldrh	r3, [r3, r2]
 8005310:	227e      	movs	r2, #126	@ 0x7e
 8005312:	18ba      	adds	r2, r7, r2
 8005314:	8812      	ldrh	r2, [r2, #0]
 8005316:	429a      	cmp	r2, r3
 8005318:	d000      	beq.n	800531c <HAL_UART_IRQHandler+0x438>
 800531a:	e0d7      	b.n	80054cc <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2220      	movs	r2, #32
 8005326:	4013      	ands	r3, r2
 8005328:	2b20      	cmp	r3, #32
 800532a:	d000      	beq.n	800532e <HAL_UART_IRQHandler+0x44a>
 800532c:	e0ce      	b.n	80054cc <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2258      	movs	r2, #88	@ 0x58
 8005338:	5a9a      	ldrh	r2, [r3, r2]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	0011      	movs	r1, r2
 800533e:	0018      	movs	r0, r3
 8005340:	f7fb f9c0 	bl	80006c4 <HAL_UARTEx_RxEventCallback>
      return;
 8005344:	e0c2      	b.n	80054cc <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2258      	movs	r2, #88	@ 0x58
 800534a:	5a99      	ldrh	r1, [r3, r2]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	225a      	movs	r2, #90	@ 0x5a
 8005350:	5a9b      	ldrh	r3, [r3, r2]
 8005352:	b29a      	uxth	r2, r3
 8005354:	208e      	movs	r0, #142	@ 0x8e
 8005356:	183b      	adds	r3, r7, r0
 8005358:	1a8a      	subs	r2, r1, r2
 800535a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	225a      	movs	r2, #90	@ 0x5a
 8005360:	5a9b      	ldrh	r3, [r3, r2]
 8005362:	b29b      	uxth	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d100      	bne.n	800536a <HAL_UART_IRQHandler+0x486>
 8005368:	e0b2      	b.n	80054d0 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 800536a:	183b      	adds	r3, r7, r0
 800536c:	881b      	ldrh	r3, [r3, #0]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d100      	bne.n	8005374 <HAL_UART_IRQHandler+0x490>
 8005372:	e0ad      	b.n	80054d0 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005374:	f3ef 8310 	mrs	r3, PRIMASK
 8005378:	60fb      	str	r3, [r7, #12]
  return(result);
 800537a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800537c:	2488      	movs	r4, #136	@ 0x88
 800537e:	193a      	adds	r2, r7, r4
 8005380:	6013      	str	r3, [r2, #0]
 8005382:	2301      	movs	r3, #1
 8005384:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	f383 8810 	msr	PRIMASK, r3
}
 800538c:	46c0      	nop			@ (mov r8, r8)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4951      	ldr	r1, [pc, #324]	@ (80054e0 <HAL_UART_IRQHandler+0x5fc>)
 800539a:	400a      	ands	r2, r1
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	193b      	adds	r3, r7, r4
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f383 8810 	msr	PRIMASK, r3
}
 80053aa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053ac:	f3ef 8310 	mrs	r3, PRIMASK
 80053b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80053b2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053b4:	2484      	movs	r4, #132	@ 0x84
 80053b6:	193a      	adds	r2, r7, r4
 80053b8:	6013      	str	r3, [r2, #0]
 80053ba:	2301      	movs	r3, #1
 80053bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	f383 8810 	msr	PRIMASK, r3
}
 80053c4:	46c0      	nop			@ (mov r8, r8)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2101      	movs	r1, #1
 80053d2:	438a      	bics	r2, r1
 80053d4:	609a      	str	r2, [r3, #8]
 80053d6:	193b      	adds	r3, r7, r4
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053dc:	6a3b      	ldr	r3, [r7, #32]
 80053de:	f383 8810 	msr	PRIMASK, r3
}
 80053e2:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2280      	movs	r2, #128	@ 0x80
 80053e8:	2120      	movs	r1, #32
 80053ea:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053f8:	f3ef 8310 	mrs	r3, PRIMASK
 80053fc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005400:	2480      	movs	r4, #128	@ 0x80
 8005402:	193a      	adds	r2, r7, r4
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	2301      	movs	r3, #1
 8005408:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800540a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540c:	f383 8810 	msr	PRIMASK, r3
}
 8005410:	46c0      	nop			@ (mov r8, r8)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2110      	movs	r1, #16
 800541e:	438a      	bics	r2, r1
 8005420:	601a      	str	r2, [r3, #0]
 8005422:	193b      	adds	r3, r7, r4
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800542a:	f383 8810 	msr	PRIMASK, r3
}
 800542e:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005436:	183b      	adds	r3, r7, r0
 8005438:	881a      	ldrh	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	0011      	movs	r1, r2
 800543e:	0018      	movs	r0, r3
 8005440:	f7fb f940 	bl	80006c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005444:	e044      	b.n	80054d0 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005446:	23a4      	movs	r3, #164	@ 0xa4
 8005448:	18fb      	adds	r3, r7, r3
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	2380      	movs	r3, #128	@ 0x80
 800544e:	035b      	lsls	r3, r3, #13
 8005450:	4013      	ands	r3, r2
 8005452:	d010      	beq.n	8005476 <HAL_UART_IRQHandler+0x592>
 8005454:	239c      	movs	r3, #156	@ 0x9c
 8005456:	18fb      	adds	r3, r7, r3
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	2380      	movs	r3, #128	@ 0x80
 800545c:	03db      	lsls	r3, r3, #15
 800545e:	4013      	ands	r3, r2
 8005460:	d009      	beq.n	8005476 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2280      	movs	r2, #128	@ 0x80
 8005468:	0352      	lsls	r2, r2, #13
 800546a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	0018      	movs	r0, r3
 8005470:	f000 ffdf 	bl	8006432 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005474:	e02f      	b.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005476:	23a4      	movs	r3, #164	@ 0xa4
 8005478:	18fb      	adds	r3, r7, r3
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2280      	movs	r2, #128	@ 0x80
 800547e:	4013      	ands	r3, r2
 8005480:	d00f      	beq.n	80054a2 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005482:	23a0      	movs	r3, #160	@ 0xa0
 8005484:	18fb      	adds	r3, r7, r3
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2280      	movs	r2, #128	@ 0x80
 800548a:	4013      	ands	r3, r2
 800548c:	d009      	beq.n	80054a2 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005492:	2b00      	cmp	r3, #0
 8005494:	d01e      	beq.n	80054d4 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	0010      	movs	r0, r2
 800549e:	4798      	blx	r3
    }
    return;
 80054a0:	e018      	b.n	80054d4 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054a2:	23a4      	movs	r3, #164	@ 0xa4
 80054a4:	18fb      	adds	r3, r7, r3
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2240      	movs	r2, #64	@ 0x40
 80054aa:	4013      	ands	r3, r2
 80054ac:	d013      	beq.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
 80054ae:	23a0      	movs	r3, #160	@ 0xa0
 80054b0:	18fb      	adds	r3, r7, r3
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2240      	movs	r2, #64	@ 0x40
 80054b6:	4013      	ands	r3, r2
 80054b8:	d00d      	beq.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	0018      	movs	r0, r3
 80054be:	f000 ff8d 	bl	80063dc <UART_EndTransmit_IT>
    return;
 80054c2:	e008      	b.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
      return;
 80054c4:	46c0      	nop			@ (mov r8, r8)
 80054c6:	e006      	b.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
    return;
 80054c8:	46c0      	nop			@ (mov r8, r8)
 80054ca:	e004      	b.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
      return;
 80054cc:	46c0      	nop			@ (mov r8, r8)
 80054ce:	e002      	b.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
      return;
 80054d0:	46c0      	nop			@ (mov r8, r8)
 80054d2:	e000      	b.n	80054d6 <HAL_UART_IRQHandler+0x5f2>
    return;
 80054d4:	46c0      	nop			@ (mov r8, r8)
  }

}
 80054d6:	46bd      	mov	sp, r7
 80054d8:	b02b      	add	sp, #172	@ 0xac
 80054da:	bd90      	pop	{r4, r7, pc}
 80054dc:	fffffeff 	.word	0xfffffeff
 80054e0:	fffffedf 	.word	0xfffffedf

080054e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80054ec:	46c0      	nop			@ (mov r8, r8)
 80054ee:	46bd      	mov	sp, r7
 80054f0:	b002      	add	sp, #8
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80054fc:	46c0      	nop			@ (mov r8, r8)
 80054fe:	46bd      	mov	sp, r7
 8005500:	b002      	add	sp, #8
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800550c:	46c0      	nop			@ (mov r8, r8)
 800550e:	46bd      	mov	sp, r7
 8005510:	b002      	add	sp, #8
 8005512:	bd80      	pop	{r7, pc}

08005514 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800551c:	46c0      	nop			@ (mov r8, r8)
 800551e:	46bd      	mov	sp, r7
 8005520:	b002      	add	sp, #8
 8005522:	bd80      	pop	{r7, pc}

08005524 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800552c:	46c0      	nop			@ (mov r8, r8)
 800552e:	46bd      	mov	sp, r7
 8005530:	b002      	add	sp, #8
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005540:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2280      	movs	r2, #128	@ 0x80
 8005546:	589b      	ldr	r3, [r3, r2]
 8005548:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	4313      	orrs	r3, r2
}
 8005550:	0018      	movs	r0, r3
 8005552:	46bd      	mov	sp, r7
 8005554:	b004      	add	sp, #16
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2284      	movs	r2, #132	@ 0x84
 8005564:	589b      	ldr	r3, [r3, r2]
}
 8005566:	0018      	movs	r0, r3
 8005568:	46bd      	mov	sp, r7
 800556a:	b002      	add	sp, #8
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005570:	b5b0      	push	{r4, r5, r7, lr}
 8005572:	b08e      	sub	sp, #56	@ 0x38
 8005574:	af00      	add	r7, sp, #0
 8005576:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005578:	231a      	movs	r3, #26
 800557a:	2218      	movs	r2, #24
 800557c:	189b      	adds	r3, r3, r2
 800557e:	19db      	adds	r3, r3, r7
 8005580:	2200      	movs	r2, #0
 8005582:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	689a      	ldr	r2, [r3, #8]
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	431a      	orrs	r2, r3
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	431a      	orrs	r2, r3
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	69db      	ldr	r3, [r3, #28]
 8005598:	4313      	orrs	r3, r2
 800559a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4ac3      	ldr	r2, [pc, #780]	@ (80058b0 <UART_SetConfig+0x340>)
 80055a4:	4013      	ands	r3, r2
 80055a6:	0019      	movs	r1, r3
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055ae:	430a      	orrs	r2, r1
 80055b0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	4abe      	ldr	r2, [pc, #760]	@ (80058b4 <UART_SetConfig+0x344>)
 80055ba:	4013      	ands	r3, r2
 80055bc:	0019      	movs	r1, r3
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	68da      	ldr	r2, [r3, #12]
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4ab8      	ldr	r2, [pc, #736]	@ (80058b8 <UART_SetConfig+0x348>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d004      	beq.n	80055e4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055e0:	4313      	orrs	r3, r2
 80055e2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	4ab4      	ldr	r2, [pc, #720]	@ (80058bc <UART_SetConfig+0x34c>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	0019      	movs	r1, r3
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055f6:	430a      	orrs	r2, r1
 80055f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4ab0      	ldr	r2, [pc, #704]	@ (80058c0 <UART_SetConfig+0x350>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d131      	bne.n	8005668 <UART_SetConfig+0xf8>
 8005604:	4baf      	ldr	r3, [pc, #700]	@ (80058c4 <UART_SetConfig+0x354>)
 8005606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005608:	2203      	movs	r2, #3
 800560a:	4013      	ands	r3, r2
 800560c:	2b03      	cmp	r3, #3
 800560e:	d01d      	beq.n	800564c <UART_SetConfig+0xdc>
 8005610:	d823      	bhi.n	800565a <UART_SetConfig+0xea>
 8005612:	2b02      	cmp	r3, #2
 8005614:	d00c      	beq.n	8005630 <UART_SetConfig+0xc0>
 8005616:	d820      	bhi.n	800565a <UART_SetConfig+0xea>
 8005618:	2b00      	cmp	r3, #0
 800561a:	d002      	beq.n	8005622 <UART_SetConfig+0xb2>
 800561c:	2b01      	cmp	r3, #1
 800561e:	d00e      	beq.n	800563e <UART_SetConfig+0xce>
 8005620:	e01b      	b.n	800565a <UART_SetConfig+0xea>
 8005622:	231b      	movs	r3, #27
 8005624:	2218      	movs	r2, #24
 8005626:	189b      	adds	r3, r3, r2
 8005628:	19db      	adds	r3, r3, r7
 800562a:	2201      	movs	r2, #1
 800562c:	701a      	strb	r2, [r3, #0]
 800562e:	e0b4      	b.n	800579a <UART_SetConfig+0x22a>
 8005630:	231b      	movs	r3, #27
 8005632:	2218      	movs	r2, #24
 8005634:	189b      	adds	r3, r3, r2
 8005636:	19db      	adds	r3, r3, r7
 8005638:	2202      	movs	r2, #2
 800563a:	701a      	strb	r2, [r3, #0]
 800563c:	e0ad      	b.n	800579a <UART_SetConfig+0x22a>
 800563e:	231b      	movs	r3, #27
 8005640:	2218      	movs	r2, #24
 8005642:	189b      	adds	r3, r3, r2
 8005644:	19db      	adds	r3, r3, r7
 8005646:	2204      	movs	r2, #4
 8005648:	701a      	strb	r2, [r3, #0]
 800564a:	e0a6      	b.n	800579a <UART_SetConfig+0x22a>
 800564c:	231b      	movs	r3, #27
 800564e:	2218      	movs	r2, #24
 8005650:	189b      	adds	r3, r3, r2
 8005652:	19db      	adds	r3, r3, r7
 8005654:	2208      	movs	r2, #8
 8005656:	701a      	strb	r2, [r3, #0]
 8005658:	e09f      	b.n	800579a <UART_SetConfig+0x22a>
 800565a:	231b      	movs	r3, #27
 800565c:	2218      	movs	r2, #24
 800565e:	189b      	adds	r3, r3, r2
 8005660:	19db      	adds	r3, r3, r7
 8005662:	2210      	movs	r2, #16
 8005664:	701a      	strb	r2, [r3, #0]
 8005666:	e098      	b.n	800579a <UART_SetConfig+0x22a>
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a96      	ldr	r2, [pc, #600]	@ (80058c8 <UART_SetConfig+0x358>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d131      	bne.n	80056d6 <UART_SetConfig+0x166>
 8005672:	4b94      	ldr	r3, [pc, #592]	@ (80058c4 <UART_SetConfig+0x354>)
 8005674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005676:	220c      	movs	r2, #12
 8005678:	4013      	ands	r3, r2
 800567a:	2b0c      	cmp	r3, #12
 800567c:	d01d      	beq.n	80056ba <UART_SetConfig+0x14a>
 800567e:	d823      	bhi.n	80056c8 <UART_SetConfig+0x158>
 8005680:	2b08      	cmp	r3, #8
 8005682:	d00c      	beq.n	800569e <UART_SetConfig+0x12e>
 8005684:	d820      	bhi.n	80056c8 <UART_SetConfig+0x158>
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <UART_SetConfig+0x120>
 800568a:	2b04      	cmp	r3, #4
 800568c:	d00e      	beq.n	80056ac <UART_SetConfig+0x13c>
 800568e:	e01b      	b.n	80056c8 <UART_SetConfig+0x158>
 8005690:	231b      	movs	r3, #27
 8005692:	2218      	movs	r2, #24
 8005694:	189b      	adds	r3, r3, r2
 8005696:	19db      	adds	r3, r3, r7
 8005698:	2200      	movs	r2, #0
 800569a:	701a      	strb	r2, [r3, #0]
 800569c:	e07d      	b.n	800579a <UART_SetConfig+0x22a>
 800569e:	231b      	movs	r3, #27
 80056a0:	2218      	movs	r2, #24
 80056a2:	189b      	adds	r3, r3, r2
 80056a4:	19db      	adds	r3, r3, r7
 80056a6:	2202      	movs	r2, #2
 80056a8:	701a      	strb	r2, [r3, #0]
 80056aa:	e076      	b.n	800579a <UART_SetConfig+0x22a>
 80056ac:	231b      	movs	r3, #27
 80056ae:	2218      	movs	r2, #24
 80056b0:	189b      	adds	r3, r3, r2
 80056b2:	19db      	adds	r3, r3, r7
 80056b4:	2204      	movs	r2, #4
 80056b6:	701a      	strb	r2, [r3, #0]
 80056b8:	e06f      	b.n	800579a <UART_SetConfig+0x22a>
 80056ba:	231b      	movs	r3, #27
 80056bc:	2218      	movs	r2, #24
 80056be:	189b      	adds	r3, r3, r2
 80056c0:	19db      	adds	r3, r3, r7
 80056c2:	2208      	movs	r2, #8
 80056c4:	701a      	strb	r2, [r3, #0]
 80056c6:	e068      	b.n	800579a <UART_SetConfig+0x22a>
 80056c8:	231b      	movs	r3, #27
 80056ca:	2218      	movs	r2, #24
 80056cc:	189b      	adds	r3, r3, r2
 80056ce:	19db      	adds	r3, r3, r7
 80056d0:	2210      	movs	r2, #16
 80056d2:	701a      	strb	r2, [r3, #0]
 80056d4:	e061      	b.n	800579a <UART_SetConfig+0x22a>
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a7c      	ldr	r2, [pc, #496]	@ (80058cc <UART_SetConfig+0x35c>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d106      	bne.n	80056ee <UART_SetConfig+0x17e>
 80056e0:	231b      	movs	r3, #27
 80056e2:	2218      	movs	r2, #24
 80056e4:	189b      	adds	r3, r3, r2
 80056e6:	19db      	adds	r3, r3, r7
 80056e8:	2200      	movs	r2, #0
 80056ea:	701a      	strb	r2, [r3, #0]
 80056ec:	e055      	b.n	800579a <UART_SetConfig+0x22a>
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a77      	ldr	r2, [pc, #476]	@ (80058d0 <UART_SetConfig+0x360>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d106      	bne.n	8005706 <UART_SetConfig+0x196>
 80056f8:	231b      	movs	r3, #27
 80056fa:	2218      	movs	r2, #24
 80056fc:	189b      	adds	r3, r3, r2
 80056fe:	19db      	adds	r3, r3, r7
 8005700:	2200      	movs	r2, #0
 8005702:	701a      	strb	r2, [r3, #0]
 8005704:	e049      	b.n	800579a <UART_SetConfig+0x22a>
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a6b      	ldr	r2, [pc, #428]	@ (80058b8 <UART_SetConfig+0x348>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d13e      	bne.n	800578e <UART_SetConfig+0x21e>
 8005710:	4b6c      	ldr	r3, [pc, #432]	@ (80058c4 <UART_SetConfig+0x354>)
 8005712:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005714:	23c0      	movs	r3, #192	@ 0xc0
 8005716:	011b      	lsls	r3, r3, #4
 8005718:	4013      	ands	r3, r2
 800571a:	22c0      	movs	r2, #192	@ 0xc0
 800571c:	0112      	lsls	r2, r2, #4
 800571e:	4293      	cmp	r3, r2
 8005720:	d027      	beq.n	8005772 <UART_SetConfig+0x202>
 8005722:	22c0      	movs	r2, #192	@ 0xc0
 8005724:	0112      	lsls	r2, r2, #4
 8005726:	4293      	cmp	r3, r2
 8005728:	d82a      	bhi.n	8005780 <UART_SetConfig+0x210>
 800572a:	2280      	movs	r2, #128	@ 0x80
 800572c:	0112      	lsls	r2, r2, #4
 800572e:	4293      	cmp	r3, r2
 8005730:	d011      	beq.n	8005756 <UART_SetConfig+0x1e6>
 8005732:	2280      	movs	r2, #128	@ 0x80
 8005734:	0112      	lsls	r2, r2, #4
 8005736:	4293      	cmp	r3, r2
 8005738:	d822      	bhi.n	8005780 <UART_SetConfig+0x210>
 800573a:	2b00      	cmp	r3, #0
 800573c:	d004      	beq.n	8005748 <UART_SetConfig+0x1d8>
 800573e:	2280      	movs	r2, #128	@ 0x80
 8005740:	00d2      	lsls	r2, r2, #3
 8005742:	4293      	cmp	r3, r2
 8005744:	d00e      	beq.n	8005764 <UART_SetConfig+0x1f4>
 8005746:	e01b      	b.n	8005780 <UART_SetConfig+0x210>
 8005748:	231b      	movs	r3, #27
 800574a:	2218      	movs	r2, #24
 800574c:	189b      	adds	r3, r3, r2
 800574e:	19db      	adds	r3, r3, r7
 8005750:	2200      	movs	r2, #0
 8005752:	701a      	strb	r2, [r3, #0]
 8005754:	e021      	b.n	800579a <UART_SetConfig+0x22a>
 8005756:	231b      	movs	r3, #27
 8005758:	2218      	movs	r2, #24
 800575a:	189b      	adds	r3, r3, r2
 800575c:	19db      	adds	r3, r3, r7
 800575e:	2202      	movs	r2, #2
 8005760:	701a      	strb	r2, [r3, #0]
 8005762:	e01a      	b.n	800579a <UART_SetConfig+0x22a>
 8005764:	231b      	movs	r3, #27
 8005766:	2218      	movs	r2, #24
 8005768:	189b      	adds	r3, r3, r2
 800576a:	19db      	adds	r3, r3, r7
 800576c:	2204      	movs	r2, #4
 800576e:	701a      	strb	r2, [r3, #0]
 8005770:	e013      	b.n	800579a <UART_SetConfig+0x22a>
 8005772:	231b      	movs	r3, #27
 8005774:	2218      	movs	r2, #24
 8005776:	189b      	adds	r3, r3, r2
 8005778:	19db      	adds	r3, r3, r7
 800577a:	2208      	movs	r2, #8
 800577c:	701a      	strb	r2, [r3, #0]
 800577e:	e00c      	b.n	800579a <UART_SetConfig+0x22a>
 8005780:	231b      	movs	r3, #27
 8005782:	2218      	movs	r2, #24
 8005784:	189b      	adds	r3, r3, r2
 8005786:	19db      	adds	r3, r3, r7
 8005788:	2210      	movs	r2, #16
 800578a:	701a      	strb	r2, [r3, #0]
 800578c:	e005      	b.n	800579a <UART_SetConfig+0x22a>
 800578e:	231b      	movs	r3, #27
 8005790:	2218      	movs	r2, #24
 8005792:	189b      	adds	r3, r3, r2
 8005794:	19db      	adds	r3, r3, r7
 8005796:	2210      	movs	r2, #16
 8005798:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a46      	ldr	r2, [pc, #280]	@ (80058b8 <UART_SetConfig+0x348>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d000      	beq.n	80057a6 <UART_SetConfig+0x236>
 80057a4:	e09a      	b.n	80058dc <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80057a6:	231b      	movs	r3, #27
 80057a8:	2218      	movs	r2, #24
 80057aa:	189b      	adds	r3, r3, r2
 80057ac:	19db      	adds	r3, r3, r7
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	2b08      	cmp	r3, #8
 80057b2:	d01d      	beq.n	80057f0 <UART_SetConfig+0x280>
 80057b4:	dc20      	bgt.n	80057f8 <UART_SetConfig+0x288>
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	d015      	beq.n	80057e6 <UART_SetConfig+0x276>
 80057ba:	dc1d      	bgt.n	80057f8 <UART_SetConfig+0x288>
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <UART_SetConfig+0x256>
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d005      	beq.n	80057d0 <UART_SetConfig+0x260>
 80057c4:	e018      	b.n	80057f8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057c6:	f7fe ffcb 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 80057ca:	0003      	movs	r3, r0
 80057cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80057ce:	e01c      	b.n	800580a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057d0:	4b3c      	ldr	r3, [pc, #240]	@ (80058c4 <UART_SetConfig+0x354>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2210      	movs	r2, #16
 80057d6:	4013      	ands	r3, r2
 80057d8:	d002      	beq.n	80057e0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80057da:	4b3e      	ldr	r3, [pc, #248]	@ (80058d4 <UART_SetConfig+0x364>)
 80057dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80057de:	e014      	b.n	800580a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80057e0:	4b3d      	ldr	r3, [pc, #244]	@ (80058d8 <UART_SetConfig+0x368>)
 80057e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80057e4:	e011      	b.n	800580a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057e6:	f7fe ff2b 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 80057ea:	0003      	movs	r3, r0
 80057ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80057ee:	e00c      	b.n	800580a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057f0:	2380      	movs	r3, #128	@ 0x80
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80057f6:	e008      	b.n	800580a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80057f8:	2300      	movs	r3, #0
 80057fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80057fc:	231a      	movs	r3, #26
 80057fe:	2218      	movs	r2, #24
 8005800:	189b      	adds	r3, r3, r2
 8005802:	19db      	adds	r3, r3, r7
 8005804:	2201      	movs	r2, #1
 8005806:	701a      	strb	r2, [r3, #0]
        break;
 8005808:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800580a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580c:	2b00      	cmp	r3, #0
 800580e:	d100      	bne.n	8005812 <UART_SetConfig+0x2a2>
 8005810:	e133      	b.n	8005a7a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	685a      	ldr	r2, [r3, #4]
 8005816:	0013      	movs	r3, r2
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	189b      	adds	r3, r3, r2
 800581c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800581e:	429a      	cmp	r2, r3
 8005820:	d305      	bcc.n	800582e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005828:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800582a:	429a      	cmp	r2, r3
 800582c:	d906      	bls.n	800583c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800582e:	231a      	movs	r3, #26
 8005830:	2218      	movs	r2, #24
 8005832:	189b      	adds	r3, r3, r2
 8005834:	19db      	adds	r3, r3, r7
 8005836:	2201      	movs	r2, #1
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	e11e      	b.n	8005a7a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800583c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583e:	613b      	str	r3, [r7, #16]
 8005840:	2300      	movs	r3, #0
 8005842:	617b      	str	r3, [r7, #20]
 8005844:	6939      	ldr	r1, [r7, #16]
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	000b      	movs	r3, r1
 800584a:	0e1b      	lsrs	r3, r3, #24
 800584c:	0010      	movs	r0, r2
 800584e:	0205      	lsls	r5, r0, #8
 8005850:	431d      	orrs	r5, r3
 8005852:	000b      	movs	r3, r1
 8005854:	021c      	lsls	r4, r3, #8
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	085b      	lsrs	r3, r3, #1
 800585c:	60bb      	str	r3, [r7, #8]
 800585e:	2300      	movs	r3, #0
 8005860:	60fb      	str	r3, [r7, #12]
 8005862:	68b8      	ldr	r0, [r7, #8]
 8005864:	68f9      	ldr	r1, [r7, #12]
 8005866:	1900      	adds	r0, r0, r4
 8005868:	4169      	adcs	r1, r5
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	603b      	str	r3, [r7, #0]
 8005870:	2300      	movs	r3, #0
 8005872:	607b      	str	r3, [r7, #4]
 8005874:	683a      	ldr	r2, [r7, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f7fa fce4 	bl	8000244 <__aeabi_uldivmod>
 800587c:	0002      	movs	r2, r0
 800587e:	000b      	movs	r3, r1
 8005880:	0013      	movs	r3, r2
 8005882:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005884:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005886:	23c0      	movs	r3, #192	@ 0xc0
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	429a      	cmp	r2, r3
 800588c:	d309      	bcc.n	80058a2 <UART_SetConfig+0x332>
 800588e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005890:	2380      	movs	r3, #128	@ 0x80
 8005892:	035b      	lsls	r3, r3, #13
 8005894:	429a      	cmp	r2, r3
 8005896:	d204      	bcs.n	80058a2 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800589e:	60da      	str	r2, [r3, #12]
 80058a0:	e0eb      	b.n	8005a7a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80058a2:	231a      	movs	r3, #26
 80058a4:	2218      	movs	r2, #24
 80058a6:	189b      	adds	r3, r3, r2
 80058a8:	19db      	adds	r3, r3, r7
 80058aa:	2201      	movs	r2, #1
 80058ac:	701a      	strb	r2, [r3, #0]
 80058ae:	e0e4      	b.n	8005a7a <UART_SetConfig+0x50a>
 80058b0:	efff69f3 	.word	0xefff69f3
 80058b4:	ffffcfff 	.word	0xffffcfff
 80058b8:	40004800 	.word	0x40004800
 80058bc:	fffff4ff 	.word	0xfffff4ff
 80058c0:	40013800 	.word	0x40013800
 80058c4:	40021000 	.word	0x40021000
 80058c8:	40004400 	.word	0x40004400
 80058cc:	40004c00 	.word	0x40004c00
 80058d0:	40005000 	.word	0x40005000
 80058d4:	003d0900 	.word	0x003d0900
 80058d8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	69da      	ldr	r2, [r3, #28]
 80058e0:	2380      	movs	r3, #128	@ 0x80
 80058e2:	021b      	lsls	r3, r3, #8
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d000      	beq.n	80058ea <UART_SetConfig+0x37a>
 80058e8:	e070      	b.n	80059cc <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80058ea:	231b      	movs	r3, #27
 80058ec:	2218      	movs	r2, #24
 80058ee:	189b      	adds	r3, r3, r2
 80058f0:	19db      	adds	r3, r3, r7
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	2b08      	cmp	r3, #8
 80058f6:	d822      	bhi.n	800593e <UART_SetConfig+0x3ce>
 80058f8:	009a      	lsls	r2, r3, #2
 80058fa:	4b67      	ldr	r3, [pc, #412]	@ (8005a98 <UART_SetConfig+0x528>)
 80058fc:	18d3      	adds	r3, r2, r3
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005902:	f7fe ff2d 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 8005906:	0003      	movs	r3, r0
 8005908:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800590a:	e021      	b.n	8005950 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800590c:	f7fe ff3e 	bl	800478c <HAL_RCC_GetPCLK2Freq>
 8005910:	0003      	movs	r3, r0
 8005912:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005914:	e01c      	b.n	8005950 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005916:	4b61      	ldr	r3, [pc, #388]	@ (8005a9c <UART_SetConfig+0x52c>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2210      	movs	r2, #16
 800591c:	4013      	ands	r3, r2
 800591e:	d002      	beq.n	8005926 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005920:	4b5f      	ldr	r3, [pc, #380]	@ (8005aa0 <UART_SetConfig+0x530>)
 8005922:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005924:	e014      	b.n	8005950 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8005926:	4b5f      	ldr	r3, [pc, #380]	@ (8005aa4 <UART_SetConfig+0x534>)
 8005928:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800592a:	e011      	b.n	8005950 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800592c:	f7fe fe88 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 8005930:	0003      	movs	r3, r0
 8005932:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005934:	e00c      	b.n	8005950 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005936:	2380      	movs	r3, #128	@ 0x80
 8005938:	021b      	lsls	r3, r3, #8
 800593a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800593c:	e008      	b.n	8005950 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800593e:	2300      	movs	r3, #0
 8005940:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005942:	231a      	movs	r3, #26
 8005944:	2218      	movs	r2, #24
 8005946:	189b      	adds	r3, r3, r2
 8005948:	19db      	adds	r3, r3, r7
 800594a:	2201      	movs	r2, #1
 800594c:	701a      	strb	r2, [r3, #0]
        break;
 800594e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005952:	2b00      	cmp	r3, #0
 8005954:	d100      	bne.n	8005958 <UART_SetConfig+0x3e8>
 8005956:	e090      	b.n	8005a7a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595a:	005a      	lsls	r2, r3, #1
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	085b      	lsrs	r3, r3, #1
 8005962:	18d2      	adds	r2, r2, r3
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	0019      	movs	r1, r3
 800596a:	0010      	movs	r0, r2
 800596c:	f7fa fbde 	bl	800012c <__udivsi3>
 8005970:	0003      	movs	r3, r0
 8005972:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005976:	2b0f      	cmp	r3, #15
 8005978:	d921      	bls.n	80059be <UART_SetConfig+0x44e>
 800597a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800597c:	2380      	movs	r3, #128	@ 0x80
 800597e:	025b      	lsls	r3, r3, #9
 8005980:	429a      	cmp	r2, r3
 8005982:	d21c      	bcs.n	80059be <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005986:	b29a      	uxth	r2, r3
 8005988:	200e      	movs	r0, #14
 800598a:	2418      	movs	r4, #24
 800598c:	1903      	adds	r3, r0, r4
 800598e:	19db      	adds	r3, r3, r7
 8005990:	210f      	movs	r1, #15
 8005992:	438a      	bics	r2, r1
 8005994:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005998:	085b      	lsrs	r3, r3, #1
 800599a:	b29b      	uxth	r3, r3
 800599c:	2207      	movs	r2, #7
 800599e:	4013      	ands	r3, r2
 80059a0:	b299      	uxth	r1, r3
 80059a2:	1903      	adds	r3, r0, r4
 80059a4:	19db      	adds	r3, r3, r7
 80059a6:	1902      	adds	r2, r0, r4
 80059a8:	19d2      	adds	r2, r2, r7
 80059aa:	8812      	ldrh	r2, [r2, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	1902      	adds	r2, r0, r4
 80059b6:	19d2      	adds	r2, r2, r7
 80059b8:	8812      	ldrh	r2, [r2, #0]
 80059ba:	60da      	str	r2, [r3, #12]
 80059bc:	e05d      	b.n	8005a7a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80059be:	231a      	movs	r3, #26
 80059c0:	2218      	movs	r2, #24
 80059c2:	189b      	adds	r3, r3, r2
 80059c4:	19db      	adds	r3, r3, r7
 80059c6:	2201      	movs	r2, #1
 80059c8:	701a      	strb	r2, [r3, #0]
 80059ca:	e056      	b.n	8005a7a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80059cc:	231b      	movs	r3, #27
 80059ce:	2218      	movs	r2, #24
 80059d0:	189b      	adds	r3, r3, r2
 80059d2:	19db      	adds	r3, r3, r7
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d822      	bhi.n	8005a20 <UART_SetConfig+0x4b0>
 80059da:	009a      	lsls	r2, r3, #2
 80059dc:	4b32      	ldr	r3, [pc, #200]	@ (8005aa8 <UART_SetConfig+0x538>)
 80059de:	18d3      	adds	r3, r2, r3
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059e4:	f7fe febc 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 80059e8:	0003      	movs	r3, r0
 80059ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80059ec:	e021      	b.n	8005a32 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059ee:	f7fe fecd 	bl	800478c <HAL_RCC_GetPCLK2Freq>
 80059f2:	0003      	movs	r3, r0
 80059f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80059f6:	e01c      	b.n	8005a32 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059f8:	4b28      	ldr	r3, [pc, #160]	@ (8005a9c <UART_SetConfig+0x52c>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2210      	movs	r2, #16
 80059fe:	4013      	ands	r3, r2
 8005a00:	d002      	beq.n	8005a08 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005a02:	4b27      	ldr	r3, [pc, #156]	@ (8005aa0 <UART_SetConfig+0x530>)
 8005a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a06:	e014      	b.n	8005a32 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8005a08:	4b26      	ldr	r3, [pc, #152]	@ (8005aa4 <UART_SetConfig+0x534>)
 8005a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a0c:	e011      	b.n	8005a32 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a0e:	f7fe fe17 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 8005a12:	0003      	movs	r3, r0
 8005a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a16:	e00c      	b.n	8005a32 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a18:	2380      	movs	r3, #128	@ 0x80
 8005a1a:	021b      	lsls	r3, r3, #8
 8005a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a1e:	e008      	b.n	8005a32 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005a24:	231a      	movs	r3, #26
 8005a26:	2218      	movs	r2, #24
 8005a28:	189b      	adds	r3, r3, r2
 8005a2a:	19db      	adds	r3, r3, r7
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	701a      	strb	r2, [r3, #0]
        break;
 8005a30:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d020      	beq.n	8005a7a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	085a      	lsrs	r2, r3, #1
 8005a3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a40:	18d2      	adds	r2, r2, r3
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	0019      	movs	r1, r3
 8005a48:	0010      	movs	r0, r2
 8005a4a:	f7fa fb6f 	bl	800012c <__udivsi3>
 8005a4e:	0003      	movs	r3, r0
 8005a50:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a54:	2b0f      	cmp	r3, #15
 8005a56:	d90a      	bls.n	8005a6e <UART_SetConfig+0x4fe>
 8005a58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a5a:	2380      	movs	r3, #128	@ 0x80
 8005a5c:	025b      	lsls	r3, r3, #9
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d205      	bcs.n	8005a6e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60da      	str	r2, [r3, #12]
 8005a6c:	e005      	b.n	8005a7a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8005a6e:	231a      	movs	r3, #26
 8005a70:	2218      	movs	r2, #24
 8005a72:	189b      	adds	r3, r3, r2
 8005a74:	19db      	adds	r3, r3, r7
 8005a76:	2201      	movs	r2, #1
 8005a78:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	2200      	movs	r2, #0
 8005a84:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005a86:	231a      	movs	r3, #26
 8005a88:	2218      	movs	r2, #24
 8005a8a:	189b      	adds	r3, r3, r2
 8005a8c:	19db      	adds	r3, r3, r7
 8005a8e:	781b      	ldrb	r3, [r3, #0]
}
 8005a90:	0018      	movs	r0, r3
 8005a92:	46bd      	mov	sp, r7
 8005a94:	b00e      	add	sp, #56	@ 0x38
 8005a96:	bdb0      	pop	{r4, r5, r7, pc}
 8005a98:	08009304 	.word	0x08009304
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	003d0900 	.word	0x003d0900
 8005aa4:	00f42400 	.word	0x00f42400
 8005aa8:	08009328 	.word	0x08009328

08005aac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab8:	2208      	movs	r2, #8
 8005aba:	4013      	ands	r3, r2
 8005abc:	d00b      	beq.n	8005ad6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	4a4a      	ldr	r2, [pc, #296]	@ (8005bf0 <UART_AdvFeatureConfig+0x144>)
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	0019      	movs	r1, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ada:	2201      	movs	r2, #1
 8005adc:	4013      	ands	r3, r2
 8005ade:	d00b      	beq.n	8005af8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	4a43      	ldr	r2, [pc, #268]	@ (8005bf4 <UART_AdvFeatureConfig+0x148>)
 8005ae8:	4013      	ands	r3, r2
 8005aea:	0019      	movs	r1, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	430a      	orrs	r2, r1
 8005af6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afc:	2202      	movs	r2, #2
 8005afe:	4013      	ands	r3, r2
 8005b00:	d00b      	beq.n	8005b1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	4a3b      	ldr	r2, [pc, #236]	@ (8005bf8 <UART_AdvFeatureConfig+0x14c>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	0019      	movs	r1, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1e:	2204      	movs	r2, #4
 8005b20:	4013      	ands	r3, r2
 8005b22:	d00b      	beq.n	8005b3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	4a34      	ldr	r2, [pc, #208]	@ (8005bfc <UART_AdvFeatureConfig+0x150>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	0019      	movs	r1, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b40:	2210      	movs	r2, #16
 8005b42:	4013      	ands	r3, r2
 8005b44:	d00b      	beq.n	8005b5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c00 <UART_AdvFeatureConfig+0x154>)
 8005b4e:	4013      	ands	r3, r2
 8005b50:	0019      	movs	r1, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b62:	2220      	movs	r2, #32
 8005b64:	4013      	ands	r3, r2
 8005b66:	d00b      	beq.n	8005b80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	4a25      	ldr	r2, [pc, #148]	@ (8005c04 <UART_AdvFeatureConfig+0x158>)
 8005b70:	4013      	ands	r3, r2
 8005b72:	0019      	movs	r1, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b84:	2240      	movs	r2, #64	@ 0x40
 8005b86:	4013      	ands	r3, r2
 8005b88:	d01d      	beq.n	8005bc6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	4a1d      	ldr	r2, [pc, #116]	@ (8005c08 <UART_AdvFeatureConfig+0x15c>)
 8005b92:	4013      	ands	r3, r2
 8005b94:	0019      	movs	r1, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ba6:	2380      	movs	r3, #128	@ 0x80
 8005ba8:	035b      	lsls	r3, r3, #13
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d10b      	bne.n	8005bc6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	4a15      	ldr	r2, [pc, #84]	@ (8005c0c <UART_AdvFeatureConfig+0x160>)
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	0019      	movs	r1, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bca:	2280      	movs	r2, #128	@ 0x80
 8005bcc:	4013      	ands	r3, r2
 8005bce:	d00b      	beq.n	8005be8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8005c10 <UART_AdvFeatureConfig+0x164>)
 8005bd8:	4013      	ands	r3, r2
 8005bda:	0019      	movs	r1, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	430a      	orrs	r2, r1
 8005be6:	605a      	str	r2, [r3, #4]
  }
}
 8005be8:	46c0      	nop			@ (mov r8, r8)
 8005bea:	46bd      	mov	sp, r7
 8005bec:	b002      	add	sp, #8
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	ffff7fff 	.word	0xffff7fff
 8005bf4:	fffdffff 	.word	0xfffdffff
 8005bf8:	fffeffff 	.word	0xfffeffff
 8005bfc:	fffbffff 	.word	0xfffbffff
 8005c00:	ffffefff 	.word	0xffffefff
 8005c04:	ffffdfff 	.word	0xffffdfff
 8005c08:	ffefffff 	.word	0xffefffff
 8005c0c:	ff9fffff 	.word	0xff9fffff
 8005c10:	fff7ffff 	.word	0xfff7ffff

08005c14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b092      	sub	sp, #72	@ 0x48
 8005c18:	af02      	add	r7, sp, #8
 8005c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2284      	movs	r2, #132	@ 0x84
 8005c20:	2100      	movs	r1, #0
 8005c22:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c24:	f7fc fbb4 	bl	8002390 <HAL_GetTick>
 8005c28:	0003      	movs	r3, r0
 8005c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2208      	movs	r2, #8
 8005c34:	4013      	ands	r3, r2
 8005c36:	2b08      	cmp	r3, #8
 8005c38:	d12c      	bne.n	8005c94 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c3c:	2280      	movs	r2, #128	@ 0x80
 8005c3e:	0391      	lsls	r1, r2, #14
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	4a46      	ldr	r2, [pc, #280]	@ (8005d5c <UART_CheckIdleState+0x148>)
 8005c44:	9200      	str	r2, [sp, #0]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f000 f88c 	bl	8005d64 <UART_WaitOnFlagUntilTimeout>
 8005c4c:	1e03      	subs	r3, r0, #0
 8005c4e:	d021      	beq.n	8005c94 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c50:	f3ef 8310 	mrs	r3, PRIMASK
 8005c54:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005c58:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c60:	f383 8810 	msr	PRIMASK, r3
}
 8005c64:	46c0      	nop			@ (mov r8, r8)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2180      	movs	r1, #128	@ 0x80
 8005c72:	438a      	bics	r2, r1
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c7c:	f383 8810 	msr	PRIMASK, r3
}
 8005c80:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2220      	movs	r2, #32
 8005c86:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2278      	movs	r2, #120	@ 0x78
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e05f      	b.n	8005d54 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	2b04      	cmp	r3, #4
 8005ca0:	d146      	bne.n	8005d30 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ca4:	2280      	movs	r2, #128	@ 0x80
 8005ca6:	03d1      	lsls	r1, r2, #15
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	4a2c      	ldr	r2, [pc, #176]	@ (8005d5c <UART_CheckIdleState+0x148>)
 8005cac:	9200      	str	r2, [sp, #0]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f000 f858 	bl	8005d64 <UART_WaitOnFlagUntilTimeout>
 8005cb4:	1e03      	subs	r3, r0, #0
 8005cb6:	d03b      	beq.n	8005d30 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cb8:	f3ef 8310 	mrs	r3, PRIMASK
 8005cbc:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	f383 8810 	msr	PRIMASK, r3
}
 8005ccc:	46c0      	nop			@ (mov r8, r8)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4921      	ldr	r1, [pc, #132]	@ (8005d60 <UART_CheckIdleState+0x14c>)
 8005cda:	400a      	ands	r2, r1
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ce0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f383 8810 	msr	PRIMASK, r3
}
 8005ce8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cea:	f3ef 8310 	mrs	r3, PRIMASK
 8005cee:	61bb      	str	r3, [r7, #24]
  return(result);
 8005cf0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	f383 8810 	msr	PRIMASK, r3
}
 8005cfe:	46c0      	nop			@ (mov r8, r8)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689a      	ldr	r2, [r3, #8]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2101      	movs	r1, #1
 8005d0c:	438a      	bics	r2, r1
 8005d0e:	609a      	str	r2, [r3, #8]
 8005d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d12:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	f383 8810 	msr	PRIMASK, r3
}
 8005d1a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2280      	movs	r2, #128	@ 0x80
 8005d20:	2120      	movs	r1, #32
 8005d22:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2278      	movs	r2, #120	@ 0x78
 8005d28:	2100      	movs	r1, #0
 8005d2a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e011      	b.n	8005d54 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2220      	movs	r2, #32
 8005d34:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2280      	movs	r2, #128	@ 0x80
 8005d3a:	2120      	movs	r1, #32
 8005d3c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2278      	movs	r2, #120	@ 0x78
 8005d4e:	2100      	movs	r1, #0
 8005d50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	0018      	movs	r0, r3
 8005d56:	46bd      	mov	sp, r7
 8005d58:	b010      	add	sp, #64	@ 0x40
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	01ffffff 	.word	0x01ffffff
 8005d60:	fffffedf 	.word	0xfffffedf

08005d64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	603b      	str	r3, [r7, #0]
 8005d70:	1dfb      	adds	r3, r7, #7
 8005d72:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d74:	e051      	b.n	8005e1a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	d04e      	beq.n	8005e1a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d7c:	f7fc fb08 	bl	8002390 <HAL_GetTick>
 8005d80:	0002      	movs	r2, r0
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	69ba      	ldr	r2, [r7, #24]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d302      	bcc.n	8005d92 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d101      	bne.n	8005d96 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e051      	b.n	8005e3a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2204      	movs	r2, #4
 8005d9e:	4013      	ands	r3, r2
 8005da0:	d03b      	beq.n	8005e1a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2b80      	cmp	r3, #128	@ 0x80
 8005da6:	d038      	beq.n	8005e1a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	2b40      	cmp	r3, #64	@ 0x40
 8005dac:	d035      	beq.n	8005e1a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	69db      	ldr	r3, [r3, #28]
 8005db4:	2208      	movs	r2, #8
 8005db6:	4013      	ands	r3, r2
 8005db8:	2b08      	cmp	r3, #8
 8005dba:	d111      	bne.n	8005de0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2208      	movs	r2, #8
 8005dc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	0018      	movs	r0, r3
 8005dc8:	f000 f900 	bl	8005fcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2284      	movs	r2, #132	@ 0x84
 8005dd0:	2108      	movs	r1, #8
 8005dd2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2278      	movs	r2, #120	@ 0x78
 8005dd8:	2100      	movs	r1, #0
 8005dda:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e02c      	b.n	8005e3a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	69da      	ldr	r2, [r3, #28]
 8005de6:	2380      	movs	r3, #128	@ 0x80
 8005de8:	011b      	lsls	r3, r3, #4
 8005dea:	401a      	ands	r2, r3
 8005dec:	2380      	movs	r3, #128	@ 0x80
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d112      	bne.n	8005e1a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2280      	movs	r2, #128	@ 0x80
 8005dfa:	0112      	lsls	r2, r2, #4
 8005dfc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	0018      	movs	r0, r3
 8005e02:	f000 f8e3 	bl	8005fcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2284      	movs	r2, #132	@ 0x84
 8005e0a:	2120      	movs	r1, #32
 8005e0c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2278      	movs	r2, #120	@ 0x78
 8005e12:	2100      	movs	r1, #0
 8005e14:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e00f      	b.n	8005e3a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	4013      	ands	r3, r2
 8005e24:	68ba      	ldr	r2, [r7, #8]
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	425a      	negs	r2, r3
 8005e2a:	4153      	adcs	r3, r2
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	001a      	movs	r2, r3
 8005e30:	1dfb      	adds	r3, r7, #7
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d09e      	beq.n	8005d76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	0018      	movs	r0, r3
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	b004      	add	sp, #16
 8005e40:	bd80      	pop	{r7, pc}
	...

08005e44 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b090      	sub	sp, #64	@ 0x40
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	1dbb      	adds	r3, r7, #6
 8005e50:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	68ba      	ldr	r2, [r7, #8]
 8005e56:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	1dba      	adds	r2, r7, #6
 8005e5c:	2158      	movs	r1, #88	@ 0x58
 8005e5e:	8812      	ldrh	r2, [r2, #0]
 8005e60:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2284      	movs	r2, #132	@ 0x84
 8005e66:	2100      	movs	r1, #0
 8005e68:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2280      	movs	r2, #128	@ 0x80
 8005e6e:	2122      	movs	r1, #34	@ 0x22
 8005e70:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d028      	beq.n	8005ecc <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e7e:	4a3e      	ldr	r2, [pc, #248]	@ (8005f78 <UART_Start_Receive_DMA+0x134>)
 8005e80:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e86:	4a3d      	ldr	r2, [pc, #244]	@ (8005f7c <UART_Start_Receive_DMA+0x138>)
 8005e88:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e8e:	4a3c      	ldr	r2, [pc, #240]	@ (8005f80 <UART_Start_Receive_DMA+0x13c>)
 8005e90:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e96:	2200      	movs	r2, #0
 8005e98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3324      	adds	r3, #36	@ 0x24
 8005ea4:	0019      	movs	r1, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eaa:	001a      	movs	r2, r3
 8005eac:	1dbb      	adds	r3, r7, #6
 8005eae:	881b      	ldrh	r3, [r3, #0]
 8005eb0:	f7fc fbfa 	bl	80026a8 <HAL_DMA_Start_IT>
 8005eb4:	1e03      	subs	r3, r0, #0
 8005eb6:	d009      	beq.n	8005ecc <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2284      	movs	r2, #132	@ 0x84
 8005ebc:	2110      	movs	r1, #16
 8005ebe:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2280      	movs	r2, #128	@ 0x80
 8005ec4:	2120      	movs	r1, #32
 8005ec6:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e050      	b.n	8005f6e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	691b      	ldr	r3, [r3, #16]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d019      	beq.n	8005f08 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ed4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8005eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ede:	2301      	movs	r3, #1
 8005ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ee4:	f383 8810 	msr	PRIMASK, r3
}
 8005ee8:	46c0      	nop			@ (mov r8, r8)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2180      	movs	r1, #128	@ 0x80
 8005ef6:	0049      	lsls	r1, r1, #1
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005efe:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f02:	f383 8810 	msr	PRIMASK, r3
}
 8005f06:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f08:	f3ef 8310 	mrs	r3, PRIMASK
 8005f0c:	613b      	str	r3, [r7, #16]
  return(result);
 8005f0e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f12:	2301      	movs	r3, #1
 8005f14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f383 8810 	msr	PRIMASK, r3
}
 8005f1c:	46c0      	nop			@ (mov r8, r8)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689a      	ldr	r2, [r3, #8]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2101      	movs	r1, #1
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	609a      	str	r2, [r3, #8]
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f30:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	f383 8810 	msr	PRIMASK, r3
}
 8005f38:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f3a:	f3ef 8310 	mrs	r3, PRIMASK
 8005f3e:	61fb      	str	r3, [r7, #28]
  return(result);
 8005f40:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f42:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f44:	2301      	movs	r3, #1
 8005f46:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	f383 8810 	msr	PRIMASK, r3
}
 8005f4e:	46c0      	nop			@ (mov r8, r8)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	689a      	ldr	r2, [r3, #8]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2140      	movs	r1, #64	@ 0x40
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	609a      	str	r2, [r3, #8]
 8005f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f62:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f66:	f383 8810 	msr	PRIMASK, r3
}
 8005f6a:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	0018      	movs	r0, r3
 8005f70:	46bd      	mov	sp, r7
 8005f72:	b010      	add	sp, #64	@ 0x40
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	46c0      	nop			@ (mov r8, r8)
 8005f78:	0800614d 	.word	0x0800614d
 8005f7c:	080062b5 	.word	0x080062b5
 8005f80:	08006333 	.word	0x08006333

08005f84 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f90:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f92:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f94:	617b      	str	r3, [r7, #20]
 8005f96:	2301      	movs	r3, #1
 8005f98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f383 8810 	msr	PRIMASK, r3
}
 8005fa0:	46c0      	nop			@ (mov r8, r8)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	21c0      	movs	r1, #192	@ 0xc0
 8005fae:	438a      	bics	r2, r1
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	f383 8810 	msr	PRIMASK, r3
}
 8005fbc:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8005fc4:	46c0      	nop			@ (mov r8, r8)
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	b006      	add	sp, #24
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08e      	sub	sp, #56	@ 0x38
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fd4:	f3ef 8310 	mrs	r3, PRIMASK
 8005fd8:	617b      	str	r3, [r7, #20]
  return(result);
 8005fda:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fde:	2301      	movs	r3, #1
 8005fe0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	f383 8810 	msr	PRIMASK, r3
}
 8005fe8:	46c0      	nop			@ (mov r8, r8)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4926      	ldr	r1, [pc, #152]	@ (8006090 <UART_EndRxTransfer+0xc4>)
 8005ff6:	400a      	ands	r2, r1
 8005ff8:	601a      	str	r2, [r3, #0]
 8005ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ffc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	f383 8810 	msr	PRIMASK, r3
}
 8006004:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006006:	f3ef 8310 	mrs	r3, PRIMASK
 800600a:	623b      	str	r3, [r7, #32]
  return(result);
 800600c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800600e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006010:	2301      	movs	r3, #1
 8006012:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006016:	f383 8810 	msr	PRIMASK, r3
}
 800601a:	46c0      	nop			@ (mov r8, r8)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689a      	ldr	r2, [r3, #8]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2101      	movs	r1, #1
 8006028:	438a      	bics	r2, r1
 800602a:	609a      	str	r2, [r3, #8]
 800602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006032:	f383 8810 	msr	PRIMASK, r3
}
 8006036:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800603c:	2b01      	cmp	r3, #1
 800603e:	d118      	bne.n	8006072 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006040:	f3ef 8310 	mrs	r3, PRIMASK
 8006044:	60bb      	str	r3, [r7, #8]
  return(result);
 8006046:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800604a:	2301      	movs	r3, #1
 800604c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f383 8810 	msr	PRIMASK, r3
}
 8006054:	46c0      	nop			@ (mov r8, r8)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2110      	movs	r1, #16
 8006062:	438a      	bics	r2, r1
 8006064:	601a      	str	r2, [r3, #0]
 8006066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006068:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	f383 8810 	msr	PRIMASK, r3
}
 8006070:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2280      	movs	r2, #128	@ 0x80
 8006076:	2120      	movs	r1, #32
 8006078:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006086:	46c0      	nop			@ (mov r8, r8)
 8006088:	46bd      	mov	sp, r7
 800608a:	b00e      	add	sp, #56	@ 0x38
 800608c:	bd80      	pop	{r7, pc}
 800608e:	46c0      	nop			@ (mov r8, r8)
 8006090:	fffffedf 	.word	0xfffffedf

08006094 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b08c      	sub	sp, #48	@ 0x30
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2220      	movs	r2, #32
 80060aa:	4013      	ands	r3, r2
 80060ac:	d135      	bne.n	800611a <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 80060ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b0:	2252      	movs	r2, #82	@ 0x52
 80060b2:	2100      	movs	r1, #0
 80060b4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060b6:	f3ef 8310 	mrs	r3, PRIMASK
 80060ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80060bc:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80060be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060c0:	2301      	movs	r3, #1
 80060c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f383 8810 	msr	PRIMASK, r3
}
 80060ca:	46c0      	nop			@ (mov r8, r8)
 80060cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689a      	ldr	r2, [r3, #8]
 80060d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2180      	movs	r1, #128	@ 0x80
 80060d8:	438a      	bics	r2, r1
 80060da:	609a      	str	r2, [r3, #8]
 80060dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	f383 8810 	msr	PRIMASK, r3
}
 80060e6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e8:	f3ef 8310 	mrs	r3, PRIMASK
 80060ec:	61bb      	str	r3, [r7, #24]
  return(result);
 80060ee:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80060f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80060f2:	2301      	movs	r3, #1
 80060f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060f6:	69fb      	ldr	r3, [r7, #28]
 80060f8:	f383 8810 	msr	PRIMASK, r3
}
 80060fc:	46c0      	nop			@ (mov r8, r8)
 80060fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2140      	movs	r1, #64	@ 0x40
 800610a:	430a      	orrs	r2, r1
 800610c:	601a      	str	r2, [r3, #0]
 800610e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006110:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	f383 8810 	msr	PRIMASK, r3
}
 8006118:	e004      	b.n	8006124 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 800611a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611c:	0018      	movs	r0, r3
 800611e:	f7ff f9e1 	bl	80054e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006122:	46c0      	nop			@ (mov r8, r8)
 8006124:	46c0      	nop			@ (mov r8, r8)
 8006126:	46bd      	mov	sp, r7
 8006128:	b00c      	add	sp, #48	@ 0x30
 800612a:	bd80      	pop	{r7, pc}

0800612c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006138:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	0018      	movs	r0, r3
 800613e:	f7ff f9d9 	bl	80054f4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006142:	46c0      	nop			@ (mov r8, r8)
 8006144:	46bd      	mov	sp, r7
 8006146:	b004      	add	sp, #16
 8006148:	bd80      	pop	{r7, pc}
	...

0800614c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b094      	sub	sp, #80	@ 0x50
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006158:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2220      	movs	r2, #32
 8006162:	4013      	ands	r3, r2
 8006164:	d16f      	bne.n	8006246 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8006166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006168:	225a      	movs	r2, #90	@ 0x5a
 800616a:	2100      	movs	r1, #0
 800616c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800616e:	f3ef 8310 	mrs	r3, PRIMASK
 8006172:	617b      	str	r3, [r7, #20]
  return(result);
 8006174:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006176:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006178:	2301      	movs	r3, #1
 800617a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	f383 8810 	msr	PRIMASK, r3
}
 8006182:	46c0      	nop			@ (mov r8, r8)
 8006184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4948      	ldr	r1, [pc, #288]	@ (80062b0 <UART_DMAReceiveCplt+0x164>)
 8006190:	400a      	ands	r2, r1
 8006192:	601a      	str	r2, [r3, #0]
 8006194:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006196:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	f383 8810 	msr	PRIMASK, r3
}
 800619e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061a0:	f3ef 8310 	mrs	r3, PRIMASK
 80061a4:	623b      	str	r3, [r7, #32]
  return(result);
 80061a6:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80061aa:	2301      	movs	r3, #1
 80061ac:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b0:	f383 8810 	msr	PRIMASK, r3
}
 80061b4:	46c0      	nop			@ (mov r8, r8)
 80061b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2101      	movs	r1, #1
 80061c2:	438a      	bics	r2, r1
 80061c4:	609a      	str	r2, [r3, #8]
 80061c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061cc:	f383 8810 	msr	PRIMASK, r3
}
 80061d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061d2:	f3ef 8310 	mrs	r3, PRIMASK
 80061d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80061d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061da:	643b      	str	r3, [r7, #64]	@ 0x40
 80061dc:	2301      	movs	r3, #1
 80061de:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e2:	f383 8810 	msr	PRIMASK, r3
}
 80061e6:	46c0      	nop			@ (mov r8, r8)
 80061e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689a      	ldr	r2, [r3, #8]
 80061ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2140      	movs	r1, #64	@ 0x40
 80061f4:	438a      	bics	r2, r1
 80061f6:	609a      	str	r2, [r3, #8]
 80061f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061fa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061fe:	f383 8810 	msr	PRIMASK, r3
}
 8006202:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006206:	2280      	movs	r2, #128	@ 0x80
 8006208:	2120      	movs	r1, #32
 800620a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800620c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800620e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006210:	2b01      	cmp	r3, #1
 8006212:	d118      	bne.n	8006246 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006214:	f3ef 8310 	mrs	r3, PRIMASK
 8006218:	60bb      	str	r3, [r7, #8]
  return(result);
 800621a:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800621c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800621e:	2301      	movs	r3, #1
 8006220:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f383 8810 	msr	PRIMASK, r3
}
 8006228:	46c0      	nop			@ (mov r8, r8)
 800622a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2110      	movs	r1, #16
 8006236:	438a      	bics	r2, r1
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800623c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f383 8810 	msr	PRIMASK, r3
}
 8006244:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006248:	2200      	movs	r2, #0
 800624a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800624c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800624e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006250:	2b01      	cmp	r3, #1
 8006252:	d124      	bne.n	800629e <UART_DMAReceiveCplt+0x152>
  {
    huart->RxXferCount = 0;
 8006254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006256:	225a      	movs	r2, #90	@ 0x5a
 8006258:	2100      	movs	r1, #0
 800625a:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685a      	ldr	r2, [r3, #4]
 8006262:	213a      	movs	r1, #58	@ 0x3a
 8006264:	187b      	adds	r3, r7, r1
 8006266:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 8006268:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800626a:	2258      	movs	r2, #88	@ 0x58
 800626c:	5a9b      	ldrh	r3, [r3, r2]
 800626e:	187a      	adds	r2, r7, r1
 8006270:	8812      	ldrh	r2, [r2, #0]
 8006272:	429a      	cmp	r2, r3
 8006274:	d204      	bcs.n	8006280 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8006276:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006278:	187a      	adds	r2, r7, r1
 800627a:	215a      	movs	r1, #90	@ 0x5a
 800627c:	8812      	ldrh	r2, [r2, #0]
 800627e:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006280:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006282:	2258      	movs	r2, #88	@ 0x58
 8006284:	5a9a      	ldrh	r2, [r3, r2]
 8006286:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006288:	215a      	movs	r1, #90	@ 0x5a
 800628a:	5a5b      	ldrh	r3, [r3, r1]
 800628c:	b29b      	uxth	r3, r3
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	b29a      	uxth	r2, r3
 8006292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006294:	0011      	movs	r1, r2
 8006296:	0018      	movs	r0, r3
 8006298:	f7fa fa14 	bl	80006c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800629c:	e003      	b.n	80062a6 <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 800629e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062a0:	0018      	movs	r0, r3
 80062a2:	f7ff f92f 	bl	8005504 <HAL_UART_RxCpltCallback>
}
 80062a6:	46c0      	nop			@ (mov r8, r8)
 80062a8:	46bd      	mov	sp, r7
 80062aa:	b014      	add	sp, #80	@ 0x50
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	46c0      	nop			@ (mov r8, r8)
 80062b0:	fffffeff 	.word	0xfffffeff

080062b4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2201      	movs	r2, #1
 80062c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d128      	bne.n	8006322 <UART_DMARxHalfCplt+0x6e>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2258      	movs	r2, #88	@ 0x58
 80062d4:	5a9b      	ldrh	r3, [r3, r2]
 80062d6:	085b      	lsrs	r3, r3, #1
 80062d8:	b299      	uxth	r1, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	225a      	movs	r2, #90	@ 0x5a
 80062de:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	685a      	ldr	r2, [r3, #4]
 80062e6:	210a      	movs	r1, #10
 80062e8:	187b      	adds	r3, r7, r1
 80062ea:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2258      	movs	r2, #88	@ 0x58
 80062f0:	5a9b      	ldrh	r3, [r3, r2]
 80062f2:	187a      	adds	r2, r7, r1
 80062f4:	8812      	ldrh	r2, [r2, #0]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d804      	bhi.n	8006304 <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	187a      	adds	r2, r7, r1
 80062fe:	215a      	movs	r1, #90	@ 0x5a
 8006300:	8812      	ldrh	r2, [r2, #0]
 8006302:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2258      	movs	r2, #88	@ 0x58
 8006308:	5a9a      	ldrh	r2, [r3, r2]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	215a      	movs	r1, #90	@ 0x5a
 800630e:	5a5b      	ldrh	r3, [r3, r1]
 8006310:	b29b      	uxth	r3, r3
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	b29a      	uxth	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	0011      	movs	r1, r2
 800631a:	0018      	movs	r0, r3
 800631c:	f7fa f9d2 	bl	80006c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006320:	e003      	b.n	800632a <UART_DMARxHalfCplt+0x76>
    HAL_UART_RxHalfCpltCallback(huart);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	0018      	movs	r0, r3
 8006326:	f7ff f8f5 	bl	8005514 <HAL_UART_RxHalfCpltCallback>
}
 800632a:	46c0      	nop			@ (mov r8, r8)
 800632c:	46bd      	mov	sp, r7
 800632e:	b004      	add	sp, #16
 8006330:	bd80      	pop	{r7, pc}

08006332 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b086      	sub	sp, #24
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800633e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006344:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2280      	movs	r2, #128	@ 0x80
 800634a:	589b      	ldr	r3, [r3, r2]
 800634c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	2280      	movs	r2, #128	@ 0x80
 8006356:	4013      	ands	r3, r2
 8006358:	2b80      	cmp	r3, #128	@ 0x80
 800635a:	d10a      	bne.n	8006372 <UART_DMAError+0x40>
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	2b21      	cmp	r3, #33	@ 0x21
 8006360:	d107      	bne.n	8006372 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	2252      	movs	r2, #82	@ 0x52
 8006366:	2100      	movs	r1, #0
 8006368:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	0018      	movs	r0, r3
 800636e:	f7ff fe09 	bl	8005f84 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	2240      	movs	r2, #64	@ 0x40
 800637a:	4013      	ands	r3, r2
 800637c:	2b40      	cmp	r3, #64	@ 0x40
 800637e:	d10a      	bne.n	8006396 <UART_DMAError+0x64>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b22      	cmp	r3, #34	@ 0x22
 8006384:	d107      	bne.n	8006396 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	225a      	movs	r2, #90	@ 0x5a
 800638a:	2100      	movs	r1, #0
 800638c:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	0018      	movs	r0, r3
 8006392:	f7ff fe1b 	bl	8005fcc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	2284      	movs	r2, #132	@ 0x84
 800639a:	589b      	ldr	r3, [r3, r2]
 800639c:	2210      	movs	r2, #16
 800639e:	431a      	orrs	r2, r3
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	2184      	movs	r1, #132	@ 0x84
 80063a4:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	0018      	movs	r0, r3
 80063aa:	f7ff f8bb 	bl	8005524 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063ae:	46c0      	nop			@ (mov r8, r8)
 80063b0:	46bd      	mov	sp, r7
 80063b2:	b006      	add	sp, #24
 80063b4:	bd80      	pop	{r7, pc}

080063b6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b084      	sub	sp, #16
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	225a      	movs	r2, #90	@ 0x5a
 80063c8:	2100      	movs	r1, #0
 80063ca:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	0018      	movs	r0, r3
 80063d0:	f7ff f8a8 	bl	8005524 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063d4:	46c0      	nop			@ (mov r8, r8)
 80063d6:	46bd      	mov	sp, r7
 80063d8:	b004      	add	sp, #16
 80063da:	bd80      	pop	{r7, pc}

080063dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063e4:	f3ef 8310 	mrs	r3, PRIMASK
 80063e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80063ea:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063ec:	617b      	str	r3, [r7, #20]
 80063ee:	2301      	movs	r3, #1
 80063f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f383 8810 	msr	PRIMASK, r3
}
 80063f8:	46c0      	nop			@ (mov r8, r8)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2140      	movs	r1, #64	@ 0x40
 8006406:	438a      	bics	r2, r1
 8006408:	601a      	str	r2, [r3, #0]
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f383 8810 	msr	PRIMASK, r3
}
 8006414:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2220      	movs	r2, #32
 800641a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	0018      	movs	r0, r3
 8006426:	f7ff f85d 	bl	80054e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800642a:	46c0      	nop			@ (mov r8, r8)
 800642c:	46bd      	mov	sp, r7
 800642e:	b006      	add	sp, #24
 8006430:	bd80      	pop	{r7, pc}

08006432 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b082      	sub	sp, #8
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800643a:	46c0      	nop			@ (mov r8, r8)
 800643c:	46bd      	mov	sp, r7
 800643e:	b002      	add	sp, #8
 8006440:	bd80      	pop	{r7, pc}

08006442 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006442:	b5b0      	push	{r4, r5, r7, lr}
 8006444:	b08a      	sub	sp, #40	@ 0x28
 8006446:	af00      	add	r7, sp, #0
 8006448:	60f8      	str	r0, [r7, #12]
 800644a:	60b9      	str	r1, [r7, #8]
 800644c:	1dbb      	adds	r3, r7, #6
 800644e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2280      	movs	r2, #128	@ 0x80
 8006454:	589b      	ldr	r3, [r3, r2]
 8006456:	2b20      	cmp	r3, #32
 8006458:	d156      	bne.n	8006508 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d003      	beq.n	8006468 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006460:	1dbb      	adds	r3, r7, #6
 8006462:	881b      	ldrh	r3, [r3, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e04e      	b.n	800650a <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	689a      	ldr	r2, [r3, #8]
 8006470:	2380      	movs	r3, #128	@ 0x80
 8006472:	015b      	lsls	r3, r3, #5
 8006474:	429a      	cmp	r2, r3
 8006476:	d109      	bne.n	800648c <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d105      	bne.n	800648c <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	2201      	movs	r2, #1
 8006484:	4013      	ands	r3, r2
 8006486:	d001      	beq.n	800648c <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e03e      	b.n	800650a <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2201      	movs	r2, #1
 8006490:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006498:	2527      	movs	r5, #39	@ 0x27
 800649a:	197c      	adds	r4, r7, r5
 800649c:	1dbb      	adds	r3, r7, #6
 800649e:	881a      	ldrh	r2, [r3, #0]
 80064a0:	68b9      	ldr	r1, [r7, #8]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	0018      	movs	r0, r3
 80064a6:	f7ff fccd 	bl	8005e44 <UART_Start_Receive_DMA>
 80064aa:	0003      	movs	r3, r0
 80064ac:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80064ae:	197b      	adds	r3, r7, r5
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d124      	bne.n	8006500 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d11c      	bne.n	80064f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2210      	movs	r2, #16
 80064c4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064c6:	f3ef 8310 	mrs	r3, PRIMASK
 80064ca:	617b      	str	r3, [r7, #20]
  return(result);
 80064cc:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064ce:	623b      	str	r3, [r7, #32]
 80064d0:	2301      	movs	r3, #1
 80064d2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	f383 8810 	msr	PRIMASK, r3
}
 80064da:	46c0      	nop			@ (mov r8, r8)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2110      	movs	r1, #16
 80064e8:	430a      	orrs	r2, r1
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	f383 8810 	msr	PRIMASK, r3
}
 80064f6:	e003      	b.n	8006500 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80064f8:	2327      	movs	r3, #39	@ 0x27
 80064fa:	18fb      	adds	r3, r7, r3
 80064fc:	2201      	movs	r2, #1
 80064fe:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8006500:	2327      	movs	r3, #39	@ 0x27
 8006502:	18fb      	adds	r3, r7, r3
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	e000      	b.n	800650a <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8006508:	2302      	movs	r3, #2
  }
}
 800650a:	0018      	movs	r0, r3
 800650c:	46bd      	mov	sp, r7
 800650e:	b00a      	add	sp, #40	@ 0x28
 8006510:	bdb0      	pop	{r4, r5, r7, pc}

08006512 <ATC_Malloc>:
void              ATC_TempCallback(const char *str);

/***********************************************************************************************************/

void* ATC_Malloc(size_t size)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b084      	sub	sp, #16
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  void *ptr = NULL;
 800651a:	2300      	movs	r3, #0
 800651c:	60fb      	str	r3, [r7, #12]
#if ATC_RTOS == ATC_RTOS_DISABLE
  ptr = malloc(size);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	0018      	movs	r0, r3
 8006522:	f000 fc01 	bl	8006d28 <malloc>
 8006526:	0003      	movs	r3, r0
 8006528:	60fb      	str	r3, [r7, #12]
  ptr = pvPortMalloc(size);
#elif ATC_RTOS == ATC_RTOS_THREADX
  // ThreadX not implemented
  ptr = NULL;
#endif
  return ptr;
 800652a:	68fb      	ldr	r3, [r7, #12]
}
 800652c:	0018      	movs	r0, r3
 800652e:	46bd      	mov	sp, r7
 8006530:	b004      	add	sp, #16
 8006532:	bd80      	pop	{r7, pc}

08006534 <ATC_Free>:

/***********************************************************************************************************/

void ATC_Free(void** ptr)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  if (ptr != NULL && *ptr != NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00b      	beq.n	800655a <ATC_Free+0x26>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d007      	beq.n	800655a <ATC_Free+0x26>
  {
#if ATC_RTOS == ATC_RTOS_DISABLE
    free(*ptr);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	0018      	movs	r0, r3
 8006550:	f000 fbf4 	bl	8006d3c <free>
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
    vPortFree(*ptr);
#elif ATC_RTOS == ATC_RTOS_THREADX
    // ThreadX not implemented - do nothing
#endif
     *ptr = NULL;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	601a      	str	r2, [r3, #0]
  }
}
 800655a:	46c0      	nop			@ (mov r8, r8)
 800655c:	46bd      	mov	sp, r7
 800655e:	b002      	add	sp, #8
 8006560:	bd80      	pop	{r7, pc}

08006562 <ATC_RxFlush>:

/***********************************************************************************************************/

void ATC_RxFlush(ATC_HandleTypeDef* hAtc)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b082      	sub	sp, #8
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  hAtc->RxIndex = 0;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	831a      	strh	r2, [r3, #24]
  memset(hAtc->pReadBuff, 0, hAtc->Size);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	8a9b      	ldrh	r3, [r3, #20]
 8006578:	001a      	movs	r2, r3
 800657a:	2100      	movs	r1, #0
 800657c:	f000 fefa 	bl	8007374 <memset>
}
 8006580:	46c0      	nop			@ (mov r8, r8)
 8006582:	46bd      	mov	sp, r7
 8006584:	b002      	add	sp, #8
 8006586:	bd80      	pop	{r7, pc}

08006588 <ATC_TxRaw>:

/***********************************************************************************************************/

bool ATC_TxRaw(ATC_HandleTypeDef* hAtc, const uint8_t* Data, uint16_t Len)
{
 8006588:	b590      	push	{r4, r7, lr}
 800658a:	b087      	sub	sp, #28
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	1dbb      	adds	r3, r7, #6
 8006594:	801a      	strh	r2, [r3, #0]
  bool answer = false;
 8006596:	2417      	movs	r4, #23
 8006598:	193b      	adds	r3, r7, r4
 800659a:	2200      	movs	r2, #0
 800659c:	701a      	strb	r2, [r3, #0]
    {
      dprintf("%c", Data[i]);
    }
    dprintf("\r\n");
#endif
    hAtc->TxLen = Len;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	1dba      	adds	r2, r7, #6
 80065a2:	8812      	ldrh	r2, [r2, #0]
 80065a4:	835a      	strh	r2, [r3, #26]
    if (HAL_UART_Transmit_DMA(hAtc->hUart, Data, Len) != HAL_OK)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6818      	ldr	r0, [r3, #0]
 80065aa:	1dbb      	adds	r3, r7, #6
 80065ac:	881a      	ldrh	r2, [r3, #0]
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	0019      	movs	r1, r3
 80065b2:	f7fe faf3 	bl	8004b9c <HAL_UART_Transmit_DMA>
 80065b6:	1e03      	subs	r3, r0, #0
 80065b8:	d103      	bne.n	80065c2 <ATC_TxRaw+0x3a>
    {
      break;
    }
    answer = true;
 80065ba:	193b      	adds	r3, r7, r4
 80065bc:	2201      	movs	r2, #1
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	e000      	b.n	80065c4 <ATC_TxRaw+0x3c>
      break;
 80065c2:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  return answer;
 80065c4:	2317      	movs	r3, #23
 80065c6:	18fb      	adds	r3, r7, r3
 80065c8:	781b      	ldrb	r3, [r3, #0]
}
 80065ca:	0018      	movs	r0, r3
 80065cc:	46bd      	mov	sp, r7
 80065ce:	b007      	add	sp, #28
 80065d0:	bd90      	pop	{r4, r7, pc}

080065d2 <ATC_TxBusy>:

/***********************************************************************************************************/

bool ATC_TxBusy(ATC_HandleTypeDef* hAtc)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b082      	sub	sp, #8
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	0018      	movs	r0, r3
 80065e0:	f7fe ffa8 	bl	8005534 <HAL_UART_GetState>
 80065e4:	0003      	movs	r3, r0
 80065e6:	2b21      	cmp	r3, #33	@ 0x21
 80065e8:	d007      	beq.n	80065fa <ATC_TxBusy+0x28>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	0018      	movs	r0, r3
 80065f0:	f7fe ffa0 	bl	8005534 <HAL_UART_GetState>
 80065f4:	0003      	movs	r3, r0
 80065f6:	2b23      	cmp	r3, #35	@ 0x23
 80065f8:	d101      	bne.n	80065fe <ATC_TxBusy+0x2c>
  {
    return true;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e000      	b.n	8006600 <ATC_TxBusy+0x2e>
  }
  else
  {
    return false;
 80065fe:	2300      	movs	r3, #0
  }
}
 8006600:	0018      	movs	r0, r3
 8006602:	46bd      	mov	sp, r7
 8006604:	b002      	add	sp, #8
 8006606:	bd80      	pop	{r7, pc}

08006608 <ATC_TxWait>:

/***********************************************************************************************************/

bool ATC_TxWait(ATC_HandleTypeDef* hAtc, uint32_t Timeout)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8006612:	230f      	movs	r3, #15
 8006614:	18fb      	adds	r3, r7, r3
 8006616:	2200      	movs	r2, #0
 8006618:	701a      	strb	r2, [r3, #0]
  uint32_t start_time = HAL_GetTick();
 800661a:	f7fb feb9 	bl	8002390 <HAL_GetTick>
 800661e:	0003      	movs	r3, r0
 8006620:	60bb      	str	r3, [r7, #8]
  while (1)
  {
    ATC_Delay(1);
 8006622:	2001      	movs	r0, #1
 8006624:	f000 fb73 	bl	8006d0e <ATC_Delay>
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_READY))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	0018      	movs	r0, r3
 800662e:	f7fe ff81 	bl	8005534 <HAL_UART_GetState>
 8006632:	0003      	movs	r3, r0
 8006634:	2b22      	cmp	r3, #34	@ 0x22
 8006636:	d007      	beq.n	8006648 <ATC_TxWait+0x40>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	0018      	movs	r0, r3
 800663e:	f7fe ff79 	bl	8005534 <HAL_UART_GetState>
 8006642:	0003      	movs	r3, r0
 8006644:	2b20      	cmp	r3, #32
 8006646:	d104      	bne.n	8006652 <ATC_TxWait+0x4a>
    {
      answer = true;
 8006648:	230f      	movs	r3, #15
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	2201      	movs	r2, #1
 800664e:	701a      	strb	r2, [r3, #0]
      break;
 8006650:	e01c      	b.n	800668c <ATC_TxWait+0x84>
    }
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_ERROR) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_TIMEOUT))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	0018      	movs	r0, r3
 8006658:	f7fe ff6c 	bl	8005534 <HAL_UART_GetState>
 800665c:	0003      	movs	r3, r0
 800665e:	2be0      	cmp	r3, #224	@ 0xe0
 8006660:	d014      	beq.n	800668c <ATC_TxWait+0x84>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	0018      	movs	r0, r3
 8006668:	f7fe ff64 	bl	8005534 <HAL_UART_GetState>
 800666c:	0003      	movs	r3, r0
 800666e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006670:	d00c      	beq.n	800668c <ATC_TxWait+0x84>
    {
      break;
    }
    if (HAL_GetTick() - start_time >= Timeout)
 8006672:	f7fb fe8d 	bl	8002390 <HAL_GetTick>
 8006676:	0002      	movs	r2, r0
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	429a      	cmp	r2, r3
 8006680:	d8cf      	bhi.n	8006622 <ATC_TxWait+0x1a>
    {
      HAL_UART_AbortTransmit(hAtc->hUart);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	0018      	movs	r0, r3
 8006688:	f7fe fb18 	bl	8004cbc <HAL_UART_AbortTransmit>
      break;
    }
  }

  return answer;
 800668c:	230f      	movs	r3, #15
 800668e:	18fb      	adds	r3, r7, r3
 8006690:	781b      	ldrb	r3, [r3, #0]
}
 8006692:	0018      	movs	r0, r3
 8006694:	46bd      	mov	sp, r7
 8006696:	b004      	add	sp, #16
 8006698:	bd80      	pop	{r7, pc}

0800669a <ATC_CheckEvents>:

/***********************************************************************************************************/

void ATC_CheckEvents(ATC_HandleTypeDef* hAtc)
{
 800669a:	b580      	push	{r7, lr}
 800669c:	b084      	sub	sp, #16
 800669e:	af00      	add	r7, sp, #0
 80066a0:	6078      	str	r0, [r7, #4]
  if (hAtc->RxIndex > 0)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	8b1b      	ldrh	r3, [r3, #24]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d027      	beq.n	80066fa <ATC_CheckEvents+0x60>
  {
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 80066aa:	2300      	movs	r3, #0
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	e01b      	b.n	80066e8 <ATC_CheckEvents+0x4e>
    {
      char *found = strstr((char*)hAtc->pReadBuff, hAtc->psEvents[ev].Event);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	68da      	ldr	r2, [r3, #12]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	00db      	lsls	r3, r3, #3
 80066bc:	18d3      	adds	r3, r2, r3
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	0019      	movs	r1, r3
 80066c2:	f000 fe73 	bl	80073ac <strstr>
 80066c6:	0003      	movs	r3, r0
 80066c8:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d008      	beq.n	80066e2 <ATC_CheckEvents+0x48>
      {
        hAtc->psEvents[ev].EventCallback(found);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	00db      	lsls	r3, r3, #3
 80066d8:	18d3      	adds	r3, r2, r3
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	68ba      	ldr	r2, [r7, #8]
 80066de:	0010      	movs	r0, r2
 80066e0:	4798      	blx	r3
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	3301      	adds	r3, #1
 80066e6:	60fb      	str	r3, [r7, #12]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d3de      	bcc.n	80066b0 <ATC_CheckEvents+0x16>
      }
    }
    ATC_RxFlush(hAtc);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	0018      	movs	r0, r3
 80066f6:	f7ff ff34 	bl	8006562 <ATC_RxFlush>
  }
}
 80066fa:	46c0      	nop			@ (mov r8, r8)
 80066fc:	46bd      	mov	sp, r7
 80066fe:	b004      	add	sp, #16
 8006700:	bd80      	pop	{r7, pc}

08006702 <ATC_CheckResponse>:

/***********************************************************************************************************/

uint8_t ATC_CheckResponse(ATC_HandleTypeDef* hAtc, char** ppFound)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b084      	sub	sp, #16
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
 800670a:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
 800670c:	230f      	movs	r3, #15
 800670e:	18fb      	adds	r3, r7, r3
 8006710:	2200      	movs	r2, #0
 8006712:	701a      	strb	r2, [r3, #0]
  if (hAtc->RxIndex > 0)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	8b1b      	ldrh	r3, [r3, #24]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d031      	beq.n	8006780 <ATC_CheckResponse+0x7e>
  {
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 800671c:	230c      	movs	r3, #12
 800671e:	18fb      	adds	r3, r7, r3
 8006720:	2200      	movs	r2, #0
 8006722:	801a      	strh	r2, [r3, #0]
 8006724:	e025      	b.n	8006772 <ATC_CheckResponse+0x70>
    {
      char *found = strstr((char*)hAtc->pReadBuff, (char*)hAtc->ppResp[i]);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800672a:	230c      	movs	r3, #12
 800672c:	18fb      	adds	r3, r7, r3
 800672e:	881a      	ldrh	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	320a      	adds	r2, #10
 8006734:	0092      	lsls	r2, r2, #2
 8006736:	58d3      	ldr	r3, [r2, r3]
 8006738:	0019      	movs	r1, r3
 800673a:	f000 fe37 	bl	80073ac <strstr>
 800673e:	0003      	movs	r3, r0
 8006740:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00e      	beq.n	8006766 <ATC_CheckResponse+0x64>
      {
        if (ppFound != NULL)
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d002      	beq.n	8006754 <ATC_CheckResponse+0x52>
        {
          *ppFound = found;
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	601a      	str	r2, [r3, #0]
        }
        index = i + 1;
 8006754:	230c      	movs	r3, #12
 8006756:	18fb      	adds	r3, r7, r3
 8006758:	881b      	ldrh	r3, [r3, #0]
 800675a:	b2da      	uxtb	r2, r3
 800675c:	230f      	movs	r3, #15
 800675e:	18fb      	adds	r3, r7, r3
 8006760:	3201      	adds	r2, #1
 8006762:	701a      	strb	r2, [r3, #0]
        break;
 8006764:	e00c      	b.n	8006780 <ATC_CheckResponse+0x7e>
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8006766:	210c      	movs	r1, #12
 8006768:	187b      	adds	r3, r7, r1
 800676a:	881a      	ldrh	r2, [r3, #0]
 800676c:	187b      	adds	r3, r7, r1
 800676e:	3201      	adds	r2, #1
 8006770:	801a      	strh	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	8adb      	ldrh	r3, [r3, #22]
 8006776:	220c      	movs	r2, #12
 8006778:	18ba      	adds	r2, r7, r2
 800677a:	8812      	ldrh	r2, [r2, #0]
 800677c:	429a      	cmp	r2, r3
 800677e:	d3d2      	bcc.n	8006726 <ATC_CheckResponse+0x24>
      }
    }
  }
  return index;
 8006780:	230f      	movs	r3, #15
 8006782:	18fb      	adds	r3, r7, r3
 8006784:	781b      	ldrb	r3, [r3, #0]
}
 8006786:	0018      	movs	r0, r3
 8006788:	46bd      	mov	sp, r7
 800678a:	b004      	add	sp, #16
 800678c:	bd80      	pop	{r7, pc}

0800678e <ATC_CheckErrors>:

/***********************************************************************************************************/

void ATC_CheckErrors(ATC_HandleTypeDef* hAtc)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b082      	sub	sp, #8
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
  if (HAL_UART_GetError(hAtc->hUart) != HAL_UART_ERROR_NONE)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	0018      	movs	r0, r3
 800679c:	f7fe fedc 	bl	8005558 <HAL_UART_GetError>
 80067a0:	1e03      	subs	r3, r0, #0
 80067a2:	d01f      	beq.n	80067e4 <ATC_CheckErrors+0x56>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2201      	movs	r2, #1
 80067ac:	4252      	negs	r2, r2
 80067ae:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	0018      	movs	r0, r3
 80067b6:	f7fe fae7 	bl	8004d88 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6818      	ldr	r0, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	69d9      	ldr	r1, [r3, #28]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	8a9b      	ldrh	r3, [r3, #20]
 80067c6:	001a      	movs	r2, r3
 80067c8:	f7ff fe3b 	bl	8006442 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2104      	movs	r1, #4
 80067e0:	438a      	bics	r2, r1
 80067e2:	601a      	str	r2, [r3, #0]
  }
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	0018      	movs	r0, r3
 80067ea:	f7fe fea3 	bl	8005534 <HAL_UART_GetState>
 80067ee:	0003      	movs	r3, r0
 80067f0:	2b22      	cmp	r3, #34	@ 0x22
 80067f2:	d027      	beq.n	8006844 <ATC_CheckErrors+0xb6>
      (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX)))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	0018      	movs	r0, r3
 80067fa:	f7fe fe9b 	bl	8005534 <HAL_UART_GetState>
 80067fe:	0003      	movs	r3, r0
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 8006800:	2b23      	cmp	r3, #35	@ 0x23
 8006802:	d01f      	beq.n	8006844 <ATC_CheckErrors+0xb6>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2201      	movs	r2, #1
 800680c:	4252      	negs	r2, r2
 800680e:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	0018      	movs	r0, r3
 8006816:	f7fe fab7 	bl	8004d88 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6818      	ldr	r0, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	69d9      	ldr	r1, [r3, #28]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	8a9b      	ldrh	r3, [r3, #20]
 8006826:	001a      	movs	r2, r3
 8006828:	f7ff fe0b 	bl	8006442 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2104      	movs	r1, #4
 8006840:	438a      	bics	r2, r1
 8006842:	601a      	str	r2, [r3, #0]
  }
}
 8006844:	46c0      	nop			@ (mov r8, r8)
 8006846:	46bd      	mov	sp, r7
 8006848:	b002      	add	sp, #8
 800684a:	bd80      	pop	{r7, pc}

0800684c <ATC_Init>:
  * @param  BufferSize: Size of the RX buffer. It needs 2X memory.
  * @param  pName: Name identifier for the ATC.
  * @retval true if initialization is successful, false otherwise.
  */
bool ATC_Init(ATC_HandleTypeDef* hAtc, UART_HandleTypeDef* hUart, uint16_t BufferSize, const char* pName)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b086      	sub	sp, #24
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	603b      	str	r3, [r7, #0]
 8006858:	1dbb      	adds	r3, r7, #6
 800685a:	801a      	strh	r2, [r3, #0]
  bool answer = false;
 800685c:	2317      	movs	r3, #23
 800685e:	18fb      	adds	r3, r7, r3
 8006860:	2200      	movs	r2, #0
 8006862:	701a      	strb	r2, [r3, #0]
  do
  {
    if (hAtc == NULL || hUart == NULL)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d100      	bne.n	800686c <ATC_Init+0x20>
 800686a:	e07f      	b.n	800696c <ATC_Init+0x120>
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d100      	bne.n	8006874 <ATC_Init+0x28>
 8006872:	e07b      	b.n	800696c <ATC_Init+0x120>
    {
      break;
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	223c      	movs	r2, #60	@ 0x3c
 8006878:	2100      	movs	r1, #0
 800687a:	0018      	movs	r0, r3
 800687c:	f000 fd7a 	bl	8007374 <memset>
    if (pName != NULL)
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d006      	beq.n	8006894 <ATC_Init+0x48>
    {
      strncpy(hAtc->Name, pName, sizeof(hAtc->Name) - 1);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	3304      	adds	r3, #4
 800688a:	6839      	ldr	r1, [r7, #0]
 800688c:	2207      	movs	r2, #7
 800688e:	0018      	movs	r0, r3
 8006890:	f000 fd78 	bl	8007384 <strncpy>
    }
    hAtc->hUart = hUart;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	68ba      	ldr	r2, [r7, #8]
 8006898:	601a      	str	r2, [r3, #0]
    hAtc->pRxBuff = ATC_Malloc(BufferSize);
 800689a:	1dbb      	adds	r3, r7, #6
 800689c:	881b      	ldrh	r3, [r3, #0]
 800689e:	0018      	movs	r0, r3
 80068a0:	f7ff fe37 	bl	8006512 <ATC_Malloc>
 80068a4:	0002      	movs	r2, r0
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	61da      	str	r2, [r3, #28]
    if (hAtc->pRxBuff != NULL)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d055      	beq.n	800695e <ATC_Init+0x112>
    {
      memset(hAtc->pRxBuff, 0, BufferSize);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	69d8      	ldr	r0, [r3, #28]
 80068b6:	1dbb      	adds	r3, r7, #6
 80068b8:	881b      	ldrh	r3, [r3, #0]
 80068ba:	001a      	movs	r2, r3
 80068bc:	2100      	movs	r1, #0
 80068be:	f000 fd59 	bl	8007374 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC RX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pTxBuff = ATC_Malloc(BufferSize);
 80068c2:	1dbb      	adds	r3, r7, #6
 80068c4:	881b      	ldrh	r3, [r3, #0]
 80068c6:	0018      	movs	r0, r3
 80068c8:	f7ff fe23 	bl	8006512 <ATC_Malloc>
 80068cc:	0002      	movs	r2, r0
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	621a      	str	r2, [r3, #32]
    if (hAtc->pTxBuff != NULL)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d043      	beq.n	8006962 <ATC_Init+0x116>
    {
      memset(hAtc->pTxBuff, 0, BufferSize);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6a18      	ldr	r0, [r3, #32]
 80068de:	1dbb      	adds	r3, r7, #6
 80068e0:	881b      	ldrh	r3, [r3, #0]
 80068e2:	001a      	movs	r2, r3
 80068e4:	2100      	movs	r1, #0
 80068e6:	f000 fd45 	bl	8007374 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC TX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pReadBuff = ATC_Malloc(BufferSize);
 80068ea:	1dbb      	adds	r3, r7, #6
 80068ec:	881b      	ldrh	r3, [r3, #0]
 80068ee:	0018      	movs	r0, r3
 80068f0:	f7ff fe0f 	bl	8006512 <ATC_Malloc>
 80068f4:	0002      	movs	r2, r0
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hAtc->pReadBuff != NULL)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d031      	beq.n	8006966 <ATC_Init+0x11a>
    {
      memset(hAtc->pReadBuff, 0, BufferSize);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006906:	1dbb      	adds	r3, r7, #6
 8006908:	881b      	ldrh	r3, [r3, #0]
 800690a:	001a      	movs	r2, r3
 800690c:	2100      	movs	r1, #0
 800690e:	f000 fd31 	bl	8007374 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC READ BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->Size = BufferSize;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	1dba      	adds	r2, r7, #6
 8006916:	8812      	ldrh	r2, [r2, #0]
 8006918:	829a      	strh	r2, [r3, #20]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2201      	movs	r2, #1
 8006922:	4252      	negs	r2, r2
 8006924:	621a      	str	r2, [r3, #32]
    if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) != HAL_OK)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	69d9      	ldr	r1, [r3, #28]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8a9b      	ldrh	r3, [r3, #20]
 8006932:	001a      	movs	r2, r3
 8006934:	f7ff fd85 	bl	8006442 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006938:	1e03      	subs	r3, r0, #0
 800693a:	d116      	bne.n	800696a <ATC_Init+0x11e>
    {
      dprintf("ATC<%s> - ERROR ENABLE RX DMA\r\n", hAtc->Name);
      break;
    }
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2104      	movs	r1, #4
 8006950:	438a      	bics	r2, r1
 8006952:	601a      	str	r2, [r3, #0]
    answer = true;
 8006954:	2317      	movs	r3, #23
 8006956:	18fb      	adds	r3, r7, r3
 8006958:	2201      	movs	r2, #1
 800695a:	701a      	strb	r2, [r3, #0]
 800695c:	e006      	b.n	800696c <ATC_Init+0x120>
      break;
 800695e:	46c0      	nop			@ (mov r8, r8)
 8006960:	e004      	b.n	800696c <ATC_Init+0x120>
      break;
 8006962:	46c0      	nop			@ (mov r8, r8)
 8006964:	e002      	b.n	800696c <ATC_Init+0x120>
      break;
 8006966:	46c0      	nop			@ (mov r8, r8)
 8006968:	e000      	b.n	800696c <ATC_Init+0x120>
      break;
 800696a:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  if (answer == false)
 800696c:	2317      	movs	r3, #23
 800696e:	18fb      	adds	r3, r7, r3
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	2201      	movs	r2, #1
 8006974:	4053      	eors	r3, r2
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b00      	cmp	r3, #0
 800697a:	d017      	beq.n	80069ac <ATC_Init+0x160>
  {
    if (hAtc->pRxBuff != NULL)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d004      	beq.n	800698e <ATC_Init+0x142>
    {
      ATC_Free((void**)&hAtc->pRxBuff);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	331c      	adds	r3, #28
 8006988:	0018      	movs	r0, r3
 800698a:	f7ff fdd3 	bl	8006534 <ATC_Free>
    }
    if (hAtc->pReadBuff != NULL)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006992:	2b00      	cmp	r3, #0
 8006994:	d004      	beq.n	80069a0 <ATC_Init+0x154>
    {
      ATC_Free((void**)&hAtc->pReadBuff);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	3324      	adds	r3, #36	@ 0x24
 800699a:	0018      	movs	r0, r3
 800699c:	f7ff fdca 	bl	8006534 <ATC_Free>
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	223c      	movs	r2, #60	@ 0x3c
 80069a4:	2100      	movs	r1, #0
 80069a6:	0018      	movs	r0, r3
 80069a8:	f000 fce4 	bl	8007374 <memset>
  }
  else
  {
    dprintf("ATC<%s> - INIT DONE\r\n", hAtc->Name);
  }
  return answer;
 80069ac:	2317      	movs	r3, #23
 80069ae:	18fb      	adds	r3, r7, r3
 80069b0:	781b      	ldrb	r3, [r3, #0]
}
 80069b2:	0018      	movs	r0, r3
 80069b4:	46bd      	mov	sp, r7
 80069b6:	b006      	add	sp, #24
 80069b8:	bd80      	pop	{r7, pc}

080069ba <ATC_SetEvents>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  psEvents: Pointer to the event handler structure.
  * @retval true if events are set successfully, false otherwise.
  */
bool ATC_SetEvents(ATC_HandleTypeDef* hAtc, const ATC_EventTypeDef* psEvents)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b084      	sub	sp, #16
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
 80069c2:	6039      	str	r1, [r7, #0]
  bool answer = false;
 80069c4:	230f      	movs	r3, #15
 80069c6:	18fb      	adds	r3, r7, r3
 80069c8:	2200      	movs	r2, #0
 80069ca:	701a      	strb	r2, [r3, #0]
  uint32_t ev = 0;
 80069cc:	2300      	movs	r3, #0
 80069ce:	60bb      	str	r3, [r7, #8]
  do
  {
    if (hAtc == NULL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d01f      	beq.n	8006a16 <ATC_SetEvents+0x5c>
    {
      break;
    }
    if (psEvents == NULL)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d01e      	beq.n	8006a1a <ATC_SetEvents+0x60>
    {
      break;
    }
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 80069dc:	e002      	b.n	80069e4 <ATC_SetEvents+0x2a>
    {
      ev++;
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	3301      	adds	r3, #1
 80069e2:	60bb      	str	r3, [r7, #8]
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	00db      	lsls	r3, r3, #3
 80069e8:	683a      	ldr	r2, [r7, #0]
 80069ea:	18d3      	adds	r3, r2, r3
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d006      	beq.n	8006a00 <ATC_SetEvents+0x46>
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	00db      	lsls	r3, r3, #3
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	18d3      	adds	r3, r2, r3
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1ee      	bne.n	80069de <ATC_SetEvents+0x24>
    }
    hAtc->psEvents = (ATC_EventTypeDef*)psEvents;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	60da      	str	r2, [r3, #12]
    hAtc->Events = ev;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	611a      	str	r2, [r3, #16]
    answer = true;
 8006a0c:	230f      	movs	r3, #15
 8006a0e:	18fb      	adds	r3, r7, r3
 8006a10:	2201      	movs	r2, #1
 8006a12:	701a      	strb	r2, [r3, #0]
 8006a14:	e002      	b.n	8006a1c <ATC_SetEvents+0x62>
      break;
 8006a16:	46c0      	nop			@ (mov r8, r8)
 8006a18:	e000      	b.n	8006a1c <ATC_SetEvents+0x62>
      break;
 8006a1a:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  return answer;
 8006a1c:	230f      	movs	r3, #15
 8006a1e:	18fb      	adds	r3, r7, r3
 8006a20:	781b      	ldrb	r3, [r3, #0]
}
 8006a22:	0018      	movs	r0, r3
 8006a24:	46bd      	mov	sp, r7
 8006a26:	b004      	add	sp, #16
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <ATC_Loop>:
  * @brief  Main loop for processing ATC events and errors.
  * @param  hAtc: Pointer to the ATC handle.
  * @retval None.
  */
void ATC_Loop(ATC_HandleTypeDef* hAtc)
{
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b082      	sub	sp, #8
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  ATC_CheckErrors(hAtc);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	0018      	movs	r0, r3
 8006a36:	f7ff feaa 	bl	800678e <ATC_CheckErrors>
  ATC_CheckEvents(hAtc);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	0018      	movs	r0, r3
 8006a3e:	f7ff fe2c 	bl	800669a <ATC_CheckEvents>
}
 8006a42:	46c0      	nop			@ (mov r8, r8)
 8006a44:	46bd      	mov	sp, r7
 8006a46:	b002      	add	sp, #8
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <ATC_SendReceive>:
  * @param  Items: Number of String for Searching
  * @param  ...: Variable arguments for expected responses.
  * @retval Response index if found, error code otherwise.
  */
int ATC_SendReceive(ATC_HandleTypeDef* hAtc, const char* pCommand, uint32_t TxTimeout, char** ppResp, uint32_t RxTimeout, uint8_t Items, ...)
{
 8006a4a:	b5b0      	push	{r4, r5, r7, lr}
 8006a4c:	b08c      	sub	sp, #48	@ 0x30
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	60f8      	str	r0, [r7, #12]
 8006a52:	60b9      	str	r1, [r7, #8]
 8006a54:	607a      	str	r2, [r7, #4]
 8006a56:	603b      	str	r3, [r7, #0]
  int answer = ATC_RESP_NOT_FOUND;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (ATC_TxBusy(hAtc) == true)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	0018      	movs	r0, r3
 8006a60:	f7ff fdb7 	bl	80065d2 <ATC_TxBusy>
 8006a64:	1e03      	subs	r3, r0, #0
 8006a66:	d002      	beq.n	8006a6e <ATC_SendReceive+0x24>
  {
    return ATC_RESP_TX_BUSY;
 8006a68:	2304      	movs	r3, #4
 8006a6a:	425b      	negs	r3, r3
 8006a6c:	e0e3      	b.n	8006c36 <ATC_SendReceive+0x1ec>
  }
  if (Items > ATC_RESP_MAX)
 8006a6e:	2344      	movs	r3, #68	@ 0x44
 8006a70:	18fb      	adds	r3, r7, r3
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	2b05      	cmp	r3, #5
 8006a76:	d902      	bls.n	8006a7e <ATC_SendReceive+0x34>
  {
    return ATC_RESP_ITEMS;
 8006a78:	2305      	movs	r3, #5
 8006a7a:	425b      	negs	r3, r3
 8006a7c:	e0db      	b.n	8006c36 <ATC_SendReceive+0x1ec>
  }
  ATC_CheckErrors(hAtc);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	0018      	movs	r0, r3
 8006a82:	f7ff fe84 	bl	800678e <ATC_CheckErrors>
  va_list args;
  va_start(args, Items);
 8006a86:	2348      	movs	r3, #72	@ 0x48
 8006a88:	18fb      	adds	r3, r7, r3
 8006a8a:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < Items; i++)
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a90:	e051      	b.n	8006b36 <ATC_SendReceive+0xec>
  {
    char *arg = va_arg(args, char*);
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	1d1a      	adds	r2, r3, #4
 8006a96:	617a      	str	r2, [r7, #20]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	61bb      	str	r3, [r7, #24]
    hAtc->ppResp[i] = (uint8_t*) ATC_Malloc(strlen(arg) + 1);
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	0018      	movs	r0, r3
 8006aa0:	f7f9 fb32 	bl	8000108 <strlen>
 8006aa4:	0003      	movs	r3, r0
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	0018      	movs	r0, r3
 8006aaa:	f7ff fd32 	bl	8006512 <ATC_Malloc>
 8006aae:	0001      	movs	r1, r0
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ab4:	320a      	adds	r2, #10
 8006ab6:	0092      	lsls	r2, r2, #2
 8006ab8:	50d1      	str	r1, [r2, r3]
    if (hAtc->ppResp[i] == NULL)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006abe:	320a      	adds	r2, #10
 8006ac0:	0092      	lsls	r2, r2, #2
 8006ac2:	58d3      	ldr	r3, [r2, r3]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d11c      	bne.n	8006b02 <ATC_SendReceive+0xb8>
    {
      for (uint8_t j = 0; j < i; j++)
 8006ac8:	2327      	movs	r3, #39	@ 0x27
 8006aca:	18fb      	adds	r3, r7, r3
 8006acc:	2200      	movs	r2, #0
 8006ace:	701a      	strb	r2, [r3, #0]
 8006ad0:	e00e      	b.n	8006af0 <ATC_SendReceive+0xa6>
      {
        ATC_Free((void**)&hAtc->ppResp[j]);
 8006ad2:	2427      	movs	r4, #39	@ 0x27
 8006ad4:	193b      	adds	r3, r7, r4
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	330a      	adds	r3, #10
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	18d3      	adds	r3, r2, r3
 8006ae0:	0018      	movs	r0, r3
 8006ae2:	f7ff fd27 	bl	8006534 <ATC_Free>
      for (uint8_t j = 0; j < i; j++)
 8006ae6:	193b      	adds	r3, r7, r4
 8006ae8:	781a      	ldrb	r2, [r3, #0]
 8006aea:	193b      	adds	r3, r7, r4
 8006aec:	3201      	adds	r2, #1
 8006aee:	701a      	strb	r2, [r3, #0]
 8006af0:	2327      	movs	r3, #39	@ 0x27
 8006af2:	18fb      	adds	r3, r7, r3
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006af8:	429a      	cmp	r2, r3
 8006afa:	dcea      	bgt.n	8006ad2 <ATC_SendReceive+0x88>
      }
      return ATC_RESP_MEM_ERROR;
 8006afc:	2303      	movs	r3, #3
 8006afe:	425b      	negs	r3, r3
 8006b00:	e099      	b.n	8006c36 <ATC_SendReceive+0x1ec>
    }
    strcpy((char*) hAtc->ppResp[i], arg);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b06:	320a      	adds	r2, #10
 8006b08:	0092      	lsls	r2, r2, #2
 8006b0a:	58d3      	ldr	r3, [r2, r3]
 8006b0c:	69ba      	ldr	r2, [r7, #24]
 8006b0e:	0011      	movs	r1, r2
 8006b10:	0018      	movs	r0, r3
 8006b12:	f000 fcee 	bl	80074f2 <strcpy>
    hAtc->ppResp[i][strlen(arg)] = 0;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b1a:	320a      	adds	r2, #10
 8006b1c:	0092      	lsls	r2, r2, #2
 8006b1e:	58d4      	ldr	r4, [r2, r3]
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	0018      	movs	r0, r3
 8006b24:	f7f9 faf0 	bl	8000108 <strlen>
 8006b28:	0003      	movs	r3, r0
 8006b2a:	18e3      	adds	r3, r4, r3
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < Items; i++)
 8006b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b32:	3301      	adds	r3, #1
 8006b34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b36:	2344      	movs	r3, #68	@ 0x44
 8006b38:	18fb      	adds	r3, r7, r3
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	dba7      	blt.n	8006a92 <ATC_SendReceive+0x48>
  }
  va_end(args);

  do
  {
    ATC_RxFlush(hAtc);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	0018      	movs	r0, r3
 8006b46:	f7ff fd0c 	bl	8006562 <ATC_RxFlush>
    if (ATC_TxRaw(hAtc, (const uint8_t*)pCommand, strlen((char*)pCommand)) == false)
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	0018      	movs	r0, r3
 8006b4e:	f7f9 fadb 	bl	8000108 <strlen>
 8006b52:	0003      	movs	r3, r0
 8006b54:	b29a      	uxth	r2, r3
 8006b56:	68b9      	ldr	r1, [r7, #8]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	f7ff fd14 	bl	8006588 <ATC_TxRaw>
 8006b60:	0003      	movs	r3, r0
 8006b62:	001a      	movs	r2, r3
 8006b64:	2301      	movs	r3, #1
 8006b66:	4053      	eors	r3, r2
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d003      	beq.n	8006b76 <ATC_SendReceive+0x12c>
    {
      answer = ATC_RESP_SENDING_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	425b      	negs	r3, r3
 8006b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8006b74:	e010      	b.n	8006b98 <ATC_SendReceive+0x14e>
    }
    if (ATC_TxWait(hAtc, TxTimeout) == false)
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	0011      	movs	r1, r2
 8006b7c:	0018      	movs	r0, r3
 8006b7e:	f7ff fd43 	bl	8006608 <ATC_TxWait>
 8006b82:	0003      	movs	r3, r0
 8006b84:	001a      	movs	r2, r3
 8006b86:	2301      	movs	r3, #1
 8006b88:	4053      	eors	r3, r2
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d003      	beq.n	8006b98 <ATC_SendReceive+0x14e>
    {
      answer = ATC_RESP_SENDING_TIMEOUT;
 8006b90:	2302      	movs	r3, #2
 8006b92:	425b      	negs	r3, r3
 8006b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8006b96:	46c0      	nop			@ (mov r8, r8)
    }

  } while (0);

  if ((Items > 0) && (answer == ATC_RESP_NOT_FOUND))
 8006b98:	2444      	movs	r4, #68	@ 0x44
 8006b9a:	193b      	adds	r3, r7, r4
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d029      	beq.n	8006bf6 <ATC_SendReceive+0x1ac>
 8006ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d126      	bne.n	8006bf6 <ATC_SendReceive+0x1ac>
  {
    uint32_t start_time = HAL_GetTick();
 8006ba8:	f7fb fbf2 	bl	8002390 <HAL_GetTick>
 8006bac:	0003      	movs	r3, r0
 8006bae:	623b      	str	r3, [r7, #32]
    hAtc->RespCount = Items;
 8006bb0:	193b      	adds	r3, r7, r4
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	82da      	strh	r2, [r3, #22]
    while (HAL_GetTick() - start_time < RxTimeout)
 8006bba:	e014      	b.n	8006be6 <ATC_SendReceive+0x19c>
    {
      ATC_Delay(1);
 8006bbc:	2001      	movs	r0, #1
 8006bbe:	f000 f8a6 	bl	8006d0e <ATC_Delay>
      uint8_t found_index = ATC_CheckResponse(hAtc, ppResp);
 8006bc2:	251f      	movs	r5, #31
 8006bc4:	197c      	adds	r4, r7, r5
 8006bc6:	683a      	ldr	r2, [r7, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	0011      	movs	r1, r2
 8006bcc:	0018      	movs	r0, r3
 8006bce:	f7ff fd98 	bl	8006702 <ATC_CheckResponse>
 8006bd2:	0003      	movs	r3, r0
 8006bd4:	7023      	strb	r3, [r4, #0]
      if (found_index > 0)
 8006bd6:	197b      	adds	r3, r7, r5
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <ATC_SendReceive+0x19c>
      {
        answer = found_index;
 8006bde:	197b      	adds	r3, r7, r5
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006be4:	e007      	b.n	8006bf6 <ATC_SendReceive+0x1ac>
    while (HAL_GetTick() - start_time < RxTimeout)
 8006be6:	f7fb fbd3 	bl	8002390 <HAL_GetTick>
 8006bea:	0002      	movs	r2, r0
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d8e2      	bhi.n	8006bbc <ATC_SendReceive+0x172>
      }
    }
  }
  hAtc->RespCount = 0;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	82da      	strh	r2, [r3, #22]
  for (uint8_t i = 0; i < Items; i++)
 8006bfc:	2326      	movs	r3, #38	@ 0x26
 8006bfe:	18fb      	adds	r3, r7, r3
 8006c00:	2200      	movs	r2, #0
 8006c02:	701a      	strb	r2, [r3, #0]
 8006c04:	e00e      	b.n	8006c24 <ATC_SendReceive+0x1da>
  {
    ATC_Free((void**)&hAtc->ppResp[i]);
 8006c06:	2426      	movs	r4, #38	@ 0x26
 8006c08:	193b      	adds	r3, r7, r4
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	330a      	adds	r3, #10
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	18d3      	adds	r3, r2, r3
 8006c14:	0018      	movs	r0, r3
 8006c16:	f7ff fc8d 	bl	8006534 <ATC_Free>
  for (uint8_t i = 0; i < Items; i++)
 8006c1a:	193b      	adds	r3, r7, r4
 8006c1c:	781a      	ldrb	r2, [r3, #0]
 8006c1e:	193b      	adds	r3, r7, r4
 8006c20:	3201      	adds	r2, #1
 8006c22:	701a      	strb	r2, [r3, #0]
 8006c24:	2326      	movs	r3, #38	@ 0x26
 8006c26:	18fa      	adds	r2, r7, r3
 8006c28:	2344      	movs	r3, #68	@ 0x44
 8006c2a:	18fb      	adds	r3, r7, r3
 8006c2c:	7812      	ldrb	r2, [r2, #0]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d3e8      	bcc.n	8006c06 <ATC_SendReceive+0x1bc>
  }
  return answer;
 8006c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006c36:	0018      	movs	r0, r3
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	b00c      	add	sp, #48	@ 0x30
 8006c3c:	bdb0      	pop	{r4, r5, r7, pc}

08006c3e <ATC_IdleLineCallback>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  Len: Length of received data.
  * @retval None.
  */
inline void ATC_IdleLineCallback(ATC_HandleTypeDef* hAtc, uint16_t Len)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b082      	sub	sp, #8
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	000a      	movs	r2, r1
 8006c48:	1cbb      	adds	r3, r7, #2
 8006c4a:	801a      	strh	r2, [r3, #0]
  if (Len > hAtc->Size - hAtc->RxIndex)
 8006c4c:	1cbb      	adds	r3, r7, #2
 8006c4e:	881a      	ldrh	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	8a9b      	ldrh	r3, [r3, #20]
 8006c54:	0019      	movs	r1, r3
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	8b1b      	ldrh	r3, [r3, #24]
 8006c5a:	1acb      	subs	r3, r1, r3
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	dd06      	ble.n	8006c6e <ATC_IdleLineCallback+0x30>
  {
    Len = hAtc->Size - hAtc->RxIndex;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	8a99      	ldrh	r1, [r3, #20]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	8b1a      	ldrh	r2, [r3, #24]
 8006c68:	1cbb      	adds	r3, r7, #2
 8006c6a:	1a8a      	subs	r2, r1, r2
 8006c6c:	801a      	strh	r2, [r3, #0]
  }
  memcpy(&hAtc->pReadBuff[hAtc->RxIndex], hAtc->pRxBuff, Len);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	8b12      	ldrh	r2, [r2, #24]
 8006c76:	1898      	adds	r0, r3, r2
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	69d9      	ldr	r1, [r3, #28]
 8006c7c:	1cbb      	adds	r3, r7, #2
 8006c7e:	881b      	ldrh	r3, [r3, #0]
 8006c80:	001a      	movs	r2, r3
 8006c82:	f000 fc3e 	bl	8007502 <memcpy>
  {
    dprintf("%c", hAtc->pRxBuff[i]);
  }
  dprintf("\r\n");
#endif
  hAtc->RxIndex += Len;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	8b1a      	ldrh	r2, [r3, #24]
 8006c8a:	1cbb      	adds	r3, r7, #2
 8006c8c:	881b      	ldrh	r3, [r3, #0]
 8006c8e:	18d3      	adds	r3, r2, r3
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	831a      	strh	r2, [r3, #24]
  if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) == HAL_OK)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6818      	ldr	r0, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	69d9      	ldr	r1, [r3, #28]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	8a9b      	ldrh	r3, [r3, #20]
 8006ca2:	001a      	movs	r2, r3
 8006ca4:	f7ff fbcd 	bl	8006442 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006ca8:	1e03      	subs	r3, r0, #0
 8006caa:	d10c      	bne.n	8006cc6 <ATC_IdleLineCallback+0x88>
  {
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2104      	movs	r1, #4
 8006cc0:	438a      	bics	r2, r1
 8006cc2:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
    HAL_UART_AbortReceive(hAtc->hUart);
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
  }
}
 8006cc4:	e01f      	b.n	8006d06 <ATC_IdleLineCallback+0xc8>
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	4252      	negs	r2, r2
 8006cd0:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	0018      	movs	r0, r3
 8006cd8:	f7fe f856 	bl	8004d88 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6818      	ldr	r0, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	69d9      	ldr	r1, [r3, #28]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	8a9b      	ldrh	r3, [r3, #20]
 8006ce8:	001a      	movs	r2, r3
 8006cea:	f7ff fbaa 	bl	8006442 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2104      	movs	r1, #4
 8006d02:	438a      	bics	r2, r1
 8006d04:	601a      	str	r2, [r3, #0]
}
 8006d06:	46c0      	nop			@ (mov r8, r8)
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	b002      	add	sp, #8
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <ATC_Delay>:
  * @brief  Delay function.
  * @param  Delay: delay in milisecond..
  * @retval None.
  */
void ATC_Delay(uint32_t Delay)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b082      	sub	sp, #8
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
#if ATC_RTOS == ATC_RTOS_DISABLE
  HAL_Delay(Delay);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f7fb fb43 	bl	80023a4 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8006d1e:	46c0      	nop			@ (mov r8, r8)
 8006d20:	46bd      	mov	sp, r7
 8006d22:	b002      	add	sp, #8
 8006d24:	bd80      	pop	{r7, pc}
	...

08006d28 <malloc>:
 8006d28:	b510      	push	{r4, lr}
 8006d2a:	4b03      	ldr	r3, [pc, #12]	@ (8006d38 <malloc+0x10>)
 8006d2c:	0001      	movs	r1, r0
 8006d2e:	6818      	ldr	r0, [r3, #0]
 8006d30:	f000 f830 	bl	8006d94 <_malloc_r>
 8006d34:	bd10      	pop	{r4, pc}
 8006d36:	46c0      	nop			@ (mov r8, r8)
 8006d38:	2000001c 	.word	0x2000001c

08006d3c <free>:
 8006d3c:	b510      	push	{r4, lr}
 8006d3e:	4b03      	ldr	r3, [pc, #12]	@ (8006d4c <free+0x10>)
 8006d40:	0001      	movs	r1, r0
 8006d42:	6818      	ldr	r0, [r3, #0]
 8006d44:	f000 fbe6 	bl	8007514 <_free_r>
 8006d48:	bd10      	pop	{r4, pc}
 8006d4a:	46c0      	nop			@ (mov r8, r8)
 8006d4c:	2000001c 	.word	0x2000001c

08006d50 <sbrk_aligned>:
 8006d50:	b570      	push	{r4, r5, r6, lr}
 8006d52:	4e0f      	ldr	r6, [pc, #60]	@ (8006d90 <sbrk_aligned+0x40>)
 8006d54:	000d      	movs	r5, r1
 8006d56:	6831      	ldr	r1, [r6, #0]
 8006d58:	0004      	movs	r4, r0
 8006d5a:	2900      	cmp	r1, #0
 8006d5c:	d102      	bne.n	8006d64 <sbrk_aligned+0x14>
 8006d5e:	f000 fb75 	bl	800744c <_sbrk_r>
 8006d62:	6030      	str	r0, [r6, #0]
 8006d64:	0029      	movs	r1, r5
 8006d66:	0020      	movs	r0, r4
 8006d68:	f000 fb70 	bl	800744c <_sbrk_r>
 8006d6c:	1c43      	adds	r3, r0, #1
 8006d6e:	d103      	bne.n	8006d78 <sbrk_aligned+0x28>
 8006d70:	2501      	movs	r5, #1
 8006d72:	426d      	negs	r5, r5
 8006d74:	0028      	movs	r0, r5
 8006d76:	bd70      	pop	{r4, r5, r6, pc}
 8006d78:	2303      	movs	r3, #3
 8006d7a:	1cc5      	adds	r5, r0, #3
 8006d7c:	439d      	bics	r5, r3
 8006d7e:	42a8      	cmp	r0, r5
 8006d80:	d0f8      	beq.n	8006d74 <sbrk_aligned+0x24>
 8006d82:	1a29      	subs	r1, r5, r0
 8006d84:	0020      	movs	r0, r4
 8006d86:	f000 fb61 	bl	800744c <_sbrk_r>
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	d1f2      	bne.n	8006d74 <sbrk_aligned+0x24>
 8006d8e:	e7ef      	b.n	8006d70 <sbrk_aligned+0x20>
 8006d90:	20000258 	.word	0x20000258

08006d94 <_malloc_r>:
 8006d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d96:	2203      	movs	r2, #3
 8006d98:	1ccb      	adds	r3, r1, #3
 8006d9a:	4393      	bics	r3, r2
 8006d9c:	3308      	adds	r3, #8
 8006d9e:	0005      	movs	r5, r0
 8006da0:	001f      	movs	r7, r3
 8006da2:	2b0c      	cmp	r3, #12
 8006da4:	d234      	bcs.n	8006e10 <_malloc_r+0x7c>
 8006da6:	270c      	movs	r7, #12
 8006da8:	42b9      	cmp	r1, r7
 8006daa:	d833      	bhi.n	8006e14 <_malloc_r+0x80>
 8006dac:	0028      	movs	r0, r5
 8006dae:	f000 f871 	bl	8006e94 <__malloc_lock>
 8006db2:	4e37      	ldr	r6, [pc, #220]	@ (8006e90 <_malloc_r+0xfc>)
 8006db4:	6833      	ldr	r3, [r6, #0]
 8006db6:	001c      	movs	r4, r3
 8006db8:	2c00      	cmp	r4, #0
 8006dba:	d12f      	bne.n	8006e1c <_malloc_r+0x88>
 8006dbc:	0039      	movs	r1, r7
 8006dbe:	0028      	movs	r0, r5
 8006dc0:	f7ff ffc6 	bl	8006d50 <sbrk_aligned>
 8006dc4:	0004      	movs	r4, r0
 8006dc6:	1c43      	adds	r3, r0, #1
 8006dc8:	d15f      	bne.n	8006e8a <_malloc_r+0xf6>
 8006dca:	6834      	ldr	r4, [r6, #0]
 8006dcc:	9400      	str	r4, [sp, #0]
 8006dce:	9b00      	ldr	r3, [sp, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d14a      	bne.n	8006e6a <_malloc_r+0xd6>
 8006dd4:	2c00      	cmp	r4, #0
 8006dd6:	d052      	beq.n	8006e7e <_malloc_r+0xea>
 8006dd8:	6823      	ldr	r3, [r4, #0]
 8006dda:	0028      	movs	r0, r5
 8006ddc:	18e3      	adds	r3, r4, r3
 8006dde:	9900      	ldr	r1, [sp, #0]
 8006de0:	9301      	str	r3, [sp, #4]
 8006de2:	f000 fb33 	bl	800744c <_sbrk_r>
 8006de6:	9b01      	ldr	r3, [sp, #4]
 8006de8:	4283      	cmp	r3, r0
 8006dea:	d148      	bne.n	8006e7e <_malloc_r+0xea>
 8006dec:	6823      	ldr	r3, [r4, #0]
 8006dee:	0028      	movs	r0, r5
 8006df0:	1aff      	subs	r7, r7, r3
 8006df2:	0039      	movs	r1, r7
 8006df4:	f7ff ffac 	bl	8006d50 <sbrk_aligned>
 8006df8:	3001      	adds	r0, #1
 8006dfa:	d040      	beq.n	8006e7e <_malloc_r+0xea>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	19db      	adds	r3, r3, r7
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	6833      	ldr	r3, [r6, #0]
 8006e04:	685a      	ldr	r2, [r3, #4]
 8006e06:	2a00      	cmp	r2, #0
 8006e08:	d133      	bne.n	8006e72 <_malloc_r+0xde>
 8006e0a:	9b00      	ldr	r3, [sp, #0]
 8006e0c:	6033      	str	r3, [r6, #0]
 8006e0e:	e019      	b.n	8006e44 <_malloc_r+0xb0>
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	dac9      	bge.n	8006da8 <_malloc_r+0x14>
 8006e14:	230c      	movs	r3, #12
 8006e16:	602b      	str	r3, [r5, #0]
 8006e18:	2000      	movs	r0, #0
 8006e1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e1c:	6821      	ldr	r1, [r4, #0]
 8006e1e:	1bc9      	subs	r1, r1, r7
 8006e20:	d420      	bmi.n	8006e64 <_malloc_r+0xd0>
 8006e22:	290b      	cmp	r1, #11
 8006e24:	d90a      	bls.n	8006e3c <_malloc_r+0xa8>
 8006e26:	19e2      	adds	r2, r4, r7
 8006e28:	6027      	str	r7, [r4, #0]
 8006e2a:	42a3      	cmp	r3, r4
 8006e2c:	d104      	bne.n	8006e38 <_malloc_r+0xa4>
 8006e2e:	6032      	str	r2, [r6, #0]
 8006e30:	6863      	ldr	r3, [r4, #4]
 8006e32:	6011      	str	r1, [r2, #0]
 8006e34:	6053      	str	r3, [r2, #4]
 8006e36:	e005      	b.n	8006e44 <_malloc_r+0xb0>
 8006e38:	605a      	str	r2, [r3, #4]
 8006e3a:	e7f9      	b.n	8006e30 <_malloc_r+0x9c>
 8006e3c:	6862      	ldr	r2, [r4, #4]
 8006e3e:	42a3      	cmp	r3, r4
 8006e40:	d10e      	bne.n	8006e60 <_malloc_r+0xcc>
 8006e42:	6032      	str	r2, [r6, #0]
 8006e44:	0028      	movs	r0, r5
 8006e46:	f000 f82d 	bl	8006ea4 <__malloc_unlock>
 8006e4a:	0020      	movs	r0, r4
 8006e4c:	2207      	movs	r2, #7
 8006e4e:	300b      	adds	r0, #11
 8006e50:	1d23      	adds	r3, r4, #4
 8006e52:	4390      	bics	r0, r2
 8006e54:	1ac2      	subs	r2, r0, r3
 8006e56:	4298      	cmp	r0, r3
 8006e58:	d0df      	beq.n	8006e1a <_malloc_r+0x86>
 8006e5a:	1a1b      	subs	r3, r3, r0
 8006e5c:	50a3      	str	r3, [r4, r2]
 8006e5e:	e7dc      	b.n	8006e1a <_malloc_r+0x86>
 8006e60:	605a      	str	r2, [r3, #4]
 8006e62:	e7ef      	b.n	8006e44 <_malloc_r+0xb0>
 8006e64:	0023      	movs	r3, r4
 8006e66:	6864      	ldr	r4, [r4, #4]
 8006e68:	e7a6      	b.n	8006db8 <_malloc_r+0x24>
 8006e6a:	9c00      	ldr	r4, [sp, #0]
 8006e6c:	6863      	ldr	r3, [r4, #4]
 8006e6e:	9300      	str	r3, [sp, #0]
 8006e70:	e7ad      	b.n	8006dce <_malloc_r+0x3a>
 8006e72:	001a      	movs	r2, r3
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	42a3      	cmp	r3, r4
 8006e78:	d1fb      	bne.n	8006e72 <_malloc_r+0xde>
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	e7da      	b.n	8006e34 <_malloc_r+0xa0>
 8006e7e:	230c      	movs	r3, #12
 8006e80:	0028      	movs	r0, r5
 8006e82:	602b      	str	r3, [r5, #0]
 8006e84:	f000 f80e 	bl	8006ea4 <__malloc_unlock>
 8006e88:	e7c6      	b.n	8006e18 <_malloc_r+0x84>
 8006e8a:	6007      	str	r7, [r0, #0]
 8006e8c:	e7da      	b.n	8006e44 <_malloc_r+0xb0>
 8006e8e:	46c0      	nop			@ (mov r8, r8)
 8006e90:	2000025c 	.word	0x2000025c

08006e94 <__malloc_lock>:
 8006e94:	b510      	push	{r4, lr}
 8006e96:	4802      	ldr	r0, [pc, #8]	@ (8006ea0 <__malloc_lock+0xc>)
 8006e98:	f000 fb29 	bl	80074ee <__retarget_lock_acquire_recursive>
 8006e9c:	bd10      	pop	{r4, pc}
 8006e9e:	46c0      	nop			@ (mov r8, r8)
 8006ea0:	200003a0 	.word	0x200003a0

08006ea4 <__malloc_unlock>:
 8006ea4:	b510      	push	{r4, lr}
 8006ea6:	4802      	ldr	r0, [pc, #8]	@ (8006eb0 <__malloc_unlock+0xc>)
 8006ea8:	f000 fb22 	bl	80074f0 <__retarget_lock_release_recursive>
 8006eac:	bd10      	pop	{r4, pc}
 8006eae:	46c0      	nop			@ (mov r8, r8)
 8006eb0:	200003a0 	.word	0x200003a0

08006eb4 <std>:
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	b510      	push	{r4, lr}
 8006eb8:	0004      	movs	r4, r0
 8006eba:	6003      	str	r3, [r0, #0]
 8006ebc:	6043      	str	r3, [r0, #4]
 8006ebe:	6083      	str	r3, [r0, #8]
 8006ec0:	8181      	strh	r1, [r0, #12]
 8006ec2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ec4:	81c2      	strh	r2, [r0, #14]
 8006ec6:	6103      	str	r3, [r0, #16]
 8006ec8:	6143      	str	r3, [r0, #20]
 8006eca:	6183      	str	r3, [r0, #24]
 8006ecc:	0019      	movs	r1, r3
 8006ece:	2208      	movs	r2, #8
 8006ed0:	305c      	adds	r0, #92	@ 0x5c
 8006ed2:	f000 fa4f 	bl	8007374 <memset>
 8006ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8006f04 <std+0x50>)
 8006ed8:	6224      	str	r4, [r4, #32]
 8006eda:	6263      	str	r3, [r4, #36]	@ 0x24
 8006edc:	4b0a      	ldr	r3, [pc, #40]	@ (8006f08 <std+0x54>)
 8006ede:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8006f0c <std+0x58>)
 8006ee2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8006f10 <std+0x5c>)
 8006ee6:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f14 <std+0x60>)
 8006eea:	429c      	cmp	r4, r3
 8006eec:	d005      	beq.n	8006efa <std+0x46>
 8006eee:	4b0a      	ldr	r3, [pc, #40]	@ (8006f18 <std+0x64>)
 8006ef0:	429c      	cmp	r4, r3
 8006ef2:	d002      	beq.n	8006efa <std+0x46>
 8006ef4:	4b09      	ldr	r3, [pc, #36]	@ (8006f1c <std+0x68>)
 8006ef6:	429c      	cmp	r4, r3
 8006ef8:	d103      	bne.n	8006f02 <std+0x4e>
 8006efa:	0020      	movs	r0, r4
 8006efc:	3058      	adds	r0, #88	@ 0x58
 8006efe:	f000 faf5 	bl	80074ec <__retarget_lock_init_recursive>
 8006f02:	bd10      	pop	{r4, pc}
 8006f04:	0800719d 	.word	0x0800719d
 8006f08:	080071c5 	.word	0x080071c5
 8006f0c:	080071fd 	.word	0x080071fd
 8006f10:	08007229 	.word	0x08007229
 8006f14:	20000260 	.word	0x20000260
 8006f18:	200002c8 	.word	0x200002c8
 8006f1c:	20000330 	.word	0x20000330

08006f20 <stdio_exit_handler>:
 8006f20:	b510      	push	{r4, lr}
 8006f22:	4a03      	ldr	r2, [pc, #12]	@ (8006f30 <stdio_exit_handler+0x10>)
 8006f24:	4903      	ldr	r1, [pc, #12]	@ (8006f34 <stdio_exit_handler+0x14>)
 8006f26:	4804      	ldr	r0, [pc, #16]	@ (8006f38 <stdio_exit_handler+0x18>)
 8006f28:	f000 f86c 	bl	8007004 <_fwalk_sglue>
 8006f2c:	bd10      	pop	{r4, pc}
 8006f2e:	46c0      	nop			@ (mov r8, r8)
 8006f30:	20000010 	.word	0x20000010
 8006f34:	08007ef1 	.word	0x08007ef1
 8006f38:	20000020 	.word	0x20000020

08006f3c <cleanup_stdio>:
 8006f3c:	6841      	ldr	r1, [r0, #4]
 8006f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006f6c <cleanup_stdio+0x30>)
 8006f40:	b510      	push	{r4, lr}
 8006f42:	0004      	movs	r4, r0
 8006f44:	4299      	cmp	r1, r3
 8006f46:	d001      	beq.n	8006f4c <cleanup_stdio+0x10>
 8006f48:	f000 ffd2 	bl	8007ef0 <_fflush_r>
 8006f4c:	68a1      	ldr	r1, [r4, #8]
 8006f4e:	4b08      	ldr	r3, [pc, #32]	@ (8006f70 <cleanup_stdio+0x34>)
 8006f50:	4299      	cmp	r1, r3
 8006f52:	d002      	beq.n	8006f5a <cleanup_stdio+0x1e>
 8006f54:	0020      	movs	r0, r4
 8006f56:	f000 ffcb 	bl	8007ef0 <_fflush_r>
 8006f5a:	68e1      	ldr	r1, [r4, #12]
 8006f5c:	4b05      	ldr	r3, [pc, #20]	@ (8006f74 <cleanup_stdio+0x38>)
 8006f5e:	4299      	cmp	r1, r3
 8006f60:	d002      	beq.n	8006f68 <cleanup_stdio+0x2c>
 8006f62:	0020      	movs	r0, r4
 8006f64:	f000 ffc4 	bl	8007ef0 <_fflush_r>
 8006f68:	bd10      	pop	{r4, pc}
 8006f6a:	46c0      	nop			@ (mov r8, r8)
 8006f6c:	20000260 	.word	0x20000260
 8006f70:	200002c8 	.word	0x200002c8
 8006f74:	20000330 	.word	0x20000330

08006f78 <global_stdio_init.part.0>:
 8006f78:	b510      	push	{r4, lr}
 8006f7a:	4b09      	ldr	r3, [pc, #36]	@ (8006fa0 <global_stdio_init.part.0+0x28>)
 8006f7c:	4a09      	ldr	r2, [pc, #36]	@ (8006fa4 <global_stdio_init.part.0+0x2c>)
 8006f7e:	2104      	movs	r1, #4
 8006f80:	601a      	str	r2, [r3, #0]
 8006f82:	4809      	ldr	r0, [pc, #36]	@ (8006fa8 <global_stdio_init.part.0+0x30>)
 8006f84:	2200      	movs	r2, #0
 8006f86:	f7ff ff95 	bl	8006eb4 <std>
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	2109      	movs	r1, #9
 8006f8e:	4807      	ldr	r0, [pc, #28]	@ (8006fac <global_stdio_init.part.0+0x34>)
 8006f90:	f7ff ff90 	bl	8006eb4 <std>
 8006f94:	2202      	movs	r2, #2
 8006f96:	2112      	movs	r1, #18
 8006f98:	4805      	ldr	r0, [pc, #20]	@ (8006fb0 <global_stdio_init.part.0+0x38>)
 8006f9a:	f7ff ff8b 	bl	8006eb4 <std>
 8006f9e:	bd10      	pop	{r4, pc}
 8006fa0:	20000398 	.word	0x20000398
 8006fa4:	08006f21 	.word	0x08006f21
 8006fa8:	20000260 	.word	0x20000260
 8006fac:	200002c8 	.word	0x200002c8
 8006fb0:	20000330 	.word	0x20000330

08006fb4 <__sfp_lock_acquire>:
 8006fb4:	b510      	push	{r4, lr}
 8006fb6:	4802      	ldr	r0, [pc, #8]	@ (8006fc0 <__sfp_lock_acquire+0xc>)
 8006fb8:	f000 fa99 	bl	80074ee <__retarget_lock_acquire_recursive>
 8006fbc:	bd10      	pop	{r4, pc}
 8006fbe:	46c0      	nop			@ (mov r8, r8)
 8006fc0:	200003a1 	.word	0x200003a1

08006fc4 <__sfp_lock_release>:
 8006fc4:	b510      	push	{r4, lr}
 8006fc6:	4802      	ldr	r0, [pc, #8]	@ (8006fd0 <__sfp_lock_release+0xc>)
 8006fc8:	f000 fa92 	bl	80074f0 <__retarget_lock_release_recursive>
 8006fcc:	bd10      	pop	{r4, pc}
 8006fce:	46c0      	nop			@ (mov r8, r8)
 8006fd0:	200003a1 	.word	0x200003a1

08006fd4 <__sinit>:
 8006fd4:	b510      	push	{r4, lr}
 8006fd6:	0004      	movs	r4, r0
 8006fd8:	f7ff ffec 	bl	8006fb4 <__sfp_lock_acquire>
 8006fdc:	6a23      	ldr	r3, [r4, #32]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d002      	beq.n	8006fe8 <__sinit+0x14>
 8006fe2:	f7ff ffef 	bl	8006fc4 <__sfp_lock_release>
 8006fe6:	bd10      	pop	{r4, pc}
 8006fe8:	4b04      	ldr	r3, [pc, #16]	@ (8006ffc <__sinit+0x28>)
 8006fea:	6223      	str	r3, [r4, #32]
 8006fec:	4b04      	ldr	r3, [pc, #16]	@ (8007000 <__sinit+0x2c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1f6      	bne.n	8006fe2 <__sinit+0xe>
 8006ff4:	f7ff ffc0 	bl	8006f78 <global_stdio_init.part.0>
 8006ff8:	e7f3      	b.n	8006fe2 <__sinit+0xe>
 8006ffa:	46c0      	nop			@ (mov r8, r8)
 8006ffc:	08006f3d 	.word	0x08006f3d
 8007000:	20000398 	.word	0x20000398

08007004 <_fwalk_sglue>:
 8007004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007006:	0014      	movs	r4, r2
 8007008:	2600      	movs	r6, #0
 800700a:	9000      	str	r0, [sp, #0]
 800700c:	9101      	str	r1, [sp, #4]
 800700e:	68a5      	ldr	r5, [r4, #8]
 8007010:	6867      	ldr	r7, [r4, #4]
 8007012:	3f01      	subs	r7, #1
 8007014:	d504      	bpl.n	8007020 <_fwalk_sglue+0x1c>
 8007016:	6824      	ldr	r4, [r4, #0]
 8007018:	2c00      	cmp	r4, #0
 800701a:	d1f8      	bne.n	800700e <_fwalk_sglue+0xa>
 800701c:	0030      	movs	r0, r6
 800701e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007020:	89ab      	ldrh	r3, [r5, #12]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d908      	bls.n	8007038 <_fwalk_sglue+0x34>
 8007026:	220e      	movs	r2, #14
 8007028:	5eab      	ldrsh	r3, [r5, r2]
 800702a:	3301      	adds	r3, #1
 800702c:	d004      	beq.n	8007038 <_fwalk_sglue+0x34>
 800702e:	0029      	movs	r1, r5
 8007030:	9800      	ldr	r0, [sp, #0]
 8007032:	9b01      	ldr	r3, [sp, #4]
 8007034:	4798      	blx	r3
 8007036:	4306      	orrs	r6, r0
 8007038:	3568      	adds	r5, #104	@ 0x68
 800703a:	e7ea      	b.n	8007012 <_fwalk_sglue+0xe>

0800703c <iprintf>:
 800703c:	b40f      	push	{r0, r1, r2, r3}
 800703e:	b507      	push	{r0, r1, r2, lr}
 8007040:	4905      	ldr	r1, [pc, #20]	@ (8007058 <iprintf+0x1c>)
 8007042:	ab04      	add	r3, sp, #16
 8007044:	6808      	ldr	r0, [r1, #0]
 8007046:	cb04      	ldmia	r3!, {r2}
 8007048:	6881      	ldr	r1, [r0, #8]
 800704a:	9301      	str	r3, [sp, #4]
 800704c:	f000 fc32 	bl	80078b4 <_vfiprintf_r>
 8007050:	b003      	add	sp, #12
 8007052:	bc08      	pop	{r3}
 8007054:	b004      	add	sp, #16
 8007056:	4718      	bx	r3
 8007058:	2000001c 	.word	0x2000001c

0800705c <putchar>:
 800705c:	b510      	push	{r4, lr}
 800705e:	4b03      	ldr	r3, [pc, #12]	@ (800706c <putchar+0x10>)
 8007060:	0001      	movs	r1, r0
 8007062:	6818      	ldr	r0, [r3, #0]
 8007064:	6882      	ldr	r2, [r0, #8]
 8007066:	f000 ffda 	bl	800801e <_putc_r>
 800706a:	bd10      	pop	{r4, pc}
 800706c:	2000001c 	.word	0x2000001c

08007070 <_puts_r>:
 8007070:	6a03      	ldr	r3, [r0, #32]
 8007072:	b570      	push	{r4, r5, r6, lr}
 8007074:	0005      	movs	r5, r0
 8007076:	000e      	movs	r6, r1
 8007078:	6884      	ldr	r4, [r0, #8]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <_puts_r+0x12>
 800707e:	f7ff ffa9 	bl	8006fd4 <__sinit>
 8007082:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007084:	07db      	lsls	r3, r3, #31
 8007086:	d405      	bmi.n	8007094 <_puts_r+0x24>
 8007088:	89a3      	ldrh	r3, [r4, #12]
 800708a:	059b      	lsls	r3, r3, #22
 800708c:	d402      	bmi.n	8007094 <_puts_r+0x24>
 800708e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007090:	f000 fa2d 	bl	80074ee <__retarget_lock_acquire_recursive>
 8007094:	89a3      	ldrh	r3, [r4, #12]
 8007096:	071b      	lsls	r3, r3, #28
 8007098:	d502      	bpl.n	80070a0 <_puts_r+0x30>
 800709a:	6923      	ldr	r3, [r4, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d11f      	bne.n	80070e0 <_puts_r+0x70>
 80070a0:	0021      	movs	r1, r4
 80070a2:	0028      	movs	r0, r5
 80070a4:	f000 f908 	bl	80072b8 <__swsetup_r>
 80070a8:	2800      	cmp	r0, #0
 80070aa:	d019      	beq.n	80070e0 <_puts_r+0x70>
 80070ac:	2501      	movs	r5, #1
 80070ae:	426d      	negs	r5, r5
 80070b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070b2:	07db      	lsls	r3, r3, #31
 80070b4:	d405      	bmi.n	80070c2 <_puts_r+0x52>
 80070b6:	89a3      	ldrh	r3, [r4, #12]
 80070b8:	059b      	lsls	r3, r3, #22
 80070ba:	d402      	bmi.n	80070c2 <_puts_r+0x52>
 80070bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070be:	f000 fa17 	bl	80074f0 <__retarget_lock_release_recursive>
 80070c2:	0028      	movs	r0, r5
 80070c4:	bd70      	pop	{r4, r5, r6, pc}
 80070c6:	3601      	adds	r6, #1
 80070c8:	60a3      	str	r3, [r4, #8]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	da04      	bge.n	80070d8 <_puts_r+0x68>
 80070ce:	69a2      	ldr	r2, [r4, #24]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	dc16      	bgt.n	8007102 <_puts_r+0x92>
 80070d4:	290a      	cmp	r1, #10
 80070d6:	d014      	beq.n	8007102 <_puts_r+0x92>
 80070d8:	6823      	ldr	r3, [r4, #0]
 80070da:	1c5a      	adds	r2, r3, #1
 80070dc:	6022      	str	r2, [r4, #0]
 80070de:	7019      	strb	r1, [r3, #0]
 80070e0:	68a3      	ldr	r3, [r4, #8]
 80070e2:	7831      	ldrb	r1, [r6, #0]
 80070e4:	3b01      	subs	r3, #1
 80070e6:	2900      	cmp	r1, #0
 80070e8:	d1ed      	bne.n	80070c6 <_puts_r+0x56>
 80070ea:	60a3      	str	r3, [r4, #8]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	da0f      	bge.n	8007110 <_puts_r+0xa0>
 80070f0:	0022      	movs	r2, r4
 80070f2:	0028      	movs	r0, r5
 80070f4:	310a      	adds	r1, #10
 80070f6:	f000 f89d 	bl	8007234 <__swbuf_r>
 80070fa:	3001      	adds	r0, #1
 80070fc:	d0d6      	beq.n	80070ac <_puts_r+0x3c>
 80070fe:	250a      	movs	r5, #10
 8007100:	e7d6      	b.n	80070b0 <_puts_r+0x40>
 8007102:	0022      	movs	r2, r4
 8007104:	0028      	movs	r0, r5
 8007106:	f000 f895 	bl	8007234 <__swbuf_r>
 800710a:	3001      	adds	r0, #1
 800710c:	d1e8      	bne.n	80070e0 <_puts_r+0x70>
 800710e:	e7cd      	b.n	80070ac <_puts_r+0x3c>
 8007110:	6823      	ldr	r3, [r4, #0]
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	6022      	str	r2, [r4, #0]
 8007116:	220a      	movs	r2, #10
 8007118:	701a      	strb	r2, [r3, #0]
 800711a:	e7f0      	b.n	80070fe <_puts_r+0x8e>

0800711c <puts>:
 800711c:	b510      	push	{r4, lr}
 800711e:	4b03      	ldr	r3, [pc, #12]	@ (800712c <puts+0x10>)
 8007120:	0001      	movs	r1, r0
 8007122:	6818      	ldr	r0, [r3, #0]
 8007124:	f7ff ffa4 	bl	8007070 <_puts_r>
 8007128:	bd10      	pop	{r4, pc}
 800712a:	46c0      	nop			@ (mov r8, r8)
 800712c:	2000001c 	.word	0x2000001c

08007130 <sniprintf>:
 8007130:	b40c      	push	{r2, r3}
 8007132:	b530      	push	{r4, r5, lr}
 8007134:	4b18      	ldr	r3, [pc, #96]	@ (8007198 <sniprintf+0x68>)
 8007136:	000c      	movs	r4, r1
 8007138:	681d      	ldr	r5, [r3, #0]
 800713a:	b09d      	sub	sp, #116	@ 0x74
 800713c:	2900      	cmp	r1, #0
 800713e:	da08      	bge.n	8007152 <sniprintf+0x22>
 8007140:	238b      	movs	r3, #139	@ 0x8b
 8007142:	2001      	movs	r0, #1
 8007144:	602b      	str	r3, [r5, #0]
 8007146:	4240      	negs	r0, r0
 8007148:	b01d      	add	sp, #116	@ 0x74
 800714a:	bc30      	pop	{r4, r5}
 800714c:	bc08      	pop	{r3}
 800714e:	b002      	add	sp, #8
 8007150:	4718      	bx	r3
 8007152:	2382      	movs	r3, #130	@ 0x82
 8007154:	466a      	mov	r2, sp
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	8293      	strh	r3, [r2, #20]
 800715a:	2300      	movs	r3, #0
 800715c:	9002      	str	r0, [sp, #8]
 800715e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007160:	9006      	str	r0, [sp, #24]
 8007162:	4299      	cmp	r1, r3
 8007164:	d000      	beq.n	8007168 <sniprintf+0x38>
 8007166:	1e4b      	subs	r3, r1, #1
 8007168:	9304      	str	r3, [sp, #16]
 800716a:	9307      	str	r3, [sp, #28]
 800716c:	2301      	movs	r3, #1
 800716e:	466a      	mov	r2, sp
 8007170:	425b      	negs	r3, r3
 8007172:	82d3      	strh	r3, [r2, #22]
 8007174:	0028      	movs	r0, r5
 8007176:	ab21      	add	r3, sp, #132	@ 0x84
 8007178:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800717a:	a902      	add	r1, sp, #8
 800717c:	9301      	str	r3, [sp, #4]
 800717e:	f000 fa73 	bl	8007668 <_svfiprintf_r>
 8007182:	1c43      	adds	r3, r0, #1
 8007184:	da01      	bge.n	800718a <sniprintf+0x5a>
 8007186:	238b      	movs	r3, #139	@ 0x8b
 8007188:	602b      	str	r3, [r5, #0]
 800718a:	2c00      	cmp	r4, #0
 800718c:	d0dc      	beq.n	8007148 <sniprintf+0x18>
 800718e:	2200      	movs	r2, #0
 8007190:	9b02      	ldr	r3, [sp, #8]
 8007192:	701a      	strb	r2, [r3, #0]
 8007194:	e7d8      	b.n	8007148 <sniprintf+0x18>
 8007196:	46c0      	nop			@ (mov r8, r8)
 8007198:	2000001c 	.word	0x2000001c

0800719c <__sread>:
 800719c:	b570      	push	{r4, r5, r6, lr}
 800719e:	000c      	movs	r4, r1
 80071a0:	250e      	movs	r5, #14
 80071a2:	5f49      	ldrsh	r1, [r1, r5]
 80071a4:	f000 f93e 	bl	8007424 <_read_r>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	db03      	blt.n	80071b4 <__sread+0x18>
 80071ac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80071ae:	181b      	adds	r3, r3, r0
 80071b0:	6563      	str	r3, [r4, #84]	@ 0x54
 80071b2:	bd70      	pop	{r4, r5, r6, pc}
 80071b4:	89a3      	ldrh	r3, [r4, #12]
 80071b6:	4a02      	ldr	r2, [pc, #8]	@ (80071c0 <__sread+0x24>)
 80071b8:	4013      	ands	r3, r2
 80071ba:	81a3      	strh	r3, [r4, #12]
 80071bc:	e7f9      	b.n	80071b2 <__sread+0x16>
 80071be:	46c0      	nop			@ (mov r8, r8)
 80071c0:	ffffefff 	.word	0xffffefff

080071c4 <__swrite>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	001f      	movs	r7, r3
 80071c8:	898b      	ldrh	r3, [r1, #12]
 80071ca:	0005      	movs	r5, r0
 80071cc:	000c      	movs	r4, r1
 80071ce:	0016      	movs	r6, r2
 80071d0:	05db      	lsls	r3, r3, #23
 80071d2:	d505      	bpl.n	80071e0 <__swrite+0x1c>
 80071d4:	230e      	movs	r3, #14
 80071d6:	5ec9      	ldrsh	r1, [r1, r3]
 80071d8:	2200      	movs	r2, #0
 80071da:	2302      	movs	r3, #2
 80071dc:	f000 f90e 	bl	80073fc <_lseek_r>
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	4a05      	ldr	r2, [pc, #20]	@ (80071f8 <__swrite+0x34>)
 80071e4:	0028      	movs	r0, r5
 80071e6:	4013      	ands	r3, r2
 80071e8:	81a3      	strh	r3, [r4, #12]
 80071ea:	0032      	movs	r2, r6
 80071ec:	230e      	movs	r3, #14
 80071ee:	5ee1      	ldrsh	r1, [r4, r3]
 80071f0:	003b      	movs	r3, r7
 80071f2:	f000 f93d 	bl	8007470 <_write_r>
 80071f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071f8:	ffffefff 	.word	0xffffefff

080071fc <__sseek>:
 80071fc:	b570      	push	{r4, r5, r6, lr}
 80071fe:	000c      	movs	r4, r1
 8007200:	250e      	movs	r5, #14
 8007202:	5f49      	ldrsh	r1, [r1, r5]
 8007204:	f000 f8fa 	bl	80073fc <_lseek_r>
 8007208:	89a3      	ldrh	r3, [r4, #12]
 800720a:	1c42      	adds	r2, r0, #1
 800720c:	d103      	bne.n	8007216 <__sseek+0x1a>
 800720e:	4a05      	ldr	r2, [pc, #20]	@ (8007224 <__sseek+0x28>)
 8007210:	4013      	ands	r3, r2
 8007212:	81a3      	strh	r3, [r4, #12]
 8007214:	bd70      	pop	{r4, r5, r6, pc}
 8007216:	2280      	movs	r2, #128	@ 0x80
 8007218:	0152      	lsls	r2, r2, #5
 800721a:	4313      	orrs	r3, r2
 800721c:	81a3      	strh	r3, [r4, #12]
 800721e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007220:	e7f8      	b.n	8007214 <__sseek+0x18>
 8007222:	46c0      	nop			@ (mov r8, r8)
 8007224:	ffffefff 	.word	0xffffefff

08007228 <__sclose>:
 8007228:	b510      	push	{r4, lr}
 800722a:	230e      	movs	r3, #14
 800722c:	5ec9      	ldrsh	r1, [r1, r3]
 800722e:	f000 f8d3 	bl	80073d8 <_close_r>
 8007232:	bd10      	pop	{r4, pc}

08007234 <__swbuf_r>:
 8007234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007236:	0006      	movs	r6, r0
 8007238:	000d      	movs	r5, r1
 800723a:	0014      	movs	r4, r2
 800723c:	2800      	cmp	r0, #0
 800723e:	d004      	beq.n	800724a <__swbuf_r+0x16>
 8007240:	6a03      	ldr	r3, [r0, #32]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d101      	bne.n	800724a <__swbuf_r+0x16>
 8007246:	f7ff fec5 	bl	8006fd4 <__sinit>
 800724a:	69a3      	ldr	r3, [r4, #24]
 800724c:	60a3      	str	r3, [r4, #8]
 800724e:	89a3      	ldrh	r3, [r4, #12]
 8007250:	071b      	lsls	r3, r3, #28
 8007252:	d502      	bpl.n	800725a <__swbuf_r+0x26>
 8007254:	6923      	ldr	r3, [r4, #16]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d109      	bne.n	800726e <__swbuf_r+0x3a>
 800725a:	0021      	movs	r1, r4
 800725c:	0030      	movs	r0, r6
 800725e:	f000 f82b 	bl	80072b8 <__swsetup_r>
 8007262:	2800      	cmp	r0, #0
 8007264:	d003      	beq.n	800726e <__swbuf_r+0x3a>
 8007266:	2501      	movs	r5, #1
 8007268:	426d      	negs	r5, r5
 800726a:	0028      	movs	r0, r5
 800726c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800726e:	6923      	ldr	r3, [r4, #16]
 8007270:	6820      	ldr	r0, [r4, #0]
 8007272:	b2ef      	uxtb	r7, r5
 8007274:	1ac0      	subs	r0, r0, r3
 8007276:	6963      	ldr	r3, [r4, #20]
 8007278:	b2ed      	uxtb	r5, r5
 800727a:	4283      	cmp	r3, r0
 800727c:	dc05      	bgt.n	800728a <__swbuf_r+0x56>
 800727e:	0021      	movs	r1, r4
 8007280:	0030      	movs	r0, r6
 8007282:	f000 fe35 	bl	8007ef0 <_fflush_r>
 8007286:	2800      	cmp	r0, #0
 8007288:	d1ed      	bne.n	8007266 <__swbuf_r+0x32>
 800728a:	68a3      	ldr	r3, [r4, #8]
 800728c:	3001      	adds	r0, #1
 800728e:	3b01      	subs	r3, #1
 8007290:	60a3      	str	r3, [r4, #8]
 8007292:	6823      	ldr	r3, [r4, #0]
 8007294:	1c5a      	adds	r2, r3, #1
 8007296:	6022      	str	r2, [r4, #0]
 8007298:	701f      	strb	r7, [r3, #0]
 800729a:	6963      	ldr	r3, [r4, #20]
 800729c:	4283      	cmp	r3, r0
 800729e:	d004      	beq.n	80072aa <__swbuf_r+0x76>
 80072a0:	89a3      	ldrh	r3, [r4, #12]
 80072a2:	07db      	lsls	r3, r3, #31
 80072a4:	d5e1      	bpl.n	800726a <__swbuf_r+0x36>
 80072a6:	2d0a      	cmp	r5, #10
 80072a8:	d1df      	bne.n	800726a <__swbuf_r+0x36>
 80072aa:	0021      	movs	r1, r4
 80072ac:	0030      	movs	r0, r6
 80072ae:	f000 fe1f 	bl	8007ef0 <_fflush_r>
 80072b2:	2800      	cmp	r0, #0
 80072b4:	d0d9      	beq.n	800726a <__swbuf_r+0x36>
 80072b6:	e7d6      	b.n	8007266 <__swbuf_r+0x32>

080072b8 <__swsetup_r>:
 80072b8:	4b2d      	ldr	r3, [pc, #180]	@ (8007370 <__swsetup_r+0xb8>)
 80072ba:	b570      	push	{r4, r5, r6, lr}
 80072bc:	0005      	movs	r5, r0
 80072be:	6818      	ldr	r0, [r3, #0]
 80072c0:	000c      	movs	r4, r1
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d004      	beq.n	80072d0 <__swsetup_r+0x18>
 80072c6:	6a03      	ldr	r3, [r0, #32]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d101      	bne.n	80072d0 <__swsetup_r+0x18>
 80072cc:	f7ff fe82 	bl	8006fd4 <__sinit>
 80072d0:	220c      	movs	r2, #12
 80072d2:	5ea3      	ldrsh	r3, [r4, r2]
 80072d4:	071a      	lsls	r2, r3, #28
 80072d6:	d423      	bmi.n	8007320 <__swsetup_r+0x68>
 80072d8:	06da      	lsls	r2, r3, #27
 80072da:	d407      	bmi.n	80072ec <__swsetup_r+0x34>
 80072dc:	2209      	movs	r2, #9
 80072de:	602a      	str	r2, [r5, #0]
 80072e0:	2240      	movs	r2, #64	@ 0x40
 80072e2:	2001      	movs	r0, #1
 80072e4:	4313      	orrs	r3, r2
 80072e6:	81a3      	strh	r3, [r4, #12]
 80072e8:	4240      	negs	r0, r0
 80072ea:	e03a      	b.n	8007362 <__swsetup_r+0xaa>
 80072ec:	075b      	lsls	r3, r3, #29
 80072ee:	d513      	bpl.n	8007318 <__swsetup_r+0x60>
 80072f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072f2:	2900      	cmp	r1, #0
 80072f4:	d008      	beq.n	8007308 <__swsetup_r+0x50>
 80072f6:	0023      	movs	r3, r4
 80072f8:	3344      	adds	r3, #68	@ 0x44
 80072fa:	4299      	cmp	r1, r3
 80072fc:	d002      	beq.n	8007304 <__swsetup_r+0x4c>
 80072fe:	0028      	movs	r0, r5
 8007300:	f000 f908 	bl	8007514 <_free_r>
 8007304:	2300      	movs	r3, #0
 8007306:	6363      	str	r3, [r4, #52]	@ 0x34
 8007308:	2224      	movs	r2, #36	@ 0x24
 800730a:	89a3      	ldrh	r3, [r4, #12]
 800730c:	4393      	bics	r3, r2
 800730e:	81a3      	strh	r3, [r4, #12]
 8007310:	2300      	movs	r3, #0
 8007312:	6063      	str	r3, [r4, #4]
 8007314:	6923      	ldr	r3, [r4, #16]
 8007316:	6023      	str	r3, [r4, #0]
 8007318:	2308      	movs	r3, #8
 800731a:	89a2      	ldrh	r2, [r4, #12]
 800731c:	4313      	orrs	r3, r2
 800731e:	81a3      	strh	r3, [r4, #12]
 8007320:	6923      	ldr	r3, [r4, #16]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d10b      	bne.n	800733e <__swsetup_r+0x86>
 8007326:	21a0      	movs	r1, #160	@ 0xa0
 8007328:	2280      	movs	r2, #128	@ 0x80
 800732a:	89a3      	ldrh	r3, [r4, #12]
 800732c:	0089      	lsls	r1, r1, #2
 800732e:	0092      	lsls	r2, r2, #2
 8007330:	400b      	ands	r3, r1
 8007332:	4293      	cmp	r3, r2
 8007334:	d003      	beq.n	800733e <__swsetup_r+0x86>
 8007336:	0021      	movs	r1, r4
 8007338:	0028      	movs	r0, r5
 800733a:	f000 fe2f 	bl	8007f9c <__smakebuf_r>
 800733e:	220c      	movs	r2, #12
 8007340:	5ea3      	ldrsh	r3, [r4, r2]
 8007342:	2101      	movs	r1, #1
 8007344:	001a      	movs	r2, r3
 8007346:	400a      	ands	r2, r1
 8007348:	420b      	tst	r3, r1
 800734a:	d00b      	beq.n	8007364 <__swsetup_r+0xac>
 800734c:	2200      	movs	r2, #0
 800734e:	60a2      	str	r2, [r4, #8]
 8007350:	6962      	ldr	r2, [r4, #20]
 8007352:	4252      	negs	r2, r2
 8007354:	61a2      	str	r2, [r4, #24]
 8007356:	2000      	movs	r0, #0
 8007358:	6922      	ldr	r2, [r4, #16]
 800735a:	4282      	cmp	r2, r0
 800735c:	d101      	bne.n	8007362 <__swsetup_r+0xaa>
 800735e:	061a      	lsls	r2, r3, #24
 8007360:	d4be      	bmi.n	80072e0 <__swsetup_r+0x28>
 8007362:	bd70      	pop	{r4, r5, r6, pc}
 8007364:	0799      	lsls	r1, r3, #30
 8007366:	d400      	bmi.n	800736a <__swsetup_r+0xb2>
 8007368:	6962      	ldr	r2, [r4, #20]
 800736a:	60a2      	str	r2, [r4, #8]
 800736c:	e7f3      	b.n	8007356 <__swsetup_r+0x9e>
 800736e:	46c0      	nop			@ (mov r8, r8)
 8007370:	2000001c 	.word	0x2000001c

08007374 <memset>:
 8007374:	0003      	movs	r3, r0
 8007376:	1882      	adds	r2, r0, r2
 8007378:	4293      	cmp	r3, r2
 800737a:	d100      	bne.n	800737e <memset+0xa>
 800737c:	4770      	bx	lr
 800737e:	7019      	strb	r1, [r3, #0]
 8007380:	3301      	adds	r3, #1
 8007382:	e7f9      	b.n	8007378 <memset+0x4>

08007384 <strncpy>:
 8007384:	0003      	movs	r3, r0
 8007386:	b530      	push	{r4, r5, lr}
 8007388:	001d      	movs	r5, r3
 800738a:	2a00      	cmp	r2, #0
 800738c:	d006      	beq.n	800739c <strncpy+0x18>
 800738e:	780c      	ldrb	r4, [r1, #0]
 8007390:	3a01      	subs	r2, #1
 8007392:	3301      	adds	r3, #1
 8007394:	702c      	strb	r4, [r5, #0]
 8007396:	3101      	adds	r1, #1
 8007398:	2c00      	cmp	r4, #0
 800739a:	d1f5      	bne.n	8007388 <strncpy+0x4>
 800739c:	2100      	movs	r1, #0
 800739e:	189a      	adds	r2, r3, r2
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d100      	bne.n	80073a6 <strncpy+0x22>
 80073a4:	bd30      	pop	{r4, r5, pc}
 80073a6:	7019      	strb	r1, [r3, #0]
 80073a8:	3301      	adds	r3, #1
 80073aa:	e7f9      	b.n	80073a0 <strncpy+0x1c>

080073ac <strstr>:
 80073ac:	780a      	ldrb	r2, [r1, #0]
 80073ae:	b530      	push	{r4, r5, lr}
 80073b0:	2a00      	cmp	r2, #0
 80073b2:	d10c      	bne.n	80073ce <strstr+0x22>
 80073b4:	bd30      	pop	{r4, r5, pc}
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d108      	bne.n	80073cc <strstr+0x20>
 80073ba:	2301      	movs	r3, #1
 80073bc:	5ccc      	ldrb	r4, [r1, r3]
 80073be:	2c00      	cmp	r4, #0
 80073c0:	d0f8      	beq.n	80073b4 <strstr+0x8>
 80073c2:	5cc5      	ldrb	r5, [r0, r3]
 80073c4:	42a5      	cmp	r5, r4
 80073c6:	d101      	bne.n	80073cc <strstr+0x20>
 80073c8:	3301      	adds	r3, #1
 80073ca:	e7f7      	b.n	80073bc <strstr+0x10>
 80073cc:	3001      	adds	r0, #1
 80073ce:	7803      	ldrb	r3, [r0, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1f0      	bne.n	80073b6 <strstr+0xa>
 80073d4:	0018      	movs	r0, r3
 80073d6:	e7ed      	b.n	80073b4 <strstr+0x8>

080073d8 <_close_r>:
 80073d8:	2300      	movs	r3, #0
 80073da:	b570      	push	{r4, r5, r6, lr}
 80073dc:	4d06      	ldr	r5, [pc, #24]	@ (80073f8 <_close_r+0x20>)
 80073de:	0004      	movs	r4, r0
 80073e0:	0008      	movs	r0, r1
 80073e2:	602b      	str	r3, [r5, #0]
 80073e4:	f7f9 fbcd 	bl	8000b82 <_close>
 80073e8:	1c43      	adds	r3, r0, #1
 80073ea:	d103      	bne.n	80073f4 <_close_r+0x1c>
 80073ec:	682b      	ldr	r3, [r5, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d000      	beq.n	80073f4 <_close_r+0x1c>
 80073f2:	6023      	str	r3, [r4, #0]
 80073f4:	bd70      	pop	{r4, r5, r6, pc}
 80073f6:	46c0      	nop			@ (mov r8, r8)
 80073f8:	2000039c 	.word	0x2000039c

080073fc <_lseek_r>:
 80073fc:	b570      	push	{r4, r5, r6, lr}
 80073fe:	0004      	movs	r4, r0
 8007400:	0008      	movs	r0, r1
 8007402:	0011      	movs	r1, r2
 8007404:	001a      	movs	r2, r3
 8007406:	2300      	movs	r3, #0
 8007408:	4d05      	ldr	r5, [pc, #20]	@ (8007420 <_lseek_r+0x24>)
 800740a:	602b      	str	r3, [r5, #0]
 800740c:	f7f9 fbda 	bl	8000bc4 <_lseek>
 8007410:	1c43      	adds	r3, r0, #1
 8007412:	d103      	bne.n	800741c <_lseek_r+0x20>
 8007414:	682b      	ldr	r3, [r5, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d000      	beq.n	800741c <_lseek_r+0x20>
 800741a:	6023      	str	r3, [r4, #0]
 800741c:	bd70      	pop	{r4, r5, r6, pc}
 800741e:	46c0      	nop			@ (mov r8, r8)
 8007420:	2000039c 	.word	0x2000039c

08007424 <_read_r>:
 8007424:	b570      	push	{r4, r5, r6, lr}
 8007426:	0004      	movs	r4, r0
 8007428:	0008      	movs	r0, r1
 800742a:	0011      	movs	r1, r2
 800742c:	001a      	movs	r2, r3
 800742e:	2300      	movs	r3, #0
 8007430:	4d05      	ldr	r5, [pc, #20]	@ (8007448 <_read_r+0x24>)
 8007432:	602b      	str	r3, [r5, #0]
 8007434:	f7f9 fb6c 	bl	8000b10 <_read>
 8007438:	1c43      	adds	r3, r0, #1
 800743a:	d103      	bne.n	8007444 <_read_r+0x20>
 800743c:	682b      	ldr	r3, [r5, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d000      	beq.n	8007444 <_read_r+0x20>
 8007442:	6023      	str	r3, [r4, #0]
 8007444:	bd70      	pop	{r4, r5, r6, pc}
 8007446:	46c0      	nop			@ (mov r8, r8)
 8007448:	2000039c 	.word	0x2000039c

0800744c <_sbrk_r>:
 800744c:	2300      	movs	r3, #0
 800744e:	b570      	push	{r4, r5, r6, lr}
 8007450:	4d06      	ldr	r5, [pc, #24]	@ (800746c <_sbrk_r+0x20>)
 8007452:	0004      	movs	r4, r0
 8007454:	0008      	movs	r0, r1
 8007456:	602b      	str	r3, [r5, #0]
 8007458:	f7f9 fbc0 	bl	8000bdc <_sbrk>
 800745c:	1c43      	adds	r3, r0, #1
 800745e:	d103      	bne.n	8007468 <_sbrk_r+0x1c>
 8007460:	682b      	ldr	r3, [r5, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d000      	beq.n	8007468 <_sbrk_r+0x1c>
 8007466:	6023      	str	r3, [r4, #0]
 8007468:	bd70      	pop	{r4, r5, r6, pc}
 800746a:	46c0      	nop			@ (mov r8, r8)
 800746c:	2000039c 	.word	0x2000039c

08007470 <_write_r>:
 8007470:	b570      	push	{r4, r5, r6, lr}
 8007472:	0004      	movs	r4, r0
 8007474:	0008      	movs	r0, r1
 8007476:	0011      	movs	r1, r2
 8007478:	001a      	movs	r2, r3
 800747a:	2300      	movs	r3, #0
 800747c:	4d05      	ldr	r5, [pc, #20]	@ (8007494 <_write_r+0x24>)
 800747e:	602b      	str	r3, [r5, #0]
 8007480:	f7f9 fb63 	bl	8000b4a <_write>
 8007484:	1c43      	adds	r3, r0, #1
 8007486:	d103      	bne.n	8007490 <_write_r+0x20>
 8007488:	682b      	ldr	r3, [r5, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d000      	beq.n	8007490 <_write_r+0x20>
 800748e:	6023      	str	r3, [r4, #0]
 8007490:	bd70      	pop	{r4, r5, r6, pc}
 8007492:	46c0      	nop			@ (mov r8, r8)
 8007494:	2000039c 	.word	0x2000039c

08007498 <__errno>:
 8007498:	4b01      	ldr	r3, [pc, #4]	@ (80074a0 <__errno+0x8>)
 800749a:	6818      	ldr	r0, [r3, #0]
 800749c:	4770      	bx	lr
 800749e:	46c0      	nop			@ (mov r8, r8)
 80074a0:	2000001c 	.word	0x2000001c

080074a4 <__libc_init_array>:
 80074a4:	b570      	push	{r4, r5, r6, lr}
 80074a6:	2600      	movs	r6, #0
 80074a8:	4c0c      	ldr	r4, [pc, #48]	@ (80074dc <__libc_init_array+0x38>)
 80074aa:	4d0d      	ldr	r5, [pc, #52]	@ (80074e0 <__libc_init_array+0x3c>)
 80074ac:	1b64      	subs	r4, r4, r5
 80074ae:	10a4      	asrs	r4, r4, #2
 80074b0:	42a6      	cmp	r6, r4
 80074b2:	d109      	bne.n	80074c8 <__libc_init_array+0x24>
 80074b4:	2600      	movs	r6, #0
 80074b6:	f000 fe63 	bl	8008180 <_init>
 80074ba:	4c0a      	ldr	r4, [pc, #40]	@ (80074e4 <__libc_init_array+0x40>)
 80074bc:	4d0a      	ldr	r5, [pc, #40]	@ (80074e8 <__libc_init_array+0x44>)
 80074be:	1b64      	subs	r4, r4, r5
 80074c0:	10a4      	asrs	r4, r4, #2
 80074c2:	42a6      	cmp	r6, r4
 80074c4:	d105      	bne.n	80074d2 <__libc_init_array+0x2e>
 80074c6:	bd70      	pop	{r4, r5, r6, pc}
 80074c8:	00b3      	lsls	r3, r6, #2
 80074ca:	58eb      	ldr	r3, [r5, r3]
 80074cc:	4798      	blx	r3
 80074ce:	3601      	adds	r6, #1
 80074d0:	e7ee      	b.n	80074b0 <__libc_init_array+0xc>
 80074d2:	00b3      	lsls	r3, r6, #2
 80074d4:	58eb      	ldr	r3, [r5, r3]
 80074d6:	4798      	blx	r3
 80074d8:	3601      	adds	r6, #1
 80074da:	e7f2      	b.n	80074c2 <__libc_init_array+0x1e>
 80074dc:	08009388 	.word	0x08009388
 80074e0:	08009388 	.word	0x08009388
 80074e4:	0800938c 	.word	0x0800938c
 80074e8:	08009388 	.word	0x08009388

080074ec <__retarget_lock_init_recursive>:
 80074ec:	4770      	bx	lr

080074ee <__retarget_lock_acquire_recursive>:
 80074ee:	4770      	bx	lr

080074f0 <__retarget_lock_release_recursive>:
 80074f0:	4770      	bx	lr

080074f2 <strcpy>:
 80074f2:	0003      	movs	r3, r0
 80074f4:	780a      	ldrb	r2, [r1, #0]
 80074f6:	3101      	adds	r1, #1
 80074f8:	701a      	strb	r2, [r3, #0]
 80074fa:	3301      	adds	r3, #1
 80074fc:	2a00      	cmp	r2, #0
 80074fe:	d1f9      	bne.n	80074f4 <strcpy+0x2>
 8007500:	4770      	bx	lr

08007502 <memcpy>:
 8007502:	2300      	movs	r3, #0
 8007504:	b510      	push	{r4, lr}
 8007506:	429a      	cmp	r2, r3
 8007508:	d100      	bne.n	800750c <memcpy+0xa>
 800750a:	bd10      	pop	{r4, pc}
 800750c:	5ccc      	ldrb	r4, [r1, r3]
 800750e:	54c4      	strb	r4, [r0, r3]
 8007510:	3301      	adds	r3, #1
 8007512:	e7f8      	b.n	8007506 <memcpy+0x4>

08007514 <_free_r>:
 8007514:	b570      	push	{r4, r5, r6, lr}
 8007516:	0005      	movs	r5, r0
 8007518:	1e0c      	subs	r4, r1, #0
 800751a:	d010      	beq.n	800753e <_free_r+0x2a>
 800751c:	3c04      	subs	r4, #4
 800751e:	6823      	ldr	r3, [r4, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	da00      	bge.n	8007526 <_free_r+0x12>
 8007524:	18e4      	adds	r4, r4, r3
 8007526:	0028      	movs	r0, r5
 8007528:	f7ff fcb4 	bl	8006e94 <__malloc_lock>
 800752c:	4a1d      	ldr	r2, [pc, #116]	@ (80075a4 <_free_r+0x90>)
 800752e:	6813      	ldr	r3, [r2, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d105      	bne.n	8007540 <_free_r+0x2c>
 8007534:	6063      	str	r3, [r4, #4]
 8007536:	6014      	str	r4, [r2, #0]
 8007538:	0028      	movs	r0, r5
 800753a:	f7ff fcb3 	bl	8006ea4 <__malloc_unlock>
 800753e:	bd70      	pop	{r4, r5, r6, pc}
 8007540:	42a3      	cmp	r3, r4
 8007542:	d908      	bls.n	8007556 <_free_r+0x42>
 8007544:	6820      	ldr	r0, [r4, #0]
 8007546:	1821      	adds	r1, r4, r0
 8007548:	428b      	cmp	r3, r1
 800754a:	d1f3      	bne.n	8007534 <_free_r+0x20>
 800754c:	6819      	ldr	r1, [r3, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	1809      	adds	r1, r1, r0
 8007552:	6021      	str	r1, [r4, #0]
 8007554:	e7ee      	b.n	8007534 <_free_r+0x20>
 8007556:	001a      	movs	r2, r3
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d001      	beq.n	8007562 <_free_r+0x4e>
 800755e:	42a3      	cmp	r3, r4
 8007560:	d9f9      	bls.n	8007556 <_free_r+0x42>
 8007562:	6811      	ldr	r1, [r2, #0]
 8007564:	1850      	adds	r0, r2, r1
 8007566:	42a0      	cmp	r0, r4
 8007568:	d10b      	bne.n	8007582 <_free_r+0x6e>
 800756a:	6820      	ldr	r0, [r4, #0]
 800756c:	1809      	adds	r1, r1, r0
 800756e:	1850      	adds	r0, r2, r1
 8007570:	6011      	str	r1, [r2, #0]
 8007572:	4283      	cmp	r3, r0
 8007574:	d1e0      	bne.n	8007538 <_free_r+0x24>
 8007576:	6818      	ldr	r0, [r3, #0]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	1841      	adds	r1, r0, r1
 800757c:	6011      	str	r1, [r2, #0]
 800757e:	6053      	str	r3, [r2, #4]
 8007580:	e7da      	b.n	8007538 <_free_r+0x24>
 8007582:	42a0      	cmp	r0, r4
 8007584:	d902      	bls.n	800758c <_free_r+0x78>
 8007586:	230c      	movs	r3, #12
 8007588:	602b      	str	r3, [r5, #0]
 800758a:	e7d5      	b.n	8007538 <_free_r+0x24>
 800758c:	6820      	ldr	r0, [r4, #0]
 800758e:	1821      	adds	r1, r4, r0
 8007590:	428b      	cmp	r3, r1
 8007592:	d103      	bne.n	800759c <_free_r+0x88>
 8007594:	6819      	ldr	r1, [r3, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	1809      	adds	r1, r1, r0
 800759a:	6021      	str	r1, [r4, #0]
 800759c:	6063      	str	r3, [r4, #4]
 800759e:	6054      	str	r4, [r2, #4]
 80075a0:	e7ca      	b.n	8007538 <_free_r+0x24>
 80075a2:	46c0      	nop			@ (mov r8, r8)
 80075a4:	2000025c 	.word	0x2000025c

080075a8 <__ssputs_r>:
 80075a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075aa:	688e      	ldr	r6, [r1, #8]
 80075ac:	b085      	sub	sp, #20
 80075ae:	001f      	movs	r7, r3
 80075b0:	000c      	movs	r4, r1
 80075b2:	680b      	ldr	r3, [r1, #0]
 80075b4:	9002      	str	r0, [sp, #8]
 80075b6:	9203      	str	r2, [sp, #12]
 80075b8:	42be      	cmp	r6, r7
 80075ba:	d830      	bhi.n	800761e <__ssputs_r+0x76>
 80075bc:	210c      	movs	r1, #12
 80075be:	5e62      	ldrsh	r2, [r4, r1]
 80075c0:	2190      	movs	r1, #144	@ 0x90
 80075c2:	00c9      	lsls	r1, r1, #3
 80075c4:	420a      	tst	r2, r1
 80075c6:	d028      	beq.n	800761a <__ssputs_r+0x72>
 80075c8:	2003      	movs	r0, #3
 80075ca:	6921      	ldr	r1, [r4, #16]
 80075cc:	1a5b      	subs	r3, r3, r1
 80075ce:	9301      	str	r3, [sp, #4]
 80075d0:	6963      	ldr	r3, [r4, #20]
 80075d2:	4343      	muls	r3, r0
 80075d4:	9801      	ldr	r0, [sp, #4]
 80075d6:	0fdd      	lsrs	r5, r3, #31
 80075d8:	18ed      	adds	r5, r5, r3
 80075da:	1c7b      	adds	r3, r7, #1
 80075dc:	181b      	adds	r3, r3, r0
 80075de:	106d      	asrs	r5, r5, #1
 80075e0:	42ab      	cmp	r3, r5
 80075e2:	d900      	bls.n	80075e6 <__ssputs_r+0x3e>
 80075e4:	001d      	movs	r5, r3
 80075e6:	0552      	lsls	r2, r2, #21
 80075e8:	d528      	bpl.n	800763c <__ssputs_r+0x94>
 80075ea:	0029      	movs	r1, r5
 80075ec:	9802      	ldr	r0, [sp, #8]
 80075ee:	f7ff fbd1 	bl	8006d94 <_malloc_r>
 80075f2:	1e06      	subs	r6, r0, #0
 80075f4:	d02c      	beq.n	8007650 <__ssputs_r+0xa8>
 80075f6:	9a01      	ldr	r2, [sp, #4]
 80075f8:	6921      	ldr	r1, [r4, #16]
 80075fa:	f7ff ff82 	bl	8007502 <memcpy>
 80075fe:	89a2      	ldrh	r2, [r4, #12]
 8007600:	4b18      	ldr	r3, [pc, #96]	@ (8007664 <__ssputs_r+0xbc>)
 8007602:	401a      	ands	r2, r3
 8007604:	2380      	movs	r3, #128	@ 0x80
 8007606:	4313      	orrs	r3, r2
 8007608:	81a3      	strh	r3, [r4, #12]
 800760a:	9b01      	ldr	r3, [sp, #4]
 800760c:	6126      	str	r6, [r4, #16]
 800760e:	18f6      	adds	r6, r6, r3
 8007610:	6026      	str	r6, [r4, #0]
 8007612:	003e      	movs	r6, r7
 8007614:	6165      	str	r5, [r4, #20]
 8007616:	1aed      	subs	r5, r5, r3
 8007618:	60a5      	str	r5, [r4, #8]
 800761a:	42be      	cmp	r6, r7
 800761c:	d900      	bls.n	8007620 <__ssputs_r+0x78>
 800761e:	003e      	movs	r6, r7
 8007620:	0032      	movs	r2, r6
 8007622:	9903      	ldr	r1, [sp, #12]
 8007624:	6820      	ldr	r0, [r4, #0]
 8007626:	f000 fd30 	bl	800808a <memmove>
 800762a:	2000      	movs	r0, #0
 800762c:	68a3      	ldr	r3, [r4, #8]
 800762e:	1b9b      	subs	r3, r3, r6
 8007630:	60a3      	str	r3, [r4, #8]
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	199b      	adds	r3, r3, r6
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	b005      	add	sp, #20
 800763a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800763c:	002a      	movs	r2, r5
 800763e:	9802      	ldr	r0, [sp, #8]
 8007640:	f000 fd65 	bl	800810e <_realloc_r>
 8007644:	1e06      	subs	r6, r0, #0
 8007646:	d1e0      	bne.n	800760a <__ssputs_r+0x62>
 8007648:	6921      	ldr	r1, [r4, #16]
 800764a:	9802      	ldr	r0, [sp, #8]
 800764c:	f7ff ff62 	bl	8007514 <_free_r>
 8007650:	230c      	movs	r3, #12
 8007652:	2001      	movs	r0, #1
 8007654:	9a02      	ldr	r2, [sp, #8]
 8007656:	4240      	negs	r0, r0
 8007658:	6013      	str	r3, [r2, #0]
 800765a:	89a2      	ldrh	r2, [r4, #12]
 800765c:	3334      	adds	r3, #52	@ 0x34
 800765e:	4313      	orrs	r3, r2
 8007660:	81a3      	strh	r3, [r4, #12]
 8007662:	e7e9      	b.n	8007638 <__ssputs_r+0x90>
 8007664:	fffffb7f 	.word	0xfffffb7f

08007668 <_svfiprintf_r>:
 8007668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800766a:	b0a1      	sub	sp, #132	@ 0x84
 800766c:	9003      	str	r0, [sp, #12]
 800766e:	001d      	movs	r5, r3
 8007670:	898b      	ldrh	r3, [r1, #12]
 8007672:	000f      	movs	r7, r1
 8007674:	0016      	movs	r6, r2
 8007676:	061b      	lsls	r3, r3, #24
 8007678:	d511      	bpl.n	800769e <_svfiprintf_r+0x36>
 800767a:	690b      	ldr	r3, [r1, #16]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10e      	bne.n	800769e <_svfiprintf_r+0x36>
 8007680:	2140      	movs	r1, #64	@ 0x40
 8007682:	f7ff fb87 	bl	8006d94 <_malloc_r>
 8007686:	6038      	str	r0, [r7, #0]
 8007688:	6138      	str	r0, [r7, #16]
 800768a:	2800      	cmp	r0, #0
 800768c:	d105      	bne.n	800769a <_svfiprintf_r+0x32>
 800768e:	230c      	movs	r3, #12
 8007690:	9a03      	ldr	r2, [sp, #12]
 8007692:	6013      	str	r3, [r2, #0]
 8007694:	2001      	movs	r0, #1
 8007696:	4240      	negs	r0, r0
 8007698:	e0cf      	b.n	800783a <_svfiprintf_r+0x1d2>
 800769a:	2340      	movs	r3, #64	@ 0x40
 800769c:	617b      	str	r3, [r7, #20]
 800769e:	2300      	movs	r3, #0
 80076a0:	ac08      	add	r4, sp, #32
 80076a2:	6163      	str	r3, [r4, #20]
 80076a4:	3320      	adds	r3, #32
 80076a6:	7663      	strb	r3, [r4, #25]
 80076a8:	3310      	adds	r3, #16
 80076aa:	76a3      	strb	r3, [r4, #26]
 80076ac:	9507      	str	r5, [sp, #28]
 80076ae:	0035      	movs	r5, r6
 80076b0:	782b      	ldrb	r3, [r5, #0]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d001      	beq.n	80076ba <_svfiprintf_r+0x52>
 80076b6:	2b25      	cmp	r3, #37	@ 0x25
 80076b8:	d148      	bne.n	800774c <_svfiprintf_r+0xe4>
 80076ba:	1bab      	subs	r3, r5, r6
 80076bc:	9305      	str	r3, [sp, #20]
 80076be:	42b5      	cmp	r5, r6
 80076c0:	d00b      	beq.n	80076da <_svfiprintf_r+0x72>
 80076c2:	0032      	movs	r2, r6
 80076c4:	0039      	movs	r1, r7
 80076c6:	9803      	ldr	r0, [sp, #12]
 80076c8:	f7ff ff6e 	bl	80075a8 <__ssputs_r>
 80076cc:	3001      	adds	r0, #1
 80076ce:	d100      	bne.n	80076d2 <_svfiprintf_r+0x6a>
 80076d0:	e0ae      	b.n	8007830 <_svfiprintf_r+0x1c8>
 80076d2:	6963      	ldr	r3, [r4, #20]
 80076d4:	9a05      	ldr	r2, [sp, #20]
 80076d6:	189b      	adds	r3, r3, r2
 80076d8:	6163      	str	r3, [r4, #20]
 80076da:	782b      	ldrb	r3, [r5, #0]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d100      	bne.n	80076e2 <_svfiprintf_r+0x7a>
 80076e0:	e0a6      	b.n	8007830 <_svfiprintf_r+0x1c8>
 80076e2:	2201      	movs	r2, #1
 80076e4:	2300      	movs	r3, #0
 80076e6:	4252      	negs	r2, r2
 80076e8:	6062      	str	r2, [r4, #4]
 80076ea:	a904      	add	r1, sp, #16
 80076ec:	3254      	adds	r2, #84	@ 0x54
 80076ee:	1852      	adds	r2, r2, r1
 80076f0:	1c6e      	adds	r6, r5, #1
 80076f2:	6023      	str	r3, [r4, #0]
 80076f4:	60e3      	str	r3, [r4, #12]
 80076f6:	60a3      	str	r3, [r4, #8]
 80076f8:	7013      	strb	r3, [r2, #0]
 80076fa:	65a3      	str	r3, [r4, #88]	@ 0x58
 80076fc:	4b54      	ldr	r3, [pc, #336]	@ (8007850 <_svfiprintf_r+0x1e8>)
 80076fe:	2205      	movs	r2, #5
 8007700:	0018      	movs	r0, r3
 8007702:	7831      	ldrb	r1, [r6, #0]
 8007704:	9305      	str	r3, [sp, #20]
 8007706:	f000 fcf7 	bl	80080f8 <memchr>
 800770a:	1c75      	adds	r5, r6, #1
 800770c:	2800      	cmp	r0, #0
 800770e:	d11f      	bne.n	8007750 <_svfiprintf_r+0xe8>
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	06d3      	lsls	r3, r2, #27
 8007714:	d504      	bpl.n	8007720 <_svfiprintf_r+0xb8>
 8007716:	2353      	movs	r3, #83	@ 0x53
 8007718:	a904      	add	r1, sp, #16
 800771a:	185b      	adds	r3, r3, r1
 800771c:	2120      	movs	r1, #32
 800771e:	7019      	strb	r1, [r3, #0]
 8007720:	0713      	lsls	r3, r2, #28
 8007722:	d504      	bpl.n	800772e <_svfiprintf_r+0xc6>
 8007724:	2353      	movs	r3, #83	@ 0x53
 8007726:	a904      	add	r1, sp, #16
 8007728:	185b      	adds	r3, r3, r1
 800772a:	212b      	movs	r1, #43	@ 0x2b
 800772c:	7019      	strb	r1, [r3, #0]
 800772e:	7833      	ldrb	r3, [r6, #0]
 8007730:	2b2a      	cmp	r3, #42	@ 0x2a
 8007732:	d016      	beq.n	8007762 <_svfiprintf_r+0xfa>
 8007734:	0035      	movs	r5, r6
 8007736:	2100      	movs	r1, #0
 8007738:	200a      	movs	r0, #10
 800773a:	68e3      	ldr	r3, [r4, #12]
 800773c:	782a      	ldrb	r2, [r5, #0]
 800773e:	1c6e      	adds	r6, r5, #1
 8007740:	3a30      	subs	r2, #48	@ 0x30
 8007742:	2a09      	cmp	r2, #9
 8007744:	d950      	bls.n	80077e8 <_svfiprintf_r+0x180>
 8007746:	2900      	cmp	r1, #0
 8007748:	d111      	bne.n	800776e <_svfiprintf_r+0x106>
 800774a:	e017      	b.n	800777c <_svfiprintf_r+0x114>
 800774c:	3501      	adds	r5, #1
 800774e:	e7af      	b.n	80076b0 <_svfiprintf_r+0x48>
 8007750:	9b05      	ldr	r3, [sp, #20]
 8007752:	6822      	ldr	r2, [r4, #0]
 8007754:	1ac0      	subs	r0, r0, r3
 8007756:	2301      	movs	r3, #1
 8007758:	4083      	lsls	r3, r0
 800775a:	4313      	orrs	r3, r2
 800775c:	002e      	movs	r6, r5
 800775e:	6023      	str	r3, [r4, #0]
 8007760:	e7cc      	b.n	80076fc <_svfiprintf_r+0x94>
 8007762:	9b07      	ldr	r3, [sp, #28]
 8007764:	1d19      	adds	r1, r3, #4
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	9107      	str	r1, [sp, #28]
 800776a:	2b00      	cmp	r3, #0
 800776c:	db01      	blt.n	8007772 <_svfiprintf_r+0x10a>
 800776e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007770:	e004      	b.n	800777c <_svfiprintf_r+0x114>
 8007772:	425b      	negs	r3, r3
 8007774:	60e3      	str	r3, [r4, #12]
 8007776:	2302      	movs	r3, #2
 8007778:	4313      	orrs	r3, r2
 800777a:	6023      	str	r3, [r4, #0]
 800777c:	782b      	ldrb	r3, [r5, #0]
 800777e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007780:	d10c      	bne.n	800779c <_svfiprintf_r+0x134>
 8007782:	786b      	ldrb	r3, [r5, #1]
 8007784:	2b2a      	cmp	r3, #42	@ 0x2a
 8007786:	d134      	bne.n	80077f2 <_svfiprintf_r+0x18a>
 8007788:	9b07      	ldr	r3, [sp, #28]
 800778a:	3502      	adds	r5, #2
 800778c:	1d1a      	adds	r2, r3, #4
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	9207      	str	r2, [sp, #28]
 8007792:	2b00      	cmp	r3, #0
 8007794:	da01      	bge.n	800779a <_svfiprintf_r+0x132>
 8007796:	2301      	movs	r3, #1
 8007798:	425b      	negs	r3, r3
 800779a:	9309      	str	r3, [sp, #36]	@ 0x24
 800779c:	4e2d      	ldr	r6, [pc, #180]	@ (8007854 <_svfiprintf_r+0x1ec>)
 800779e:	2203      	movs	r2, #3
 80077a0:	0030      	movs	r0, r6
 80077a2:	7829      	ldrb	r1, [r5, #0]
 80077a4:	f000 fca8 	bl	80080f8 <memchr>
 80077a8:	2800      	cmp	r0, #0
 80077aa:	d006      	beq.n	80077ba <_svfiprintf_r+0x152>
 80077ac:	2340      	movs	r3, #64	@ 0x40
 80077ae:	1b80      	subs	r0, r0, r6
 80077b0:	4083      	lsls	r3, r0
 80077b2:	6822      	ldr	r2, [r4, #0]
 80077b4:	3501      	adds	r5, #1
 80077b6:	4313      	orrs	r3, r2
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	7829      	ldrb	r1, [r5, #0]
 80077bc:	2206      	movs	r2, #6
 80077be:	4826      	ldr	r0, [pc, #152]	@ (8007858 <_svfiprintf_r+0x1f0>)
 80077c0:	1c6e      	adds	r6, r5, #1
 80077c2:	7621      	strb	r1, [r4, #24]
 80077c4:	f000 fc98 	bl	80080f8 <memchr>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	d038      	beq.n	800783e <_svfiprintf_r+0x1d6>
 80077cc:	4b23      	ldr	r3, [pc, #140]	@ (800785c <_svfiprintf_r+0x1f4>)
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d122      	bne.n	8007818 <_svfiprintf_r+0x1b0>
 80077d2:	2207      	movs	r2, #7
 80077d4:	9b07      	ldr	r3, [sp, #28]
 80077d6:	3307      	adds	r3, #7
 80077d8:	4393      	bics	r3, r2
 80077da:	3308      	adds	r3, #8
 80077dc:	9307      	str	r3, [sp, #28]
 80077de:	6963      	ldr	r3, [r4, #20]
 80077e0:	9a04      	ldr	r2, [sp, #16]
 80077e2:	189b      	adds	r3, r3, r2
 80077e4:	6163      	str	r3, [r4, #20]
 80077e6:	e762      	b.n	80076ae <_svfiprintf_r+0x46>
 80077e8:	4343      	muls	r3, r0
 80077ea:	0035      	movs	r5, r6
 80077ec:	2101      	movs	r1, #1
 80077ee:	189b      	adds	r3, r3, r2
 80077f0:	e7a4      	b.n	800773c <_svfiprintf_r+0xd4>
 80077f2:	2300      	movs	r3, #0
 80077f4:	200a      	movs	r0, #10
 80077f6:	0019      	movs	r1, r3
 80077f8:	3501      	adds	r5, #1
 80077fa:	6063      	str	r3, [r4, #4]
 80077fc:	782a      	ldrb	r2, [r5, #0]
 80077fe:	1c6e      	adds	r6, r5, #1
 8007800:	3a30      	subs	r2, #48	@ 0x30
 8007802:	2a09      	cmp	r2, #9
 8007804:	d903      	bls.n	800780e <_svfiprintf_r+0x1a6>
 8007806:	2b00      	cmp	r3, #0
 8007808:	d0c8      	beq.n	800779c <_svfiprintf_r+0x134>
 800780a:	9109      	str	r1, [sp, #36]	@ 0x24
 800780c:	e7c6      	b.n	800779c <_svfiprintf_r+0x134>
 800780e:	4341      	muls	r1, r0
 8007810:	0035      	movs	r5, r6
 8007812:	2301      	movs	r3, #1
 8007814:	1889      	adds	r1, r1, r2
 8007816:	e7f1      	b.n	80077fc <_svfiprintf_r+0x194>
 8007818:	aa07      	add	r2, sp, #28
 800781a:	9200      	str	r2, [sp, #0]
 800781c:	0021      	movs	r1, r4
 800781e:	003a      	movs	r2, r7
 8007820:	4b0f      	ldr	r3, [pc, #60]	@ (8007860 <_svfiprintf_r+0x1f8>)
 8007822:	9803      	ldr	r0, [sp, #12]
 8007824:	e000      	b.n	8007828 <_svfiprintf_r+0x1c0>
 8007826:	bf00      	nop
 8007828:	9004      	str	r0, [sp, #16]
 800782a:	9b04      	ldr	r3, [sp, #16]
 800782c:	3301      	adds	r3, #1
 800782e:	d1d6      	bne.n	80077de <_svfiprintf_r+0x176>
 8007830:	89bb      	ldrh	r3, [r7, #12]
 8007832:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007834:	065b      	lsls	r3, r3, #25
 8007836:	d500      	bpl.n	800783a <_svfiprintf_r+0x1d2>
 8007838:	e72c      	b.n	8007694 <_svfiprintf_r+0x2c>
 800783a:	b021      	add	sp, #132	@ 0x84
 800783c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800783e:	aa07      	add	r2, sp, #28
 8007840:	9200      	str	r2, [sp, #0]
 8007842:	0021      	movs	r1, r4
 8007844:	003a      	movs	r2, r7
 8007846:	4b06      	ldr	r3, [pc, #24]	@ (8007860 <_svfiprintf_r+0x1f8>)
 8007848:	9803      	ldr	r0, [sp, #12]
 800784a:	f000 f9bf 	bl	8007bcc <_printf_i>
 800784e:	e7eb      	b.n	8007828 <_svfiprintf_r+0x1c0>
 8007850:	0800934c 	.word	0x0800934c
 8007854:	08009352 	.word	0x08009352
 8007858:	08009356 	.word	0x08009356
 800785c:	00000000 	.word	0x00000000
 8007860:	080075a9 	.word	0x080075a9

08007864 <__sfputc_r>:
 8007864:	6893      	ldr	r3, [r2, #8]
 8007866:	b510      	push	{r4, lr}
 8007868:	3b01      	subs	r3, #1
 800786a:	6093      	str	r3, [r2, #8]
 800786c:	2b00      	cmp	r3, #0
 800786e:	da04      	bge.n	800787a <__sfputc_r+0x16>
 8007870:	6994      	ldr	r4, [r2, #24]
 8007872:	42a3      	cmp	r3, r4
 8007874:	db07      	blt.n	8007886 <__sfputc_r+0x22>
 8007876:	290a      	cmp	r1, #10
 8007878:	d005      	beq.n	8007886 <__sfputc_r+0x22>
 800787a:	6813      	ldr	r3, [r2, #0]
 800787c:	1c58      	adds	r0, r3, #1
 800787e:	6010      	str	r0, [r2, #0]
 8007880:	7019      	strb	r1, [r3, #0]
 8007882:	0008      	movs	r0, r1
 8007884:	bd10      	pop	{r4, pc}
 8007886:	f7ff fcd5 	bl	8007234 <__swbuf_r>
 800788a:	0001      	movs	r1, r0
 800788c:	e7f9      	b.n	8007882 <__sfputc_r+0x1e>

0800788e <__sfputs_r>:
 800788e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007890:	0006      	movs	r6, r0
 8007892:	000f      	movs	r7, r1
 8007894:	0014      	movs	r4, r2
 8007896:	18d5      	adds	r5, r2, r3
 8007898:	42ac      	cmp	r4, r5
 800789a:	d101      	bne.n	80078a0 <__sfputs_r+0x12>
 800789c:	2000      	movs	r0, #0
 800789e:	e007      	b.n	80078b0 <__sfputs_r+0x22>
 80078a0:	7821      	ldrb	r1, [r4, #0]
 80078a2:	003a      	movs	r2, r7
 80078a4:	0030      	movs	r0, r6
 80078a6:	f7ff ffdd 	bl	8007864 <__sfputc_r>
 80078aa:	3401      	adds	r4, #1
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d1f3      	bne.n	8007898 <__sfputs_r+0xa>
 80078b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080078b4 <_vfiprintf_r>:
 80078b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078b6:	b0a1      	sub	sp, #132	@ 0x84
 80078b8:	000f      	movs	r7, r1
 80078ba:	0015      	movs	r5, r2
 80078bc:	001e      	movs	r6, r3
 80078be:	9003      	str	r0, [sp, #12]
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d004      	beq.n	80078ce <_vfiprintf_r+0x1a>
 80078c4:	6a03      	ldr	r3, [r0, #32]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d101      	bne.n	80078ce <_vfiprintf_r+0x1a>
 80078ca:	f7ff fb83 	bl	8006fd4 <__sinit>
 80078ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078d0:	07db      	lsls	r3, r3, #31
 80078d2:	d405      	bmi.n	80078e0 <_vfiprintf_r+0x2c>
 80078d4:	89bb      	ldrh	r3, [r7, #12]
 80078d6:	059b      	lsls	r3, r3, #22
 80078d8:	d402      	bmi.n	80078e0 <_vfiprintf_r+0x2c>
 80078da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80078dc:	f7ff fe07 	bl	80074ee <__retarget_lock_acquire_recursive>
 80078e0:	89bb      	ldrh	r3, [r7, #12]
 80078e2:	071b      	lsls	r3, r3, #28
 80078e4:	d502      	bpl.n	80078ec <_vfiprintf_r+0x38>
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d113      	bne.n	8007914 <_vfiprintf_r+0x60>
 80078ec:	0039      	movs	r1, r7
 80078ee:	9803      	ldr	r0, [sp, #12]
 80078f0:	f7ff fce2 	bl	80072b8 <__swsetup_r>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d00d      	beq.n	8007914 <_vfiprintf_r+0x60>
 80078f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078fa:	07db      	lsls	r3, r3, #31
 80078fc:	d503      	bpl.n	8007906 <_vfiprintf_r+0x52>
 80078fe:	2001      	movs	r0, #1
 8007900:	4240      	negs	r0, r0
 8007902:	b021      	add	sp, #132	@ 0x84
 8007904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007906:	89bb      	ldrh	r3, [r7, #12]
 8007908:	059b      	lsls	r3, r3, #22
 800790a:	d4f8      	bmi.n	80078fe <_vfiprintf_r+0x4a>
 800790c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800790e:	f7ff fdef 	bl	80074f0 <__retarget_lock_release_recursive>
 8007912:	e7f4      	b.n	80078fe <_vfiprintf_r+0x4a>
 8007914:	2300      	movs	r3, #0
 8007916:	ac08      	add	r4, sp, #32
 8007918:	6163      	str	r3, [r4, #20]
 800791a:	3320      	adds	r3, #32
 800791c:	7663      	strb	r3, [r4, #25]
 800791e:	3310      	adds	r3, #16
 8007920:	76a3      	strb	r3, [r4, #26]
 8007922:	9607      	str	r6, [sp, #28]
 8007924:	002e      	movs	r6, r5
 8007926:	7833      	ldrb	r3, [r6, #0]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d001      	beq.n	8007930 <_vfiprintf_r+0x7c>
 800792c:	2b25      	cmp	r3, #37	@ 0x25
 800792e:	d148      	bne.n	80079c2 <_vfiprintf_r+0x10e>
 8007930:	1b73      	subs	r3, r6, r5
 8007932:	9305      	str	r3, [sp, #20]
 8007934:	42ae      	cmp	r6, r5
 8007936:	d00b      	beq.n	8007950 <_vfiprintf_r+0x9c>
 8007938:	002a      	movs	r2, r5
 800793a:	0039      	movs	r1, r7
 800793c:	9803      	ldr	r0, [sp, #12]
 800793e:	f7ff ffa6 	bl	800788e <__sfputs_r>
 8007942:	3001      	adds	r0, #1
 8007944:	d100      	bne.n	8007948 <_vfiprintf_r+0x94>
 8007946:	e0ae      	b.n	8007aa6 <_vfiprintf_r+0x1f2>
 8007948:	6963      	ldr	r3, [r4, #20]
 800794a:	9a05      	ldr	r2, [sp, #20]
 800794c:	189b      	adds	r3, r3, r2
 800794e:	6163      	str	r3, [r4, #20]
 8007950:	7833      	ldrb	r3, [r6, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d100      	bne.n	8007958 <_vfiprintf_r+0xa4>
 8007956:	e0a6      	b.n	8007aa6 <_vfiprintf_r+0x1f2>
 8007958:	2201      	movs	r2, #1
 800795a:	2300      	movs	r3, #0
 800795c:	4252      	negs	r2, r2
 800795e:	6062      	str	r2, [r4, #4]
 8007960:	a904      	add	r1, sp, #16
 8007962:	3254      	adds	r2, #84	@ 0x54
 8007964:	1852      	adds	r2, r2, r1
 8007966:	1c75      	adds	r5, r6, #1
 8007968:	6023      	str	r3, [r4, #0]
 800796a:	60e3      	str	r3, [r4, #12]
 800796c:	60a3      	str	r3, [r4, #8]
 800796e:	7013      	strb	r3, [r2, #0]
 8007970:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007972:	4b59      	ldr	r3, [pc, #356]	@ (8007ad8 <_vfiprintf_r+0x224>)
 8007974:	2205      	movs	r2, #5
 8007976:	0018      	movs	r0, r3
 8007978:	7829      	ldrb	r1, [r5, #0]
 800797a:	9305      	str	r3, [sp, #20]
 800797c:	f000 fbbc 	bl	80080f8 <memchr>
 8007980:	1c6e      	adds	r6, r5, #1
 8007982:	2800      	cmp	r0, #0
 8007984:	d11f      	bne.n	80079c6 <_vfiprintf_r+0x112>
 8007986:	6822      	ldr	r2, [r4, #0]
 8007988:	06d3      	lsls	r3, r2, #27
 800798a:	d504      	bpl.n	8007996 <_vfiprintf_r+0xe2>
 800798c:	2353      	movs	r3, #83	@ 0x53
 800798e:	a904      	add	r1, sp, #16
 8007990:	185b      	adds	r3, r3, r1
 8007992:	2120      	movs	r1, #32
 8007994:	7019      	strb	r1, [r3, #0]
 8007996:	0713      	lsls	r3, r2, #28
 8007998:	d504      	bpl.n	80079a4 <_vfiprintf_r+0xf0>
 800799a:	2353      	movs	r3, #83	@ 0x53
 800799c:	a904      	add	r1, sp, #16
 800799e:	185b      	adds	r3, r3, r1
 80079a0:	212b      	movs	r1, #43	@ 0x2b
 80079a2:	7019      	strb	r1, [r3, #0]
 80079a4:	782b      	ldrb	r3, [r5, #0]
 80079a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80079a8:	d016      	beq.n	80079d8 <_vfiprintf_r+0x124>
 80079aa:	002e      	movs	r6, r5
 80079ac:	2100      	movs	r1, #0
 80079ae:	200a      	movs	r0, #10
 80079b0:	68e3      	ldr	r3, [r4, #12]
 80079b2:	7832      	ldrb	r2, [r6, #0]
 80079b4:	1c75      	adds	r5, r6, #1
 80079b6:	3a30      	subs	r2, #48	@ 0x30
 80079b8:	2a09      	cmp	r2, #9
 80079ba:	d950      	bls.n	8007a5e <_vfiprintf_r+0x1aa>
 80079bc:	2900      	cmp	r1, #0
 80079be:	d111      	bne.n	80079e4 <_vfiprintf_r+0x130>
 80079c0:	e017      	b.n	80079f2 <_vfiprintf_r+0x13e>
 80079c2:	3601      	adds	r6, #1
 80079c4:	e7af      	b.n	8007926 <_vfiprintf_r+0x72>
 80079c6:	9b05      	ldr	r3, [sp, #20]
 80079c8:	6822      	ldr	r2, [r4, #0]
 80079ca:	1ac0      	subs	r0, r0, r3
 80079cc:	2301      	movs	r3, #1
 80079ce:	4083      	lsls	r3, r0
 80079d0:	4313      	orrs	r3, r2
 80079d2:	0035      	movs	r5, r6
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	e7cc      	b.n	8007972 <_vfiprintf_r+0xbe>
 80079d8:	9b07      	ldr	r3, [sp, #28]
 80079da:	1d19      	adds	r1, r3, #4
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	9107      	str	r1, [sp, #28]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	db01      	blt.n	80079e8 <_vfiprintf_r+0x134>
 80079e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079e6:	e004      	b.n	80079f2 <_vfiprintf_r+0x13e>
 80079e8:	425b      	negs	r3, r3
 80079ea:	60e3      	str	r3, [r4, #12]
 80079ec:	2302      	movs	r3, #2
 80079ee:	4313      	orrs	r3, r2
 80079f0:	6023      	str	r3, [r4, #0]
 80079f2:	7833      	ldrb	r3, [r6, #0]
 80079f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80079f6:	d10c      	bne.n	8007a12 <_vfiprintf_r+0x15e>
 80079f8:	7873      	ldrb	r3, [r6, #1]
 80079fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80079fc:	d134      	bne.n	8007a68 <_vfiprintf_r+0x1b4>
 80079fe:	9b07      	ldr	r3, [sp, #28]
 8007a00:	3602      	adds	r6, #2
 8007a02:	1d1a      	adds	r2, r3, #4
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	9207      	str	r2, [sp, #28]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	da01      	bge.n	8007a10 <_vfiprintf_r+0x15c>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	425b      	negs	r3, r3
 8007a10:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a12:	4d32      	ldr	r5, [pc, #200]	@ (8007adc <_vfiprintf_r+0x228>)
 8007a14:	2203      	movs	r2, #3
 8007a16:	0028      	movs	r0, r5
 8007a18:	7831      	ldrb	r1, [r6, #0]
 8007a1a:	f000 fb6d 	bl	80080f8 <memchr>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d006      	beq.n	8007a30 <_vfiprintf_r+0x17c>
 8007a22:	2340      	movs	r3, #64	@ 0x40
 8007a24:	1b40      	subs	r0, r0, r5
 8007a26:	4083      	lsls	r3, r0
 8007a28:	6822      	ldr	r2, [r4, #0]
 8007a2a:	3601      	adds	r6, #1
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	6023      	str	r3, [r4, #0]
 8007a30:	7831      	ldrb	r1, [r6, #0]
 8007a32:	2206      	movs	r2, #6
 8007a34:	482a      	ldr	r0, [pc, #168]	@ (8007ae0 <_vfiprintf_r+0x22c>)
 8007a36:	1c75      	adds	r5, r6, #1
 8007a38:	7621      	strb	r1, [r4, #24]
 8007a3a:	f000 fb5d 	bl	80080f8 <memchr>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	d040      	beq.n	8007ac4 <_vfiprintf_r+0x210>
 8007a42:	4b28      	ldr	r3, [pc, #160]	@ (8007ae4 <_vfiprintf_r+0x230>)
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d122      	bne.n	8007a8e <_vfiprintf_r+0x1da>
 8007a48:	2207      	movs	r2, #7
 8007a4a:	9b07      	ldr	r3, [sp, #28]
 8007a4c:	3307      	adds	r3, #7
 8007a4e:	4393      	bics	r3, r2
 8007a50:	3308      	adds	r3, #8
 8007a52:	9307      	str	r3, [sp, #28]
 8007a54:	6963      	ldr	r3, [r4, #20]
 8007a56:	9a04      	ldr	r2, [sp, #16]
 8007a58:	189b      	adds	r3, r3, r2
 8007a5a:	6163      	str	r3, [r4, #20]
 8007a5c:	e762      	b.n	8007924 <_vfiprintf_r+0x70>
 8007a5e:	4343      	muls	r3, r0
 8007a60:	002e      	movs	r6, r5
 8007a62:	2101      	movs	r1, #1
 8007a64:	189b      	adds	r3, r3, r2
 8007a66:	e7a4      	b.n	80079b2 <_vfiprintf_r+0xfe>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	200a      	movs	r0, #10
 8007a6c:	0019      	movs	r1, r3
 8007a6e:	3601      	adds	r6, #1
 8007a70:	6063      	str	r3, [r4, #4]
 8007a72:	7832      	ldrb	r2, [r6, #0]
 8007a74:	1c75      	adds	r5, r6, #1
 8007a76:	3a30      	subs	r2, #48	@ 0x30
 8007a78:	2a09      	cmp	r2, #9
 8007a7a:	d903      	bls.n	8007a84 <_vfiprintf_r+0x1d0>
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d0c8      	beq.n	8007a12 <_vfiprintf_r+0x15e>
 8007a80:	9109      	str	r1, [sp, #36]	@ 0x24
 8007a82:	e7c6      	b.n	8007a12 <_vfiprintf_r+0x15e>
 8007a84:	4341      	muls	r1, r0
 8007a86:	002e      	movs	r6, r5
 8007a88:	2301      	movs	r3, #1
 8007a8a:	1889      	adds	r1, r1, r2
 8007a8c:	e7f1      	b.n	8007a72 <_vfiprintf_r+0x1be>
 8007a8e:	aa07      	add	r2, sp, #28
 8007a90:	9200      	str	r2, [sp, #0]
 8007a92:	0021      	movs	r1, r4
 8007a94:	003a      	movs	r2, r7
 8007a96:	4b14      	ldr	r3, [pc, #80]	@ (8007ae8 <_vfiprintf_r+0x234>)
 8007a98:	9803      	ldr	r0, [sp, #12]
 8007a9a:	e000      	b.n	8007a9e <_vfiprintf_r+0x1ea>
 8007a9c:	bf00      	nop
 8007a9e:	9004      	str	r0, [sp, #16]
 8007aa0:	9b04      	ldr	r3, [sp, #16]
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	d1d6      	bne.n	8007a54 <_vfiprintf_r+0x1a0>
 8007aa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007aa8:	07db      	lsls	r3, r3, #31
 8007aaa:	d405      	bmi.n	8007ab8 <_vfiprintf_r+0x204>
 8007aac:	89bb      	ldrh	r3, [r7, #12]
 8007aae:	059b      	lsls	r3, r3, #22
 8007ab0:	d402      	bmi.n	8007ab8 <_vfiprintf_r+0x204>
 8007ab2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007ab4:	f7ff fd1c 	bl	80074f0 <__retarget_lock_release_recursive>
 8007ab8:	89bb      	ldrh	r3, [r7, #12]
 8007aba:	065b      	lsls	r3, r3, #25
 8007abc:	d500      	bpl.n	8007ac0 <_vfiprintf_r+0x20c>
 8007abe:	e71e      	b.n	80078fe <_vfiprintf_r+0x4a>
 8007ac0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007ac2:	e71e      	b.n	8007902 <_vfiprintf_r+0x4e>
 8007ac4:	aa07      	add	r2, sp, #28
 8007ac6:	9200      	str	r2, [sp, #0]
 8007ac8:	0021      	movs	r1, r4
 8007aca:	003a      	movs	r2, r7
 8007acc:	4b06      	ldr	r3, [pc, #24]	@ (8007ae8 <_vfiprintf_r+0x234>)
 8007ace:	9803      	ldr	r0, [sp, #12]
 8007ad0:	f000 f87c 	bl	8007bcc <_printf_i>
 8007ad4:	e7e3      	b.n	8007a9e <_vfiprintf_r+0x1ea>
 8007ad6:	46c0      	nop			@ (mov r8, r8)
 8007ad8:	0800934c 	.word	0x0800934c
 8007adc:	08009352 	.word	0x08009352
 8007ae0:	08009356 	.word	0x08009356
 8007ae4:	00000000 	.word	0x00000000
 8007ae8:	0800788f 	.word	0x0800788f

08007aec <_printf_common>:
 8007aec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007aee:	0016      	movs	r6, r2
 8007af0:	9301      	str	r3, [sp, #4]
 8007af2:	688a      	ldr	r2, [r1, #8]
 8007af4:	690b      	ldr	r3, [r1, #16]
 8007af6:	000c      	movs	r4, r1
 8007af8:	9000      	str	r0, [sp, #0]
 8007afa:	4293      	cmp	r3, r2
 8007afc:	da00      	bge.n	8007b00 <_printf_common+0x14>
 8007afe:	0013      	movs	r3, r2
 8007b00:	0022      	movs	r2, r4
 8007b02:	6033      	str	r3, [r6, #0]
 8007b04:	3243      	adds	r2, #67	@ 0x43
 8007b06:	7812      	ldrb	r2, [r2, #0]
 8007b08:	2a00      	cmp	r2, #0
 8007b0a:	d001      	beq.n	8007b10 <_printf_common+0x24>
 8007b0c:	3301      	adds	r3, #1
 8007b0e:	6033      	str	r3, [r6, #0]
 8007b10:	6823      	ldr	r3, [r4, #0]
 8007b12:	069b      	lsls	r3, r3, #26
 8007b14:	d502      	bpl.n	8007b1c <_printf_common+0x30>
 8007b16:	6833      	ldr	r3, [r6, #0]
 8007b18:	3302      	adds	r3, #2
 8007b1a:	6033      	str	r3, [r6, #0]
 8007b1c:	6822      	ldr	r2, [r4, #0]
 8007b1e:	2306      	movs	r3, #6
 8007b20:	0015      	movs	r5, r2
 8007b22:	401d      	ands	r5, r3
 8007b24:	421a      	tst	r2, r3
 8007b26:	d027      	beq.n	8007b78 <_printf_common+0x8c>
 8007b28:	0023      	movs	r3, r4
 8007b2a:	3343      	adds	r3, #67	@ 0x43
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	1e5a      	subs	r2, r3, #1
 8007b30:	4193      	sbcs	r3, r2
 8007b32:	6822      	ldr	r2, [r4, #0]
 8007b34:	0692      	lsls	r2, r2, #26
 8007b36:	d430      	bmi.n	8007b9a <_printf_common+0xae>
 8007b38:	0022      	movs	r2, r4
 8007b3a:	9901      	ldr	r1, [sp, #4]
 8007b3c:	9800      	ldr	r0, [sp, #0]
 8007b3e:	9d08      	ldr	r5, [sp, #32]
 8007b40:	3243      	adds	r2, #67	@ 0x43
 8007b42:	47a8      	blx	r5
 8007b44:	3001      	adds	r0, #1
 8007b46:	d025      	beq.n	8007b94 <_printf_common+0xa8>
 8007b48:	2206      	movs	r2, #6
 8007b4a:	6823      	ldr	r3, [r4, #0]
 8007b4c:	2500      	movs	r5, #0
 8007b4e:	4013      	ands	r3, r2
 8007b50:	2b04      	cmp	r3, #4
 8007b52:	d105      	bne.n	8007b60 <_printf_common+0x74>
 8007b54:	6833      	ldr	r3, [r6, #0]
 8007b56:	68e5      	ldr	r5, [r4, #12]
 8007b58:	1aed      	subs	r5, r5, r3
 8007b5a:	43eb      	mvns	r3, r5
 8007b5c:	17db      	asrs	r3, r3, #31
 8007b5e:	401d      	ands	r5, r3
 8007b60:	68a3      	ldr	r3, [r4, #8]
 8007b62:	6922      	ldr	r2, [r4, #16]
 8007b64:	4293      	cmp	r3, r2
 8007b66:	dd01      	ble.n	8007b6c <_printf_common+0x80>
 8007b68:	1a9b      	subs	r3, r3, r2
 8007b6a:	18ed      	adds	r5, r5, r3
 8007b6c:	2600      	movs	r6, #0
 8007b6e:	42b5      	cmp	r5, r6
 8007b70:	d120      	bne.n	8007bb4 <_printf_common+0xc8>
 8007b72:	2000      	movs	r0, #0
 8007b74:	e010      	b.n	8007b98 <_printf_common+0xac>
 8007b76:	3501      	adds	r5, #1
 8007b78:	68e3      	ldr	r3, [r4, #12]
 8007b7a:	6832      	ldr	r2, [r6, #0]
 8007b7c:	1a9b      	subs	r3, r3, r2
 8007b7e:	42ab      	cmp	r3, r5
 8007b80:	ddd2      	ble.n	8007b28 <_printf_common+0x3c>
 8007b82:	0022      	movs	r2, r4
 8007b84:	2301      	movs	r3, #1
 8007b86:	9901      	ldr	r1, [sp, #4]
 8007b88:	9800      	ldr	r0, [sp, #0]
 8007b8a:	9f08      	ldr	r7, [sp, #32]
 8007b8c:	3219      	adds	r2, #25
 8007b8e:	47b8      	blx	r7
 8007b90:	3001      	adds	r0, #1
 8007b92:	d1f0      	bne.n	8007b76 <_printf_common+0x8a>
 8007b94:	2001      	movs	r0, #1
 8007b96:	4240      	negs	r0, r0
 8007b98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007b9a:	2030      	movs	r0, #48	@ 0x30
 8007b9c:	18e1      	adds	r1, r4, r3
 8007b9e:	3143      	adds	r1, #67	@ 0x43
 8007ba0:	7008      	strb	r0, [r1, #0]
 8007ba2:	0021      	movs	r1, r4
 8007ba4:	1c5a      	adds	r2, r3, #1
 8007ba6:	3145      	adds	r1, #69	@ 0x45
 8007ba8:	7809      	ldrb	r1, [r1, #0]
 8007baa:	18a2      	adds	r2, r4, r2
 8007bac:	3243      	adds	r2, #67	@ 0x43
 8007bae:	3302      	adds	r3, #2
 8007bb0:	7011      	strb	r1, [r2, #0]
 8007bb2:	e7c1      	b.n	8007b38 <_printf_common+0x4c>
 8007bb4:	0022      	movs	r2, r4
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	9901      	ldr	r1, [sp, #4]
 8007bba:	9800      	ldr	r0, [sp, #0]
 8007bbc:	9f08      	ldr	r7, [sp, #32]
 8007bbe:	321a      	adds	r2, #26
 8007bc0:	47b8      	blx	r7
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d0e6      	beq.n	8007b94 <_printf_common+0xa8>
 8007bc6:	3601      	adds	r6, #1
 8007bc8:	e7d1      	b.n	8007b6e <_printf_common+0x82>
	...

08007bcc <_printf_i>:
 8007bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bce:	b08b      	sub	sp, #44	@ 0x2c
 8007bd0:	9206      	str	r2, [sp, #24]
 8007bd2:	000a      	movs	r2, r1
 8007bd4:	3243      	adds	r2, #67	@ 0x43
 8007bd6:	9307      	str	r3, [sp, #28]
 8007bd8:	9005      	str	r0, [sp, #20]
 8007bda:	9203      	str	r2, [sp, #12]
 8007bdc:	7e0a      	ldrb	r2, [r1, #24]
 8007bde:	000c      	movs	r4, r1
 8007be0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007be2:	2a78      	cmp	r2, #120	@ 0x78
 8007be4:	d809      	bhi.n	8007bfa <_printf_i+0x2e>
 8007be6:	2a62      	cmp	r2, #98	@ 0x62
 8007be8:	d80b      	bhi.n	8007c02 <_printf_i+0x36>
 8007bea:	2a00      	cmp	r2, #0
 8007bec:	d100      	bne.n	8007bf0 <_printf_i+0x24>
 8007bee:	e0ba      	b.n	8007d66 <_printf_i+0x19a>
 8007bf0:	497a      	ldr	r1, [pc, #488]	@ (8007ddc <_printf_i+0x210>)
 8007bf2:	9104      	str	r1, [sp, #16]
 8007bf4:	2a58      	cmp	r2, #88	@ 0x58
 8007bf6:	d100      	bne.n	8007bfa <_printf_i+0x2e>
 8007bf8:	e08e      	b.n	8007d18 <_printf_i+0x14c>
 8007bfa:	0025      	movs	r5, r4
 8007bfc:	3542      	adds	r5, #66	@ 0x42
 8007bfe:	702a      	strb	r2, [r5, #0]
 8007c00:	e022      	b.n	8007c48 <_printf_i+0x7c>
 8007c02:	0010      	movs	r0, r2
 8007c04:	3863      	subs	r0, #99	@ 0x63
 8007c06:	2815      	cmp	r0, #21
 8007c08:	d8f7      	bhi.n	8007bfa <_printf_i+0x2e>
 8007c0a:	f7f8 fa85 	bl	8000118 <__gnu_thumb1_case_shi>
 8007c0e:	0016      	.short	0x0016
 8007c10:	fff6001f 	.word	0xfff6001f
 8007c14:	fff6fff6 	.word	0xfff6fff6
 8007c18:	001ffff6 	.word	0x001ffff6
 8007c1c:	fff6fff6 	.word	0xfff6fff6
 8007c20:	fff6fff6 	.word	0xfff6fff6
 8007c24:	0036009f 	.word	0x0036009f
 8007c28:	fff6007e 	.word	0xfff6007e
 8007c2c:	00b0fff6 	.word	0x00b0fff6
 8007c30:	0036fff6 	.word	0x0036fff6
 8007c34:	fff6fff6 	.word	0xfff6fff6
 8007c38:	0082      	.short	0x0082
 8007c3a:	0025      	movs	r5, r4
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	3542      	adds	r5, #66	@ 0x42
 8007c40:	1d11      	adds	r1, r2, #4
 8007c42:	6019      	str	r1, [r3, #0]
 8007c44:	6813      	ldr	r3, [r2, #0]
 8007c46:	702b      	strb	r3, [r5, #0]
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e09e      	b.n	8007d8a <_printf_i+0x1be>
 8007c4c:	6818      	ldr	r0, [r3, #0]
 8007c4e:	6809      	ldr	r1, [r1, #0]
 8007c50:	1d02      	adds	r2, r0, #4
 8007c52:	060d      	lsls	r5, r1, #24
 8007c54:	d50b      	bpl.n	8007c6e <_printf_i+0xa2>
 8007c56:	6806      	ldr	r6, [r0, #0]
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	2e00      	cmp	r6, #0
 8007c5c:	da03      	bge.n	8007c66 <_printf_i+0x9a>
 8007c5e:	232d      	movs	r3, #45	@ 0x2d
 8007c60:	9a03      	ldr	r2, [sp, #12]
 8007c62:	4276      	negs	r6, r6
 8007c64:	7013      	strb	r3, [r2, #0]
 8007c66:	4b5d      	ldr	r3, [pc, #372]	@ (8007ddc <_printf_i+0x210>)
 8007c68:	270a      	movs	r7, #10
 8007c6a:	9304      	str	r3, [sp, #16]
 8007c6c:	e018      	b.n	8007ca0 <_printf_i+0xd4>
 8007c6e:	6806      	ldr	r6, [r0, #0]
 8007c70:	601a      	str	r2, [r3, #0]
 8007c72:	0649      	lsls	r1, r1, #25
 8007c74:	d5f1      	bpl.n	8007c5a <_printf_i+0x8e>
 8007c76:	b236      	sxth	r6, r6
 8007c78:	e7ef      	b.n	8007c5a <_printf_i+0x8e>
 8007c7a:	6808      	ldr	r0, [r1, #0]
 8007c7c:	6819      	ldr	r1, [r3, #0]
 8007c7e:	c940      	ldmia	r1!, {r6}
 8007c80:	0605      	lsls	r5, r0, #24
 8007c82:	d402      	bmi.n	8007c8a <_printf_i+0xbe>
 8007c84:	0640      	lsls	r0, r0, #25
 8007c86:	d500      	bpl.n	8007c8a <_printf_i+0xbe>
 8007c88:	b2b6      	uxth	r6, r6
 8007c8a:	6019      	str	r1, [r3, #0]
 8007c8c:	4b53      	ldr	r3, [pc, #332]	@ (8007ddc <_printf_i+0x210>)
 8007c8e:	270a      	movs	r7, #10
 8007c90:	9304      	str	r3, [sp, #16]
 8007c92:	2a6f      	cmp	r2, #111	@ 0x6f
 8007c94:	d100      	bne.n	8007c98 <_printf_i+0xcc>
 8007c96:	3f02      	subs	r7, #2
 8007c98:	0023      	movs	r3, r4
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	3343      	adds	r3, #67	@ 0x43
 8007c9e:	701a      	strb	r2, [r3, #0]
 8007ca0:	6863      	ldr	r3, [r4, #4]
 8007ca2:	60a3      	str	r3, [r4, #8]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	db06      	blt.n	8007cb6 <_printf_i+0xea>
 8007ca8:	2104      	movs	r1, #4
 8007caa:	6822      	ldr	r2, [r4, #0]
 8007cac:	9d03      	ldr	r5, [sp, #12]
 8007cae:	438a      	bics	r2, r1
 8007cb0:	6022      	str	r2, [r4, #0]
 8007cb2:	4333      	orrs	r3, r6
 8007cb4:	d00c      	beq.n	8007cd0 <_printf_i+0x104>
 8007cb6:	9d03      	ldr	r5, [sp, #12]
 8007cb8:	0030      	movs	r0, r6
 8007cba:	0039      	movs	r1, r7
 8007cbc:	f7f8 fabc 	bl	8000238 <__aeabi_uidivmod>
 8007cc0:	9b04      	ldr	r3, [sp, #16]
 8007cc2:	3d01      	subs	r5, #1
 8007cc4:	5c5b      	ldrb	r3, [r3, r1]
 8007cc6:	702b      	strb	r3, [r5, #0]
 8007cc8:	0033      	movs	r3, r6
 8007cca:	0006      	movs	r6, r0
 8007ccc:	429f      	cmp	r7, r3
 8007cce:	d9f3      	bls.n	8007cb8 <_printf_i+0xec>
 8007cd0:	2f08      	cmp	r7, #8
 8007cd2:	d109      	bne.n	8007ce8 <_printf_i+0x11c>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	07db      	lsls	r3, r3, #31
 8007cd8:	d506      	bpl.n	8007ce8 <_printf_i+0x11c>
 8007cda:	6862      	ldr	r2, [r4, #4]
 8007cdc:	6923      	ldr	r3, [r4, #16]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	dc02      	bgt.n	8007ce8 <_printf_i+0x11c>
 8007ce2:	2330      	movs	r3, #48	@ 0x30
 8007ce4:	3d01      	subs	r5, #1
 8007ce6:	702b      	strb	r3, [r5, #0]
 8007ce8:	9b03      	ldr	r3, [sp, #12]
 8007cea:	1b5b      	subs	r3, r3, r5
 8007cec:	6123      	str	r3, [r4, #16]
 8007cee:	9b07      	ldr	r3, [sp, #28]
 8007cf0:	0021      	movs	r1, r4
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	9805      	ldr	r0, [sp, #20]
 8007cf6:	9b06      	ldr	r3, [sp, #24]
 8007cf8:	aa09      	add	r2, sp, #36	@ 0x24
 8007cfa:	f7ff fef7 	bl	8007aec <_printf_common>
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d148      	bne.n	8007d94 <_printf_i+0x1c8>
 8007d02:	2001      	movs	r0, #1
 8007d04:	4240      	negs	r0, r0
 8007d06:	b00b      	add	sp, #44	@ 0x2c
 8007d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d0a:	2220      	movs	r2, #32
 8007d0c:	6809      	ldr	r1, [r1, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	6022      	str	r2, [r4, #0]
 8007d12:	2278      	movs	r2, #120	@ 0x78
 8007d14:	4932      	ldr	r1, [pc, #200]	@ (8007de0 <_printf_i+0x214>)
 8007d16:	9104      	str	r1, [sp, #16]
 8007d18:	0021      	movs	r1, r4
 8007d1a:	3145      	adds	r1, #69	@ 0x45
 8007d1c:	700a      	strb	r2, [r1, #0]
 8007d1e:	6819      	ldr	r1, [r3, #0]
 8007d20:	6822      	ldr	r2, [r4, #0]
 8007d22:	c940      	ldmia	r1!, {r6}
 8007d24:	0610      	lsls	r0, r2, #24
 8007d26:	d402      	bmi.n	8007d2e <_printf_i+0x162>
 8007d28:	0650      	lsls	r0, r2, #25
 8007d2a:	d500      	bpl.n	8007d2e <_printf_i+0x162>
 8007d2c:	b2b6      	uxth	r6, r6
 8007d2e:	6019      	str	r1, [r3, #0]
 8007d30:	07d3      	lsls	r3, r2, #31
 8007d32:	d502      	bpl.n	8007d3a <_printf_i+0x16e>
 8007d34:	2320      	movs	r3, #32
 8007d36:	4313      	orrs	r3, r2
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	2e00      	cmp	r6, #0
 8007d3c:	d001      	beq.n	8007d42 <_printf_i+0x176>
 8007d3e:	2710      	movs	r7, #16
 8007d40:	e7aa      	b.n	8007c98 <_printf_i+0xcc>
 8007d42:	2220      	movs	r2, #32
 8007d44:	6823      	ldr	r3, [r4, #0]
 8007d46:	4393      	bics	r3, r2
 8007d48:	6023      	str	r3, [r4, #0]
 8007d4a:	e7f8      	b.n	8007d3e <_printf_i+0x172>
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	680d      	ldr	r5, [r1, #0]
 8007d50:	1d10      	adds	r0, r2, #4
 8007d52:	6949      	ldr	r1, [r1, #20]
 8007d54:	6018      	str	r0, [r3, #0]
 8007d56:	6813      	ldr	r3, [r2, #0]
 8007d58:	062e      	lsls	r6, r5, #24
 8007d5a:	d501      	bpl.n	8007d60 <_printf_i+0x194>
 8007d5c:	6019      	str	r1, [r3, #0]
 8007d5e:	e002      	b.n	8007d66 <_printf_i+0x19a>
 8007d60:	066d      	lsls	r5, r5, #25
 8007d62:	d5fb      	bpl.n	8007d5c <_printf_i+0x190>
 8007d64:	8019      	strh	r1, [r3, #0]
 8007d66:	2300      	movs	r3, #0
 8007d68:	9d03      	ldr	r5, [sp, #12]
 8007d6a:	6123      	str	r3, [r4, #16]
 8007d6c:	e7bf      	b.n	8007cee <_printf_i+0x122>
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	1d11      	adds	r1, r2, #4
 8007d72:	6019      	str	r1, [r3, #0]
 8007d74:	6815      	ldr	r5, [r2, #0]
 8007d76:	2100      	movs	r1, #0
 8007d78:	0028      	movs	r0, r5
 8007d7a:	6862      	ldr	r2, [r4, #4]
 8007d7c:	f000 f9bc 	bl	80080f8 <memchr>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	d001      	beq.n	8007d88 <_printf_i+0x1bc>
 8007d84:	1b40      	subs	r0, r0, r5
 8007d86:	6060      	str	r0, [r4, #4]
 8007d88:	6863      	ldr	r3, [r4, #4]
 8007d8a:	6123      	str	r3, [r4, #16]
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	9a03      	ldr	r2, [sp, #12]
 8007d90:	7013      	strb	r3, [r2, #0]
 8007d92:	e7ac      	b.n	8007cee <_printf_i+0x122>
 8007d94:	002a      	movs	r2, r5
 8007d96:	6923      	ldr	r3, [r4, #16]
 8007d98:	9906      	ldr	r1, [sp, #24]
 8007d9a:	9805      	ldr	r0, [sp, #20]
 8007d9c:	9d07      	ldr	r5, [sp, #28]
 8007d9e:	47a8      	blx	r5
 8007da0:	3001      	adds	r0, #1
 8007da2:	d0ae      	beq.n	8007d02 <_printf_i+0x136>
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	079b      	lsls	r3, r3, #30
 8007da8:	d415      	bmi.n	8007dd6 <_printf_i+0x20a>
 8007daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dac:	68e0      	ldr	r0, [r4, #12]
 8007dae:	4298      	cmp	r0, r3
 8007db0:	daa9      	bge.n	8007d06 <_printf_i+0x13a>
 8007db2:	0018      	movs	r0, r3
 8007db4:	e7a7      	b.n	8007d06 <_printf_i+0x13a>
 8007db6:	0022      	movs	r2, r4
 8007db8:	2301      	movs	r3, #1
 8007dba:	9906      	ldr	r1, [sp, #24]
 8007dbc:	9805      	ldr	r0, [sp, #20]
 8007dbe:	9e07      	ldr	r6, [sp, #28]
 8007dc0:	3219      	adds	r2, #25
 8007dc2:	47b0      	blx	r6
 8007dc4:	3001      	adds	r0, #1
 8007dc6:	d09c      	beq.n	8007d02 <_printf_i+0x136>
 8007dc8:	3501      	adds	r5, #1
 8007dca:	68e3      	ldr	r3, [r4, #12]
 8007dcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dce:	1a9b      	subs	r3, r3, r2
 8007dd0:	42ab      	cmp	r3, r5
 8007dd2:	dcf0      	bgt.n	8007db6 <_printf_i+0x1ea>
 8007dd4:	e7e9      	b.n	8007daa <_printf_i+0x1de>
 8007dd6:	2500      	movs	r5, #0
 8007dd8:	e7f7      	b.n	8007dca <_printf_i+0x1fe>
 8007dda:	46c0      	nop			@ (mov r8, r8)
 8007ddc:	0800935d 	.word	0x0800935d
 8007de0:	0800936e 	.word	0x0800936e

08007de4 <__sflush_r>:
 8007de4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007de6:	220c      	movs	r2, #12
 8007de8:	5e8b      	ldrsh	r3, [r1, r2]
 8007dea:	0005      	movs	r5, r0
 8007dec:	000c      	movs	r4, r1
 8007dee:	071a      	lsls	r2, r3, #28
 8007df0:	d456      	bmi.n	8007ea0 <__sflush_r+0xbc>
 8007df2:	684a      	ldr	r2, [r1, #4]
 8007df4:	2a00      	cmp	r2, #0
 8007df6:	dc02      	bgt.n	8007dfe <__sflush_r+0x1a>
 8007df8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8007dfa:	2a00      	cmp	r2, #0
 8007dfc:	dd4e      	ble.n	8007e9c <__sflush_r+0xb8>
 8007dfe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007e00:	2f00      	cmp	r7, #0
 8007e02:	d04b      	beq.n	8007e9c <__sflush_r+0xb8>
 8007e04:	2200      	movs	r2, #0
 8007e06:	2080      	movs	r0, #128	@ 0x80
 8007e08:	682e      	ldr	r6, [r5, #0]
 8007e0a:	602a      	str	r2, [r5, #0]
 8007e0c:	001a      	movs	r2, r3
 8007e0e:	0140      	lsls	r0, r0, #5
 8007e10:	6a21      	ldr	r1, [r4, #32]
 8007e12:	4002      	ands	r2, r0
 8007e14:	4203      	tst	r3, r0
 8007e16:	d033      	beq.n	8007e80 <__sflush_r+0x9c>
 8007e18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e1a:	89a3      	ldrh	r3, [r4, #12]
 8007e1c:	075b      	lsls	r3, r3, #29
 8007e1e:	d506      	bpl.n	8007e2e <__sflush_r+0x4a>
 8007e20:	6863      	ldr	r3, [r4, #4]
 8007e22:	1ad2      	subs	r2, r2, r3
 8007e24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d001      	beq.n	8007e2e <__sflush_r+0x4a>
 8007e2a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e2c:	1ad2      	subs	r2, r2, r3
 8007e2e:	2300      	movs	r3, #0
 8007e30:	0028      	movs	r0, r5
 8007e32:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007e34:	6a21      	ldr	r1, [r4, #32]
 8007e36:	47b8      	blx	r7
 8007e38:	89a2      	ldrh	r2, [r4, #12]
 8007e3a:	1c43      	adds	r3, r0, #1
 8007e3c:	d106      	bne.n	8007e4c <__sflush_r+0x68>
 8007e3e:	6829      	ldr	r1, [r5, #0]
 8007e40:	291d      	cmp	r1, #29
 8007e42:	d846      	bhi.n	8007ed2 <__sflush_r+0xee>
 8007e44:	4b29      	ldr	r3, [pc, #164]	@ (8007eec <__sflush_r+0x108>)
 8007e46:	40cb      	lsrs	r3, r1
 8007e48:	07db      	lsls	r3, r3, #31
 8007e4a:	d542      	bpl.n	8007ed2 <__sflush_r+0xee>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	6063      	str	r3, [r4, #4]
 8007e50:	6923      	ldr	r3, [r4, #16]
 8007e52:	6023      	str	r3, [r4, #0]
 8007e54:	04d2      	lsls	r2, r2, #19
 8007e56:	d505      	bpl.n	8007e64 <__sflush_r+0x80>
 8007e58:	1c43      	adds	r3, r0, #1
 8007e5a:	d102      	bne.n	8007e62 <__sflush_r+0x7e>
 8007e5c:	682b      	ldr	r3, [r5, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d100      	bne.n	8007e64 <__sflush_r+0x80>
 8007e62:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e66:	602e      	str	r6, [r5, #0]
 8007e68:	2900      	cmp	r1, #0
 8007e6a:	d017      	beq.n	8007e9c <__sflush_r+0xb8>
 8007e6c:	0023      	movs	r3, r4
 8007e6e:	3344      	adds	r3, #68	@ 0x44
 8007e70:	4299      	cmp	r1, r3
 8007e72:	d002      	beq.n	8007e7a <__sflush_r+0x96>
 8007e74:	0028      	movs	r0, r5
 8007e76:	f7ff fb4d 	bl	8007514 <_free_r>
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e7e:	e00d      	b.n	8007e9c <__sflush_r+0xb8>
 8007e80:	2301      	movs	r3, #1
 8007e82:	0028      	movs	r0, r5
 8007e84:	47b8      	blx	r7
 8007e86:	0002      	movs	r2, r0
 8007e88:	1c43      	adds	r3, r0, #1
 8007e8a:	d1c6      	bne.n	8007e1a <__sflush_r+0x36>
 8007e8c:	682b      	ldr	r3, [r5, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d0c3      	beq.n	8007e1a <__sflush_r+0x36>
 8007e92:	2b1d      	cmp	r3, #29
 8007e94:	d001      	beq.n	8007e9a <__sflush_r+0xb6>
 8007e96:	2b16      	cmp	r3, #22
 8007e98:	d11a      	bne.n	8007ed0 <__sflush_r+0xec>
 8007e9a:	602e      	str	r6, [r5, #0]
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	e01e      	b.n	8007ede <__sflush_r+0xfa>
 8007ea0:	690e      	ldr	r6, [r1, #16]
 8007ea2:	2e00      	cmp	r6, #0
 8007ea4:	d0fa      	beq.n	8007e9c <__sflush_r+0xb8>
 8007ea6:	680f      	ldr	r7, [r1, #0]
 8007ea8:	600e      	str	r6, [r1, #0]
 8007eaa:	1bba      	subs	r2, r7, r6
 8007eac:	9201      	str	r2, [sp, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	079b      	lsls	r3, r3, #30
 8007eb2:	d100      	bne.n	8007eb6 <__sflush_r+0xd2>
 8007eb4:	694a      	ldr	r2, [r1, #20]
 8007eb6:	60a2      	str	r2, [r4, #8]
 8007eb8:	9b01      	ldr	r3, [sp, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	ddee      	ble.n	8007e9c <__sflush_r+0xb8>
 8007ebe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007ec0:	0032      	movs	r2, r6
 8007ec2:	001f      	movs	r7, r3
 8007ec4:	0028      	movs	r0, r5
 8007ec6:	9b01      	ldr	r3, [sp, #4]
 8007ec8:	6a21      	ldr	r1, [r4, #32]
 8007eca:	47b8      	blx	r7
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	dc07      	bgt.n	8007ee0 <__sflush_r+0xfc>
 8007ed0:	89a2      	ldrh	r2, [r4, #12]
 8007ed2:	2340      	movs	r3, #64	@ 0x40
 8007ed4:	2001      	movs	r0, #1
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	b21b      	sxth	r3, r3
 8007eda:	81a3      	strh	r3, [r4, #12]
 8007edc:	4240      	negs	r0, r0
 8007ede:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007ee0:	9b01      	ldr	r3, [sp, #4]
 8007ee2:	1836      	adds	r6, r6, r0
 8007ee4:	1a1b      	subs	r3, r3, r0
 8007ee6:	9301      	str	r3, [sp, #4]
 8007ee8:	e7e6      	b.n	8007eb8 <__sflush_r+0xd4>
 8007eea:	46c0      	nop			@ (mov r8, r8)
 8007eec:	20400001 	.word	0x20400001

08007ef0 <_fflush_r>:
 8007ef0:	690b      	ldr	r3, [r1, #16]
 8007ef2:	b570      	push	{r4, r5, r6, lr}
 8007ef4:	0005      	movs	r5, r0
 8007ef6:	000c      	movs	r4, r1
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d102      	bne.n	8007f02 <_fflush_r+0x12>
 8007efc:	2500      	movs	r5, #0
 8007efe:	0028      	movs	r0, r5
 8007f00:	bd70      	pop	{r4, r5, r6, pc}
 8007f02:	2800      	cmp	r0, #0
 8007f04:	d004      	beq.n	8007f10 <_fflush_r+0x20>
 8007f06:	6a03      	ldr	r3, [r0, #32]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <_fflush_r+0x20>
 8007f0c:	f7ff f862 	bl	8006fd4 <__sinit>
 8007f10:	220c      	movs	r2, #12
 8007f12:	5ea3      	ldrsh	r3, [r4, r2]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d0f1      	beq.n	8007efc <_fflush_r+0xc>
 8007f18:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f1a:	07d2      	lsls	r2, r2, #31
 8007f1c:	d404      	bmi.n	8007f28 <_fflush_r+0x38>
 8007f1e:	059b      	lsls	r3, r3, #22
 8007f20:	d402      	bmi.n	8007f28 <_fflush_r+0x38>
 8007f22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f24:	f7ff fae3 	bl	80074ee <__retarget_lock_acquire_recursive>
 8007f28:	0028      	movs	r0, r5
 8007f2a:	0021      	movs	r1, r4
 8007f2c:	f7ff ff5a 	bl	8007de4 <__sflush_r>
 8007f30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f32:	0005      	movs	r5, r0
 8007f34:	07db      	lsls	r3, r3, #31
 8007f36:	d4e2      	bmi.n	8007efe <_fflush_r+0xe>
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	059b      	lsls	r3, r3, #22
 8007f3c:	d4df      	bmi.n	8007efe <_fflush_r+0xe>
 8007f3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f40:	f7ff fad6 	bl	80074f0 <__retarget_lock_release_recursive>
 8007f44:	e7db      	b.n	8007efe <_fflush_r+0xe>
	...

08007f48 <__swhatbuf_r>:
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	000e      	movs	r6, r1
 8007f4c:	001d      	movs	r5, r3
 8007f4e:	230e      	movs	r3, #14
 8007f50:	5ec9      	ldrsh	r1, [r1, r3]
 8007f52:	0014      	movs	r4, r2
 8007f54:	b096      	sub	sp, #88	@ 0x58
 8007f56:	2900      	cmp	r1, #0
 8007f58:	da0c      	bge.n	8007f74 <__swhatbuf_r+0x2c>
 8007f5a:	89b2      	ldrh	r2, [r6, #12]
 8007f5c:	2380      	movs	r3, #128	@ 0x80
 8007f5e:	0011      	movs	r1, r2
 8007f60:	4019      	ands	r1, r3
 8007f62:	421a      	tst	r2, r3
 8007f64:	d114      	bne.n	8007f90 <__swhatbuf_r+0x48>
 8007f66:	2380      	movs	r3, #128	@ 0x80
 8007f68:	00db      	lsls	r3, r3, #3
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	6029      	str	r1, [r5, #0]
 8007f6e:	6023      	str	r3, [r4, #0]
 8007f70:	b016      	add	sp, #88	@ 0x58
 8007f72:	bd70      	pop	{r4, r5, r6, pc}
 8007f74:	466a      	mov	r2, sp
 8007f76:	f000 f89b 	bl	80080b0 <_fstat_r>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	dbed      	blt.n	8007f5a <__swhatbuf_r+0x12>
 8007f7e:	23f0      	movs	r3, #240	@ 0xf0
 8007f80:	9901      	ldr	r1, [sp, #4]
 8007f82:	021b      	lsls	r3, r3, #8
 8007f84:	4019      	ands	r1, r3
 8007f86:	4b04      	ldr	r3, [pc, #16]	@ (8007f98 <__swhatbuf_r+0x50>)
 8007f88:	18c9      	adds	r1, r1, r3
 8007f8a:	424b      	negs	r3, r1
 8007f8c:	4159      	adcs	r1, r3
 8007f8e:	e7ea      	b.n	8007f66 <__swhatbuf_r+0x1e>
 8007f90:	2100      	movs	r1, #0
 8007f92:	2340      	movs	r3, #64	@ 0x40
 8007f94:	e7e9      	b.n	8007f6a <__swhatbuf_r+0x22>
 8007f96:	46c0      	nop			@ (mov r8, r8)
 8007f98:	ffffe000 	.word	0xffffe000

08007f9c <__smakebuf_r>:
 8007f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f9e:	2602      	movs	r6, #2
 8007fa0:	898b      	ldrh	r3, [r1, #12]
 8007fa2:	0005      	movs	r5, r0
 8007fa4:	000c      	movs	r4, r1
 8007fa6:	b085      	sub	sp, #20
 8007fa8:	4233      	tst	r3, r6
 8007faa:	d007      	beq.n	8007fbc <__smakebuf_r+0x20>
 8007fac:	0023      	movs	r3, r4
 8007fae:	3347      	adds	r3, #71	@ 0x47
 8007fb0:	6023      	str	r3, [r4, #0]
 8007fb2:	6123      	str	r3, [r4, #16]
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	6163      	str	r3, [r4, #20]
 8007fb8:	b005      	add	sp, #20
 8007fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fbc:	ab03      	add	r3, sp, #12
 8007fbe:	aa02      	add	r2, sp, #8
 8007fc0:	f7ff ffc2 	bl	8007f48 <__swhatbuf_r>
 8007fc4:	9f02      	ldr	r7, [sp, #8]
 8007fc6:	9001      	str	r0, [sp, #4]
 8007fc8:	0039      	movs	r1, r7
 8007fca:	0028      	movs	r0, r5
 8007fcc:	f7fe fee2 	bl	8006d94 <_malloc_r>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	d108      	bne.n	8007fe6 <__smakebuf_r+0x4a>
 8007fd4:	220c      	movs	r2, #12
 8007fd6:	5ea3      	ldrsh	r3, [r4, r2]
 8007fd8:	059a      	lsls	r2, r3, #22
 8007fda:	d4ed      	bmi.n	8007fb8 <__smakebuf_r+0x1c>
 8007fdc:	2203      	movs	r2, #3
 8007fde:	4393      	bics	r3, r2
 8007fe0:	431e      	orrs	r6, r3
 8007fe2:	81a6      	strh	r6, [r4, #12]
 8007fe4:	e7e2      	b.n	8007fac <__smakebuf_r+0x10>
 8007fe6:	2380      	movs	r3, #128	@ 0x80
 8007fe8:	89a2      	ldrh	r2, [r4, #12]
 8007fea:	6020      	str	r0, [r4, #0]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	81a3      	strh	r3, [r4, #12]
 8007ff0:	9b03      	ldr	r3, [sp, #12]
 8007ff2:	6120      	str	r0, [r4, #16]
 8007ff4:	6167      	str	r7, [r4, #20]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d00c      	beq.n	8008014 <__smakebuf_r+0x78>
 8007ffa:	0028      	movs	r0, r5
 8007ffc:	230e      	movs	r3, #14
 8007ffe:	5ee1      	ldrsh	r1, [r4, r3]
 8008000:	f000 f868 	bl	80080d4 <_isatty_r>
 8008004:	2800      	cmp	r0, #0
 8008006:	d005      	beq.n	8008014 <__smakebuf_r+0x78>
 8008008:	2303      	movs	r3, #3
 800800a:	89a2      	ldrh	r2, [r4, #12]
 800800c:	439a      	bics	r2, r3
 800800e:	3b02      	subs	r3, #2
 8008010:	4313      	orrs	r3, r2
 8008012:	81a3      	strh	r3, [r4, #12]
 8008014:	89a3      	ldrh	r3, [r4, #12]
 8008016:	9a01      	ldr	r2, [sp, #4]
 8008018:	4313      	orrs	r3, r2
 800801a:	81a3      	strh	r3, [r4, #12]
 800801c:	e7cc      	b.n	8007fb8 <__smakebuf_r+0x1c>

0800801e <_putc_r>:
 800801e:	b570      	push	{r4, r5, r6, lr}
 8008020:	0006      	movs	r6, r0
 8008022:	000d      	movs	r5, r1
 8008024:	0014      	movs	r4, r2
 8008026:	2800      	cmp	r0, #0
 8008028:	d004      	beq.n	8008034 <_putc_r+0x16>
 800802a:	6a03      	ldr	r3, [r0, #32]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d101      	bne.n	8008034 <_putc_r+0x16>
 8008030:	f7fe ffd0 	bl	8006fd4 <__sinit>
 8008034:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008036:	07db      	lsls	r3, r3, #31
 8008038:	d405      	bmi.n	8008046 <_putc_r+0x28>
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	059b      	lsls	r3, r3, #22
 800803e:	d402      	bmi.n	8008046 <_putc_r+0x28>
 8008040:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008042:	f7ff fa54 	bl	80074ee <__retarget_lock_acquire_recursive>
 8008046:	68a3      	ldr	r3, [r4, #8]
 8008048:	3b01      	subs	r3, #1
 800804a:	60a3      	str	r3, [r4, #8]
 800804c:	2b00      	cmp	r3, #0
 800804e:	da05      	bge.n	800805c <_putc_r+0x3e>
 8008050:	69a2      	ldr	r2, [r4, #24]
 8008052:	4293      	cmp	r3, r2
 8008054:	db12      	blt.n	800807c <_putc_r+0x5e>
 8008056:	b2eb      	uxtb	r3, r5
 8008058:	2b0a      	cmp	r3, #10
 800805a:	d00f      	beq.n	800807c <_putc_r+0x5e>
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	1c5a      	adds	r2, r3, #1
 8008060:	6022      	str	r2, [r4, #0]
 8008062:	701d      	strb	r5, [r3, #0]
 8008064:	b2ed      	uxtb	r5, r5
 8008066:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008068:	07db      	lsls	r3, r3, #31
 800806a:	d405      	bmi.n	8008078 <_putc_r+0x5a>
 800806c:	89a3      	ldrh	r3, [r4, #12]
 800806e:	059b      	lsls	r3, r3, #22
 8008070:	d402      	bmi.n	8008078 <_putc_r+0x5a>
 8008072:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008074:	f7ff fa3c 	bl	80074f0 <__retarget_lock_release_recursive>
 8008078:	0028      	movs	r0, r5
 800807a:	bd70      	pop	{r4, r5, r6, pc}
 800807c:	0029      	movs	r1, r5
 800807e:	0022      	movs	r2, r4
 8008080:	0030      	movs	r0, r6
 8008082:	f7ff f8d7 	bl	8007234 <__swbuf_r>
 8008086:	0005      	movs	r5, r0
 8008088:	e7ed      	b.n	8008066 <_putc_r+0x48>

0800808a <memmove>:
 800808a:	b510      	push	{r4, lr}
 800808c:	4288      	cmp	r0, r1
 800808e:	d902      	bls.n	8008096 <memmove+0xc>
 8008090:	188b      	adds	r3, r1, r2
 8008092:	4298      	cmp	r0, r3
 8008094:	d308      	bcc.n	80080a8 <memmove+0x1e>
 8008096:	2300      	movs	r3, #0
 8008098:	429a      	cmp	r2, r3
 800809a:	d007      	beq.n	80080ac <memmove+0x22>
 800809c:	5ccc      	ldrb	r4, [r1, r3]
 800809e:	54c4      	strb	r4, [r0, r3]
 80080a0:	3301      	adds	r3, #1
 80080a2:	e7f9      	b.n	8008098 <memmove+0xe>
 80080a4:	5c8b      	ldrb	r3, [r1, r2]
 80080a6:	5483      	strb	r3, [r0, r2]
 80080a8:	3a01      	subs	r2, #1
 80080aa:	d2fb      	bcs.n	80080a4 <memmove+0x1a>
 80080ac:	bd10      	pop	{r4, pc}
	...

080080b0 <_fstat_r>:
 80080b0:	2300      	movs	r3, #0
 80080b2:	b570      	push	{r4, r5, r6, lr}
 80080b4:	4d06      	ldr	r5, [pc, #24]	@ (80080d0 <_fstat_r+0x20>)
 80080b6:	0004      	movs	r4, r0
 80080b8:	0008      	movs	r0, r1
 80080ba:	0011      	movs	r1, r2
 80080bc:	602b      	str	r3, [r5, #0]
 80080be:	f7f8 fd6a 	bl	8000b96 <_fstat>
 80080c2:	1c43      	adds	r3, r0, #1
 80080c4:	d103      	bne.n	80080ce <_fstat_r+0x1e>
 80080c6:	682b      	ldr	r3, [r5, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d000      	beq.n	80080ce <_fstat_r+0x1e>
 80080cc:	6023      	str	r3, [r4, #0]
 80080ce:	bd70      	pop	{r4, r5, r6, pc}
 80080d0:	2000039c 	.word	0x2000039c

080080d4 <_isatty_r>:
 80080d4:	2300      	movs	r3, #0
 80080d6:	b570      	push	{r4, r5, r6, lr}
 80080d8:	4d06      	ldr	r5, [pc, #24]	@ (80080f4 <_isatty_r+0x20>)
 80080da:	0004      	movs	r4, r0
 80080dc:	0008      	movs	r0, r1
 80080de:	602b      	str	r3, [r5, #0]
 80080e0:	f7f8 fd67 	bl	8000bb2 <_isatty>
 80080e4:	1c43      	adds	r3, r0, #1
 80080e6:	d103      	bne.n	80080f0 <_isatty_r+0x1c>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d000      	beq.n	80080f0 <_isatty_r+0x1c>
 80080ee:	6023      	str	r3, [r4, #0]
 80080f0:	bd70      	pop	{r4, r5, r6, pc}
 80080f2:	46c0      	nop			@ (mov r8, r8)
 80080f4:	2000039c 	.word	0x2000039c

080080f8 <memchr>:
 80080f8:	b2c9      	uxtb	r1, r1
 80080fa:	1882      	adds	r2, r0, r2
 80080fc:	4290      	cmp	r0, r2
 80080fe:	d101      	bne.n	8008104 <memchr+0xc>
 8008100:	2000      	movs	r0, #0
 8008102:	4770      	bx	lr
 8008104:	7803      	ldrb	r3, [r0, #0]
 8008106:	428b      	cmp	r3, r1
 8008108:	d0fb      	beq.n	8008102 <memchr+0xa>
 800810a:	3001      	adds	r0, #1
 800810c:	e7f6      	b.n	80080fc <memchr+0x4>

0800810e <_realloc_r>:
 800810e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008110:	0006      	movs	r6, r0
 8008112:	000c      	movs	r4, r1
 8008114:	0015      	movs	r5, r2
 8008116:	2900      	cmp	r1, #0
 8008118:	d105      	bne.n	8008126 <_realloc_r+0x18>
 800811a:	0011      	movs	r1, r2
 800811c:	f7fe fe3a 	bl	8006d94 <_malloc_r>
 8008120:	0004      	movs	r4, r0
 8008122:	0020      	movs	r0, r4
 8008124:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008126:	2a00      	cmp	r2, #0
 8008128:	d103      	bne.n	8008132 <_realloc_r+0x24>
 800812a:	f7ff f9f3 	bl	8007514 <_free_r>
 800812e:	002c      	movs	r4, r5
 8008130:	e7f7      	b.n	8008122 <_realloc_r+0x14>
 8008132:	f000 f81c 	bl	800816e <_malloc_usable_size_r>
 8008136:	0007      	movs	r7, r0
 8008138:	4285      	cmp	r5, r0
 800813a:	d802      	bhi.n	8008142 <_realloc_r+0x34>
 800813c:	0843      	lsrs	r3, r0, #1
 800813e:	42ab      	cmp	r3, r5
 8008140:	d3ef      	bcc.n	8008122 <_realloc_r+0x14>
 8008142:	0029      	movs	r1, r5
 8008144:	0030      	movs	r0, r6
 8008146:	f7fe fe25 	bl	8006d94 <_malloc_r>
 800814a:	9001      	str	r0, [sp, #4]
 800814c:	2800      	cmp	r0, #0
 800814e:	d101      	bne.n	8008154 <_realloc_r+0x46>
 8008150:	9c01      	ldr	r4, [sp, #4]
 8008152:	e7e6      	b.n	8008122 <_realloc_r+0x14>
 8008154:	002a      	movs	r2, r5
 8008156:	42bd      	cmp	r5, r7
 8008158:	d900      	bls.n	800815c <_realloc_r+0x4e>
 800815a:	003a      	movs	r2, r7
 800815c:	0021      	movs	r1, r4
 800815e:	9801      	ldr	r0, [sp, #4]
 8008160:	f7ff f9cf 	bl	8007502 <memcpy>
 8008164:	0021      	movs	r1, r4
 8008166:	0030      	movs	r0, r6
 8008168:	f7ff f9d4 	bl	8007514 <_free_r>
 800816c:	e7f0      	b.n	8008150 <_realloc_r+0x42>

0800816e <_malloc_usable_size_r>:
 800816e:	1f0b      	subs	r3, r1, #4
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	1f18      	subs	r0, r3, #4
 8008174:	2b00      	cmp	r3, #0
 8008176:	da01      	bge.n	800817c <_malloc_usable_size_r+0xe>
 8008178:	580b      	ldr	r3, [r1, r0]
 800817a:	18c0      	adds	r0, r0, r3
 800817c:	4770      	bx	lr
	...

08008180 <_init>:
 8008180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008182:	46c0      	nop			@ (mov r8, r8)
 8008184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008186:	bc08      	pop	{r3}
 8008188:	469e      	mov	lr, r3
 800818a:	4770      	bx	lr

0800818c <_fini>:
 800818c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818e:	46c0      	nop			@ (mov r8, r8)
 8008190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008192:	bc08      	pop	{r3}
 8008194:	469e      	mov	lr, r3
 8008196:	4770      	bx	lr
