
---------- Begin Simulation Statistics ----------
final_tick                               170811679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659376                       # Number of bytes of host memory used
host_op_rate                                   154283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   649.43                       # Real time elapsed on the host
host_tick_rate                              263017165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170812                       # Number of seconds simulated
sim_ticks                                170811679000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.708117                       # CPI: cycles per instruction
system.cpu.discardedOps                        189672                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37640487                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585440                       # IPC: instructions per cycle
system.cpu.numCycles                        170811679                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133171192                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566147                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3705                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3720                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485913                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735551                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103895                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101893                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904843                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51033291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51033291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51033712                       # number of overall hits
system.cpu.dcache.overall_hits::total        51033712                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1038510                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1038510                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1046505                       # number of overall misses
system.cpu.dcache.overall_misses::total       1046505                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51787200998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51787200998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51787200998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51787200998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52080217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52080217                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020094                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49866.829398                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49866.829398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49485.861031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49485.861031                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90834                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3079                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.501137                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       878126                       # number of writebacks
system.cpu.dcache.writebacks::total            878126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58887                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58887                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987614                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48008348998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48008348998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48815674997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48815674997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018963                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49006.963901                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49006.963901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49427.888828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49427.888828                       # average overall mshr miss latency
system.cpu.dcache.replacements                 987102                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40523990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40523990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24386810999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24386810999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40730.966763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40730.966763                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23050186999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23050186999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38706.762964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38706.762964                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10509301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10509301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27400389999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27400389999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62304.624345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62304.624345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24958161999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24958161999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64975.754654                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64975.754654                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          421                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           421                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949976                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949976                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    807325999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    807325999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101029.407959                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101029.407959                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.454989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987614                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.673820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.454989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53067907                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53067907                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686452                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475505                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025089                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278742                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278742                       # number of overall hits
system.cpu.icache.overall_hits::total        10278742                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          702                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          702                       # number of overall misses
system.cpu.icache.overall_misses::total           702                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69470000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69470000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69470000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69470000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279444                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279444                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279444                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279444                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98960.113960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98960.113960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98960.113960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98960.113960                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68066000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68066000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96960.113960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96960.113960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96960.113960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96960.113960                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278742                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          702                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           702                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98960.113960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98960.113960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96960.113960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96960.113960                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.801003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279444                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14643.082621                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.801003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.241114                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.241114                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          596                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280146                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170811679000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700789                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700831                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data              700789                       # number of overall hits
system.l2.overall_hits::total                  700831                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286825                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287485                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            286825                       # number of overall misses
system.l2.overall_misses::total                287485                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30591064000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30656102000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65038000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30591064000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30656102000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987614                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987614                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290422                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290884                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290422                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290884                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98542.424242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106654.106162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106635.483590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98542.424242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106654.106162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106635.483590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199885                       # number of writebacks
system.l2.writebacks::total                    199885                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287479                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287479                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24854224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24906062000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24854224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24906062000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290878                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78542.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86654.733473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86636.109072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78542.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86654.733473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86636.109072                       # average overall mshr miss latency
system.l2.replacements                         282099                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       878126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           878126                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       878126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       878126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          289                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           289                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19238802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19238802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108748.478048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108748.478048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15700582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15700582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88748.478048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88748.478048                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98542.424242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98542.424242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51838000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51838000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78542.424242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78542.424242                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11352262000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11352262000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103283.130447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103283.130447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9153642000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9153642000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83284.583470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83284.583470                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8087.198859                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973922                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.799804                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.672247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.042790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8006.483822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4238725                       # Number of tag accesses
system.l2.tags.data_accesses                  4238725                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005711000500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              803855                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188438                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287479                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199885                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287479                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199885                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    940                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.465249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.053824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.789444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11653     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           26      0.22%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           30      0.26%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.063098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.029553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.072648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5727     48.90%     48.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              166      1.42%     50.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5187     44.29%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              619      5.29%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   60160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18398656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170797203000                       # Total gap between requests
system.mem_ctrls.avgGap                     350451.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18296256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789952                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 247289.882327074389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107113612.529972270131                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74877502.960438668728                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286819                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199885                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17955250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10098759000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4092551023750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27204.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35209.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20474527.97                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18356416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18398656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286819                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287479                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       247290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107465813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107713103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       247290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       247290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74893240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74893240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74893240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       247290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107465813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       182606343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286539                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199843                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12590                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4744108000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10116714250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16556.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35306.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145523                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101967                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238892                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.303434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.141524                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.926409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184178     77.10%     77.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29425     12.32%     89.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5918      2.48%     91.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1648      0.69%     92.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9291      3.89%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          980      0.41%     96.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          565      0.24%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          528      0.22%     97.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6359      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238892                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18338496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.360902                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.877503                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       836965080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       444857490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015050960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514932120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13483357680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  42345278340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29932503360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88572945030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.541505                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77379101500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5703620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  87728957500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       868723800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       461737650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030837500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528248340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13483357680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41993093580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30229080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88595078550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.671083                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78155243250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5703620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  86952815750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199885                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78783                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176911                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110568                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853626                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853626                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31191296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31191296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287479                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1365687000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1565005000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604028                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1078011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384288                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           702                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1510                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2962330                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119407360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119459072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282099                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270415                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003970                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265387     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5013      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270415                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170811679000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3731988000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2106000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2962847994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
