
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Practica3.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b Practica3.vhd -u Practica3.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Tue May 08 09:13:02 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Program Files\Cypress\Warp\lib\ieee\work'
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Tue May 08 09:13:02 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Tue May 08 09:13:02 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 22 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (09:13:03)

Input File(s): Practica3.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : Practica3.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:13:03)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         c_1 c_2 c_3 overflow s(0) s(1) s(2) s(3)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:13:03)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (09:13:03)
</CYPRESSTAG>

    c_1 =
          a(0) * b(0) 
        + /b(0) * ci 

    c_2 =
          /b(1) * c_1 * ci 
        + a(1) * /b(1) * ci 
        + b(1) * c_1 * /ci 
        + a(1) * b(1) * /ci 
        + a(1) * c_1 

    c_3 =
          /b(2) * c_2 * ci 
        + a(2) * /b(2) * ci 
        + b(2) * c_2 * /ci 
        + a(2) * b(2) * /ci 
        + a(2) * c_2 

    overflow =
          /b(3) * c_3 * ci 
        + a(3) * /b(3) * ci 
        + b(3) * c_3 * /ci 
        + a(3) * b(3) * /ci 
        + a(3) * c_3 

    s(0) =
          /a(0) * b(0) 
        + a(0) * /b(0) 

    s(1) =
          /a(1) * b(1) * c_1 * ci 
        + a(1) * /b(1) * c_1 * ci 
        + a(1) * b(1) * /c_1 * ci 
        + /a(1) * /b(1) * /c_1 * ci 
        + a(1) * b(1) * c_1 * /ci 
        + /a(1) * /b(1) * c_1 * /ci 
        + /a(1) * b(1) * /c_1 * /ci 
        + a(1) * /b(1) * /c_1 * /ci 

    s(2) =
          /a(2) * b(2) * c_2 * ci 
        + a(2) * /b(2) * c_2 * ci 
        + a(2) * b(2) * /c_2 * ci 
        + /a(2) * /b(2) * /c_2 * ci 
        + a(2) * b(2) * c_2 * /ci 
        + /a(2) * /b(2) * c_2 * /ci 
        + /a(2) * b(2) * /c_2 * /ci 
        + a(2) * /b(2) * /c_2 * /ci 

    s(3) =
          /a(3) * b(3) * c_3 * ci 
        + a(3) * /b(3) * c_3 * ci 
        + a(3) * b(3) * /c_3 * ci 
        + /a(3) * /b(3) * /c_3 * ci 
        + a(3) * b(3) * c_3 * /ci 
        + /a(3) * /b(3) * c_3 * /ci 
        + /a(3) * b(3) * /c_3 * /ci 
        + a(3) * /b(3) * /c_3 * /ci 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (09:13:03)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (09:13:03)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
       not used *| 1|                                  |24|* not used       
           a(0) =| 2|                                  |23|= overflow       
           a(1) =| 3|                                  |22|= s(3)           
           a(2) =| 4|                                  |21|= s(2)           
           a(3) =| 5|                                  |20|= s(1)           
           b(0) =| 6|                                  |19|= s(0)           
           b(1) =| 7|                                  |18|* not used       
           b(2) =| 8|                                  |17|* not used       
           b(3) =| 9|                                  |16|= (c_1)          
             ci =|10|                                  |15|= (c_2)          
       not used *|11|                                  |14|= (c_3)          
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (09:13:03)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    9  |   11  |
                 | Clock/Inputs       |    0  |    1  |
                 | I/O Macrocells     |    8  |   10  |
                 ______________________________________
                                          17  /   22   = 77  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  c_3             |   5  |   8  |
                 | 15  |  c_2             |   5  |  10  |
                 | 16  |  c_1             |   2  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  s(0)            |   2  |  16  |
                 | 20  |  s(1)            |   8  |  14  |
                 | 21  |  s(2)            |   8  |  12  |
                 | 22  |  s(3)            |   8  |  10  |
                 | 23  |  overflow        |   5  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             43  / 121   = 35  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (09:13:03)

Messages:
  Information: Output file 'Practica3.pin' created.
  Information: Output file 'Practica3.jed' created.

  Usercode:    
  Checksum:    0C8A



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 09:13:03
