set ::env(PROJECT_NAME) pdp8l
set ::env(DESIGN_TOP) PDP8L
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/pdp8l/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/pdp8l/rtl/Top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
