[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/BindStmt/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BindStmt/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<394> s<393> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<34> s<3> l<1:1> el<1:7>
n<bp_lce> u<3> t<StringConst> p<34> s<16> l<1:8> el<1:14>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<1:27> el<1:27>
n<sets_p> u<5> t<StringConst> p<12> s<11> l<1:27> el<1:33>
n<"inv"> u<6> t<StringLiteral> p<7> l<1:36> el<1:41>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:36> el<1:41>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:36> el<1:41>
n<> u<9> t<Constant_expression> p<10> c<8> l<1:36> el<1:41>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:36> el<1:41>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:36> el<1:41>
n<> u<12> t<Param_assignment> p<13> c<5> l<1:27> el<1:41>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<1:27> el<1:41>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<1:17> el<1:41>
n<> u<15> t<Parameter_port_declaration> p<16> c<14> l<1:17> el<1:41>
n<> u<16> t<Parameter_port_list> p<34> c<15> s<33> l<1:15> el<1:42>
n<> u<17> t<PortDir_Inp> p<22> s<21> l<1:43> el<1:48>
n<> u<18> t<IntVec_TypeLogic> p<19> l<1:49> el<1:54>
n<> u<19> t<Data_type> p<20> c<18> l<1:49> el<1:54>
n<> u<20> t<Data_type_or_implicit> p<21> c<19> l<1:49> el<1:54>
n<> u<21> t<Net_port_type> p<22> c<20> l<1:49> el<1:54>
n<> u<22> t<Net_port_header> p<24> c<17> s<23> l<1:43> el<1:54>
n<a> u<23> t<StringConst> p<24> l<1:55> el<1:56>
n<> u<24> t<Ansi_port_declaration> p<33> c<22> s<32> l<1:43> el<1:56>
n<> u<25> t<PortDir_Out> p<30> s<29> l<1:58> el<1:64>
n<> u<26> t<IntVec_TypeLogic> p<27> l<1:65> el<1:70>
n<> u<27> t<Data_type> p<28> c<26> l<1:65> el<1:70>
n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<1:65> el<1:70>
n<> u<29> t<Net_port_type> p<30> c<28> l<1:65> el<1:70>
n<> u<30> t<Net_port_header> p<32> c<25> s<31> l<1:58> el<1:70>
n<b> u<31> t<StringConst> p<32> l<1:71> el<1:72>
n<> u<32> t<Ansi_port_declaration> p<33> c<30> l<1:58> el<1:72>
n<> u<33> t<List_of_port_declarations> p<34> c<24> l<1:42> el<1:73>
n<> u<34> t<Module_ansi_header> p<51> c<2> s<49> l<1:1> el<1:74>
n<c> u<35> t<StringConst> p<36> l<2:8> el<2:9>
n<> u<36> t<Ps_or_hierarchical_identifier> p<39> c<35> s<38> l<2:8> el<2:9>
n<> u<37> t<Constant_bit_select> p<38> l<2:10> el<2:10>
n<> u<38> t<Constant_select> p<39> c<37> l<2:10> el<2:10>
n<> u<39> t<Net_lvalue> p<44> c<36> s<43> l<2:8> el<2:9>
n<d> u<40> t<StringConst> p<41> l<2:11> el<2:12>
n<> u<41> t<Primary_literal> p<42> c<40> l<2:11> el<2:12>
n<> u<42> t<Primary> p<43> c<41> l<2:11> el<2:12>
n<> u<43> t<Expression> p<44> c<42> l<2:11> el<2:12>
n<> u<44> t<Net_assignment> p<45> c<39> l<2:8> el<2:12>
n<> u<45> t<List_of_net_assignments> p<46> c<44> l<2:8> el<2:12>
n<> u<46> t<Continuous_assign> p<47> c<45> l<2:1> el<2:13>
n<> u<47> t<Module_common_item> p<48> c<46> l<2:1> el<2:13>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<2:1> el<2:13>
n<> u<49> t<Non_port_module_item> p<51> c<48> s<50> l<2:1> el<2:13>
n<> u<50> t<Endmodule> p<51> l<3:1> el<3:10>
n<> u<51> t<Module_declaration> p<52> c<34> l<1:1> el<3:10>
n<> u<52> t<Description> p<393> c<51> s<60> l<1:1> el<3:10>
n<module> u<53> t<Module_keyword> p<57> s<54> l<5:1> el<5:7>
n<sub> u<54> t<StringConst> p<57> s<56> l<5:8> el<5:11>
n<> u<55> t<Port> p<56> l<5:12> el<5:12>
n<> u<56> t<List_of_ports> p<57> c<55> l<5:11> el<5:13>
n<> u<57> t<Module_nonansi_header> p<59> c<53> s<58> l<5:1> el<5:14>
n<> u<58> t<Endmodule> p<59> l<6:1> el<6:10>
n<> u<59> t<Module_declaration> p<60> c<57> l<5:1> el<6:10>
n<> u<60> t<Description> p<393> c<59> s<120> l<5:1> el<6:10>
n<module> u<61> t<Module_keyword> p<93> s<62> l<8:1> el<8:7>
n<bp_me_nonsynth_lce_tracer> u<62> t<StringConst> p<93> s<75> l<8:8> el<8:33>
n<> u<63> t<Data_type_or_implicit> p<73> s<72> l<8:46> el<8:46>
n<sets_p> u<64> t<StringConst> p<71> s<70> l<8:46> el<8:52>
n<"inv"> u<65> t<StringLiteral> p<66> l<8:55> el<8:60>
n<> u<66> t<Primary_literal> p<67> c<65> l<8:55> el<8:60>
n<> u<67> t<Constant_primary> p<68> c<66> l<8:55> el<8:60>
n<> u<68> t<Constant_expression> p<69> c<67> l<8:55> el<8:60>
n<> u<69> t<Constant_mintypmax_expression> p<70> c<68> l<8:55> el<8:60>
n<> u<70> t<Constant_param_expression> p<71> c<69> l<8:55> el<8:60>
n<> u<71> t<Param_assignment> p<72> c<64> l<8:46> el<8:60>
n<> u<72> t<List_of_param_assignments> p<73> c<71> l<8:46> el<8:60>
n<> u<73> t<Parameter_declaration> p<74> c<63> l<8:36> el<8:60>
n<> u<74> t<Parameter_port_declaration> p<75> c<73> l<8:36> el<8:60>
n<> u<75> t<Parameter_port_list> p<93> c<74> s<92> l<8:34> el<8:61>
n<> u<76> t<PortDir_Inp> p<81> s<80> l<8:62> el<8:67>
n<> u<77> t<IntVec_TypeLogic> p<78> l<8:68> el<8:73>
n<> u<78> t<Data_type> p<79> c<77> l<8:68> el<8:73>
n<> u<79> t<Data_type_or_implicit> p<80> c<78> l<8:68> el<8:73>
n<> u<80> t<Net_port_type> p<81> c<79> l<8:68> el<8:73>
n<> u<81> t<Net_port_header> p<83> c<76> s<82> l<8:62> el<8:73>
n<c> u<82> t<StringConst> p<83> l<8:74> el<8:75>
n<> u<83> t<Ansi_port_declaration> p<92> c<81> s<91> l<8:62> el<8:75>
n<> u<84> t<PortDir_Out> p<89> s<88> l<8:77> el<8:83>
n<> u<85> t<IntVec_TypeLogic> p<86> l<8:84> el<8:89>
n<> u<86> t<Data_type> p<87> c<85> l<8:84> el<8:89>
n<> u<87> t<Data_type_or_implicit> p<88> c<86> l<8:84> el<8:89>
n<> u<88> t<Net_port_type> p<89> c<87> l<8:84> el<8:89>
n<> u<89> t<Net_port_header> p<91> c<84> s<90> l<8:77> el<8:89>
n<d> u<90> t<StringConst> p<91> l<8:90> el<8:91>
n<> u<91> t<Ansi_port_declaration> p<92> c<89> l<8:77> el<8:91>
n<> u<92> t<List_of_port_declarations> p<93> c<83> l<8:61> el<8:92>
n<> u<93> t<Module_ansi_header> p<119> c<61> s<108> l<8:1> el<8:93>
n<a> u<94> t<StringConst> p<95> l<9:10> el<9:11>
n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<9:10> el<9:11>
n<> u<96> t<Constant_bit_select> p<97> l<9:12> el<9:12>
n<> u<97> t<Constant_select> p<98> c<96> l<9:12> el<9:12>
n<> u<98> t<Net_lvalue> p<103> c<95> s<102> l<9:10> el<9:11>
n<b> u<99> t<StringConst> p<100> l<9:13> el<9:14>
n<> u<100> t<Primary_literal> p<101> c<99> l<9:13> el<9:14>
n<> u<101> t<Primary> p<102> c<100> l<9:13> el<9:14>
n<> u<102> t<Expression> p<103> c<101> l<9:13> el<9:14>
n<> u<103> t<Net_assignment> p<104> c<98> l<9:10> el<9:14>
n<> u<104> t<List_of_net_assignments> p<105> c<103> l<9:10> el<9:14>
n<> u<105> t<Continuous_assign> p<106> c<104> l<9:3> el<9:15>
n<> u<106> t<Module_common_item> p<107> c<105> l<9:3> el<9:15>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<9:3> el<9:15>
n<> u<108> t<Non_port_module_item> p<119> c<107> s<117> l<9:3> el<9:15>
n<sub> u<109> t<StringConst> p<115> s<114> l<10:3> el<10:6>
n<sub1> u<110> t<StringConst> p<111> l<10:7> el<10:11>
n<> u<111> t<Name_of_instance> p<114> c<110> s<113> l<10:7> el<10:11>
n<> u<112> t<Ordered_port_connection> p<113> l<10:12> el<10:12>
n<> u<113> t<List_of_port_connections> p<114> c<112> l<10:12> el<10:12>
n<> u<114> t<Hierarchical_instance> p<115> c<111> l<10:7> el<10:13>
n<> u<115> t<Module_instantiation> p<116> c<109> l<10:3> el<10:14>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<10:3> el<10:14>
n<> u<117> t<Non_port_module_item> p<119> c<116> s<118> l<10:3> el<10:14>
n<> u<118> t<Endmodule> p<119> l<11:1> el<11:10>
n<> u<119> t<Module_declaration> p<120> c<93> l<8:1> el<11:10>
n<> u<120> t<Description> p<393> c<119> s<188> l<8:1> el<11:10>
n<module> u<121> t<Module_keyword> p<161> s<122> l<13:1> el<13:7>
n<bp_me_nonsynth_lce_tracer2> u<122> t<StringConst> p<161> s<135> l<13:8> el<13:34>
n<> u<123> t<Data_type_or_implicit> p<133> s<132> l<13:47> el<13:47>
n<sets_p> u<124> t<StringConst> p<131> s<130> l<13:47> el<13:53>
n<"inv"> u<125> t<StringLiteral> p<126> l<13:56> el<13:61>
n<> u<126> t<Primary_literal> p<127> c<125> l<13:56> el<13:61>
n<> u<127> t<Constant_primary> p<128> c<126> l<13:56> el<13:61>
n<> u<128> t<Constant_expression> p<129> c<127> l<13:56> el<13:61>
n<> u<129> t<Constant_mintypmax_expression> p<130> c<128> l<13:56> el<13:61>
n<> u<130> t<Constant_param_expression> p<131> c<129> l<13:56> el<13:61>
n<> u<131> t<Param_assignment> p<132> c<124> l<13:47> el<13:61>
n<> u<132> t<List_of_param_assignments> p<133> c<131> l<13:47> el<13:61>
n<> u<133> t<Parameter_declaration> p<134> c<123> l<13:37> el<13:61>
n<> u<134> t<Parameter_port_declaration> p<135> c<133> l<13:37> el<13:61>
n<> u<135> t<Parameter_port_list> p<161> c<134> s<160> l<13:35> el<13:62>
n<> u<136> t<PortDir_Inp> p<141> s<140> l<13:63> el<13:68>
n<> u<137> t<IntVec_TypeLogic> p<138> l<13:69> el<13:74>
n<> u<138> t<Data_type> p<139> c<137> l<13:69> el<13:74>
n<> u<139> t<Data_type_or_implicit> p<140> c<138> l<13:69> el<13:74>
n<> u<140> t<Net_port_type> p<141> c<139> l<13:69> el<13:74>
n<> u<141> t<Net_port_header> p<143> c<136> s<142> l<13:63> el<13:74>
n<a> u<142> t<StringConst> p<143> l<13:75> el<13:76>
n<> u<143> t<Ansi_port_declaration> p<160> c<141> s<151> l<13:63> el<13:76>
n<> u<144> t<PortDir_Out> p<149> s<148> l<13:78> el<13:84>
n<> u<145> t<IntVec_TypeLogic> p<146> l<13:85> el<13:90>
n<> u<146> t<Data_type> p<147> c<145> l<13:85> el<13:90>
n<> u<147> t<Data_type_or_implicit> p<148> c<146> l<13:85> el<13:90>
n<> u<148> t<Net_port_type> p<149> c<147> l<13:85> el<13:90>
n<> u<149> t<Net_port_header> p<151> c<144> s<150> l<13:78> el<13:90>
n<b> u<150> t<StringConst> p<151> l<13:91> el<13:92>
n<> u<151> t<Ansi_port_declaration> p<160> c<149> s<159> l<13:78> el<13:92>
n<> u<152> t<PortDir_Inp> p<157> s<156> l<13:94> el<13:99>
n<> u<153> t<IntVec_TypeLogic> p<154> l<13:100> el<13:105>
n<> u<154> t<Data_type> p<155> c<153> l<13:100> el<13:105>
n<> u<155> t<Data_type_or_implicit> p<156> c<154> l<13:100> el<13:105>
n<> u<156> t<Net_port_type> p<157> c<155> l<13:100> el<13:105>
n<> u<157> t<Net_port_header> p<159> c<152> s<158> l<13:94> el<13:105>
n<clk> u<158> t<StringConst> p<159> l<13:106> el<13:109>
n<> u<159> t<Ansi_port_declaration> p<160> c<157> l<13:94> el<13:109>
n<> u<160> t<List_of_port_declarations> p<161> c<143> l<13:62> el<13:110>
n<> u<161> t<Module_ansi_header> p<187> c<121> s<176> l<13:1> el<13:111>
n<a> u<162> t<StringConst> p<163> l<14:10> el<14:11>
n<> u<163> t<Ps_or_hierarchical_identifier> p<166> c<162> s<165> l<14:10> el<14:11>
n<> u<164> t<Constant_bit_select> p<165> l<14:12> el<14:12>
n<> u<165> t<Constant_select> p<166> c<164> l<14:12> el<14:12>
n<> u<166> t<Net_lvalue> p<171> c<163> s<170> l<14:10> el<14:11>
n<b> u<167> t<StringConst> p<168> l<14:13> el<14:14>
n<> u<168> t<Primary_literal> p<169> c<167> l<14:13> el<14:14>
n<> u<169> t<Primary> p<170> c<168> l<14:13> el<14:14>
n<> u<170> t<Expression> p<171> c<169> l<14:13> el<14:14>
n<> u<171> t<Net_assignment> p<172> c<166> l<14:10> el<14:14>
n<> u<172> t<List_of_net_assignments> p<173> c<171> l<14:10> el<14:14>
n<> u<173> t<Continuous_assign> p<174> c<172> l<14:3> el<14:15>
n<> u<174> t<Module_common_item> p<175> c<173> l<14:3> el<14:15>
n<> u<175> t<Module_or_generate_item> p<176> c<174> l<14:3> el<14:15>
n<> u<176> t<Non_port_module_item> p<187> c<175> s<185> l<14:3> el<14:15>
n<sub> u<177> t<StringConst> p<183> s<182> l<15:3> el<15:6>
n<sub1> u<178> t<StringConst> p<179> l<15:7> el<15:11>
n<> u<179> t<Name_of_instance> p<182> c<178> s<181> l<15:7> el<15:11>
n<> u<180> t<Ordered_port_connection> p<181> l<15:12> el<15:12>
n<> u<181> t<List_of_port_connections> p<182> c<180> l<15:12> el<15:12>
n<> u<182> t<Hierarchical_instance> p<183> c<179> l<15:7> el<15:13>
n<> u<183> t<Module_instantiation> p<184> c<177> l<15:3> el<15:14>
n<> u<184> t<Module_or_generate_item> p<185> c<183> l<15:3> el<15:14>
n<> u<185> t<Non_port_module_item> p<187> c<184> s<186> l<15:3> el<15:14>
n<> u<186> t<Endmodule> p<187> l<16:1> el<16:10>
n<> u<187> t<Module_declaration> p<188> c<161> l<13:1> el<16:10>
n<> u<188> t<Description> p<393> c<187> s<216> l<13:1> el<16:10>
n<module> u<189> t<Module_keyword> p<193> s<190> l<19:1> el<19:7>
n<inter> u<190> t<StringConst> p<193> s<192> l<19:8> el<19:13>
n<> u<191> t<Port> p<192> l<19:15> el<19:15>
n<> u<192> t<List_of_ports> p<193> c<191> l<19:14> el<19:16>
n<> u<193> t<Module_nonansi_header> p<215> c<189> s<213> l<19:1> el<19:17>
n<bp_lce> u<194> t<StringConst> p<210> s<204> l<21:2> el<21:8>
n<sets_p> u<195> t<StringConst> p<202> s<201> l<21:12> el<21:18>
n<1> u<196> t<IntConst> p<197> l<21:19> el<21:20>
n<> u<197> t<Primary_literal> p<198> c<196> l<21:19> el<21:20>
n<> u<198> t<Primary> p<199> c<197> l<21:19> el<21:20>
n<> u<199> t<Expression> p<200> c<198> l<21:19> el<21:20>
n<> u<200> t<Mintypmax_expression> p<201> c<199> l<21:19> el<21:20>
n<> u<201> t<Param_expression> p<202> c<200> l<21:19> el<21:20>
n<> u<202> t<Named_parameter_assignment> p<203> c<195> l<21:11> el<21:21>
n<> u<203> t<List_of_parameter_assignments> p<204> c<202> l<21:11> el<21:21>
n<> u<204> t<Parameter_value_assignment> p<210> c<203> s<209> l<21:9> el<21:22>
n<u1> u<205> t<StringConst> p<206> l<21:23> el<21:25>
n<> u<206> t<Name_of_instance> p<209> c<205> s<208> l<21:23> el<21:25>
n<> u<207> t<Ordered_port_connection> p<208> l<21:27> el<21:27>
n<> u<208> t<List_of_port_connections> p<209> c<207> l<21:27> el<21:27>
n<> u<209> t<Hierarchical_instance> p<210> c<206> l<21:23> el<21:28>
n<> u<210> t<Module_instantiation> p<211> c<194> l<21:2> el<21:29>
n<> u<211> t<Module_or_generate_item> p<212> c<210> l<21:2> el<21:29>
n<> u<212> t<Non_port_module_item> p<213> c<211> l<21:2> el<21:29>
n<> u<213> t<Module_item> p<215> c<212> s<214> l<21:2> el<21:29>
n<> u<214> t<Endmodule> p<215> l<23:1> el<23:10>
n<> u<215> t<Module_declaration> p<216> c<193> l<19:1> el<23:10>
n<> u<216> t<Description> p<393> c<215> s<392> l<19:1> el<23:10>
n<module> u<217> t<Module_keyword> p<228> s<218> l<25:1> el<25:7>
n<testbench> u<218> t<StringConst> p<228> s<227> l<25:8> el<25:17>
n<> u<219> t<PortDir_Inp> p<224> s<223> l<25:19> el<25:24>
n<> u<220> t<IntVec_TypeLogic> p<221> l<25:25> el<25:30>
n<> u<221> t<Data_type> p<222> c<220> l<25:25> el<25:30>
n<> u<222> t<Data_type_or_implicit> p<223> c<221> l<25:25> el<25:30>
n<> u<223> t<Net_port_type> p<224> c<222> l<25:25> el<25:30>
n<> u<224> t<Net_port_header> p<226> c<219> s<225> l<25:19> el<25:30>
n<clk> u<225> t<StringConst> p<226> l<25:31> el<25:34>
n<> u<226> t<Ansi_port_declaration> p<227> c<224> l<25:19> el<25:34>
n<> u<227> t<List_of_port_declarations> p<228> c<226> l<25:18> el<25:35>
n<> u<228> t<Module_ansi_header> p<391> c<217> s<247> l<25:1> el<25:36>
n<bp_lce> u<229> t<StringConst> p<245> s<239> l<27:3> el<27:9>
n<sets_p> u<230> t<StringConst> p<237> s<236> l<27:13> el<27:19>
n<1> u<231> t<IntConst> p<232> l<27:20> el<27:21>
n<> u<232> t<Primary_literal> p<233> c<231> l<27:20> el<27:21>
n<> u<233> t<Primary> p<234> c<232> l<27:20> el<27:21>
n<> u<234> t<Expression> p<235> c<233> l<27:20> el<27:21>
n<> u<235> t<Mintypmax_expression> p<236> c<234> l<27:20> el<27:21>
n<> u<236> t<Param_expression> p<237> c<235> l<27:20> el<27:21>
n<> u<237> t<Named_parameter_assignment> p<238> c<230> l<27:12> el<27:22>
n<> u<238> t<List_of_parameter_assignments> p<239> c<237> l<27:12> el<27:22>
n<> u<239> t<Parameter_value_assignment> p<245> c<238> s<244> l<27:10> el<27:23>
n<u1> u<240> t<StringConst> p<241> l<27:24> el<27:26>
n<> u<241> t<Name_of_instance> p<244> c<240> s<243> l<27:24> el<27:26>
n<> u<242> t<Ordered_port_connection> p<243> l<27:28> el<27:28>
n<> u<243> t<List_of_port_connections> p<244> c<242> l<27:28> el<27:28>
n<> u<244> t<Hierarchical_instance> p<245> c<241> l<27:24> el<27:29>
n<> u<245> t<Module_instantiation> p<246> c<229> l<27:3> el<27:30>
n<> u<246> t<Module_or_generate_item> p<247> c<245> l<27:3> el<27:30>
n<> u<247> t<Non_port_module_item> p<391> c<246> s<256> l<27:3> el<27:30>
n<inter> u<248> t<StringConst> p<254> s<253> l<28:3> el<28:8>
n<tt> u<249> t<StringConst> p<250> l<28:9> el<28:11>
n<> u<250> t<Name_of_instance> p<253> c<249> s<252> l<28:9> el<28:11>
n<> u<251> t<Ordered_port_connection> p<252> l<28:13> el<28:13>
n<> u<252> t<List_of_port_connections> p<253> c<251> l<28:13> el<28:13>
n<> u<253> t<Hierarchical_instance> p<254> c<250> l<28:9> el<28:14>
n<> u<254> t<Module_instantiation> p<255> c<248> l<28:3> el<28:15>
n<> u<255> t<Module_or_generate_item> p<256> c<254> l<28:3> el<28:15>
n<> u<256> t<Non_port_module_item> p<391> c<255> s<272> l<28:3> el<28:15>
n<> u<257> t<Data_type_or_implicit> p<267> s<266> l<30:13> el<30:13>
n<p> u<258> t<StringConst> p<265> s<264> l<30:13> el<30:14>
n<0> u<259> t<IntConst> p<260> l<30:17> el<30:18>
n<> u<260> t<Primary_literal> p<261> c<259> l<30:17> el<30:18>
n<> u<261> t<Constant_primary> p<262> c<260> l<30:17> el<30:18>
n<> u<262> t<Constant_expression> p<263> c<261> l<30:17> el<30:18>
n<> u<263> t<Constant_mintypmax_expression> p<264> c<262> l<30:17> el<30:18>
n<> u<264> t<Constant_param_expression> p<265> c<263> l<30:17> el<30:18>
n<> u<265> t<Param_assignment> p<266> c<258> l<30:13> el<30:18>
n<> u<266> t<List_of_param_assignments> p<267> c<265> l<30:13> el<30:18>
n<> u<267> t<Parameter_declaration> p<268> c<257> l<30:3> el<30:18>
n<> u<268> t<Package_or_generate_item_declaration> p<269> c<267> l<30:3> el<30:19>
n<> u<269> t<Module_or_generate_item_declaration> p<270> c<268> l<30:3> el<30:19>
n<> u<270> t<Module_common_item> p<271> c<269> l<30:3> el<30:19>
n<> u<271> t<Module_or_generate_item> p<272> c<270> l<30:3> el<30:19>
n<> u<272> t<Non_port_module_item> p<391> c<271> s<389> l<30:3> el<30:19>
n<p> u<273> t<StringConst> p<274> l<31:7> el<31:8>
n<> u<274> t<Primary_literal> p<275> c<273> l<31:7> el<31:8>
n<> u<275> t<Constant_primary> p<276> c<274> l<31:7> el<31:8>
n<> u<276> t<Constant_expression> p<282> c<275> s<281> l<31:7> el<31:8>
n<0> u<277> t<IntConst> p<278> l<31:12> el<31:13>
n<> u<278> t<Primary_literal> p<279> c<277> l<31:12> el<31:13>
n<> u<279> t<Constant_primary> p<280> c<278> l<31:12> el<31:13>
n<> u<280> t<Constant_expression> p<282> c<279> l<31:12> el<31:13>
n<> u<281> t<BinOp_Equiv> p<282> s<280> l<31:9> el<31:11>
n<> u<282> t<Constant_expression> p<385> c<276> s<383> l<31:7> el<31:13>
n<do_bind> u<283> t<StringConst> p<383> s<328> l<31:23> el<31:30>
n<bp_lce> u<284> t<StringConst> p<324> s<323> l<33:8> el<33:14>
n<bp_me_nonsynth_lce_tracer> u<285> t<StringConst> p<322> s<301> l<34:13> el<34:38>
n<sets_p> u<286> t<StringConst> p<299> s<298> l<35:18> el<35:24>
n<sets_p> u<287> t<StringConst> p<288> l<35:25> el<35:31>
n<> u<288> t<Primary_literal> p<289> c<287> l<35:25> el<35:31>
n<> u<289> t<Primary> p<290> c<288> l<35:25> el<35:31>
n<> u<290> t<Expression> p<296> c<289> s<295> l<35:25> el<35:31>
n<1> u<291> t<IntConst> p<292> l<35:34> el<35:35>
n<> u<292> t<Primary_literal> p<293> c<291> l<35:34> el<35:35>
n<> u<293> t<Primary> p<294> c<292> l<35:34> el<35:35>
n<> u<294> t<Expression> p<296> c<293> l<35:34> el<35:35>
n<> u<295> t<BinOp_Plus> p<296> s<294> l<35:32> el<35:33>
n<> u<296> t<Expression> p<297> c<290> l<35:25> el<35:35>
n<> u<297> t<Mintypmax_expression> p<298> c<296> l<35:25> el<35:35>
n<> u<298> t<Param_expression> p<299> c<297> l<35:25> el<35:35>
n<> u<299> t<Named_parameter_assignment> p<300> c<286> l<35:17> el<35:36>
n<> u<300> t<List_of_parameter_assignments> p<301> c<299> l<35:17> el<35:36>
n<> u<301> t<Parameter_value_assignment> p<322> c<300> s<321> l<35:15> el<35:37>
n<lce_tracer1> u<302> t<StringConst> p<303> l<36:15> el<36:26>
n<> u<303> t<Name_of_instance> p<321> c<302> s<320> l<36:15> el<36:26>
n<c> u<304> t<StringConst> p<311> s<309> l<36:28> el<36:29>
n<a> u<305> t<StringConst> p<306> l<36:30> el<36:31>
n<> u<306> t<Primary_literal> p<307> c<305> l<36:30> el<36:31>
n<> u<307> t<Primary> p<308> c<306> l<36:30> el<36:31>
n<> u<308> t<Expression> p<311> c<307> s<310> l<36:30> el<36:31>
n<> u<309> t<OpenParens> p<311> s<308> l<36:29> el<36:30>
n<> u<310> t<CloseParens> p<311> l<36:31> el<36:32>
n<> u<311> t<Named_port_connection> p<320> c<304> s<319> l<36:27> el<36:32>
n<d> u<312> t<StringConst> p<319> s<317> l<36:35> el<36:36>
n<b> u<313> t<StringConst> p<314> l<36:37> el<36:38>
n<> u<314> t<Primary_literal> p<315> c<313> l<36:37> el<36:38>
n<> u<315> t<Primary> p<316> c<314> l<36:37> el<36:38>
n<> u<316> t<Expression> p<319> c<315> s<318> l<36:37> el<36:38>
n<> u<317> t<OpenParens> p<319> s<316> l<36:36> el<36:37>
n<> u<318> t<CloseParens> p<319> l<36:38> el<36:39>
n<> u<319> t<Named_port_connection> p<320> c<312> l<36:34> el<36:39>
n<> u<320> t<List_of_port_connections> p<321> c<311> l<36:27> el<36:39>
n<> u<321> t<Hierarchical_instance> p<322> c<303> l<36:15> el<36:40>
n<> u<322> t<Module_instantiation> p<323> c<285> l<34:13> el<36:41>
n<> u<323> t<Bind_instantiation> p<324> c<322> l<34:13> el<36:41>
n<> u<324> t<Bind_directive> p<325> c<284> l<33:3> el<36:41>
n<> u<325> t<Module_common_item> p<326> c<324> l<33:3> el<36:41>
n<> u<326> t<Module_or_generate_item> p<327> c<325> l<33:3> el<36:41>
n<> u<327> t<Generate_item> p<328> c<326> l<33:3> el<36:41>
n<> u<328> t<Generate_block> p<383> c<327> s<355> l<33:3> el<36:41>
n<bp_lce> u<329> t<StringConst> p<351> s<330> l<39:8> el<39:14>
n<u1> u<330> t<StringConst> p<351> s<331> l<39:15> el<39:17>
n<> u<331> t<Constant_bit_select> p<351> s<350> l<40:13> el<39:30>
n<bp_me_nonsynth_lce_tracer2> u<332> t<StringConst> p<349> s<342> l<40:13> el<40:39>
n<sets_p> u<333> t<StringConst> p<340> s<339> l<41:18> el<41:24>
n<sets_p> u<334> t<StringConst> p<335> l<41:25> el<41:31>
n<> u<335> t<Primary_literal> p<336> c<334> l<41:25> el<41:31>
n<> u<336> t<Primary> p<337> c<335> l<41:25> el<41:31>
n<> u<337> t<Expression> p<338> c<336> l<41:25> el<41:31>
n<> u<338> t<Mintypmax_expression> p<339> c<337> l<41:25> el<41:31>
n<> u<339> t<Param_expression> p<340> c<338> l<41:25> el<41:31>
n<> u<340> t<Named_parameter_assignment> p<341> c<333> l<41:17> el<41:32>
n<> u<341> t<List_of_parameter_assignments> p<342> c<340> l<41:17> el<41:32>
n<> u<342> t<Parameter_value_assignment> p<349> c<341> s<348> l<41:15> el<41:33>
n<lce_tracer2> u<343> t<StringConst> p<344> l<42:15> el<42:26>
n<> u<344> t<Name_of_instance> p<348> c<343> s<347> l<42:15> el<42:26>
n<> u<345> t<DotStar> p<346> l<42:27> el<42:29>
n<> u<346> t<Named_port_connection> p<347> c<345> l<42:27> el<42:29>
n<> u<347> t<List_of_port_connections> p<348> c<346> l<42:27> el<42:29>
n<> u<348> t<Hierarchical_instance> p<349> c<344> l<42:15> el<42:30>
n<> u<349> t<Module_instantiation> p<350> c<332> l<40:13> el<42:31>
n<> u<350> t<Bind_instantiation> p<351> c<349> l<40:13> el<42:31>
n<> u<351> t<Bind_directive> p<352> c<329> l<39:3> el<42:31>
n<> u<352> t<Module_common_item> p<353> c<351> l<39:3> el<42:31>
n<> u<353> t<Module_or_generate_item> p<354> c<352> l<39:3> el<42:31>
n<> u<354> t<Generate_item> p<355> c<353> l<39:3> el<42:31>
n<> u<355> t<Generate_block> p<383> c<354> s<381> l<39:3> el<42:31>
n<bp_lce> u<356> t<StringConst> p<377> s<357> l<44:8> el<44:14>
n<u1> u<357> t<StringConst> p<377> s<358> l<44:15> el<44:17>
n<> u<358> t<Constant_bit_select> p<377> s<376> l<45:13> el<44:30>
n<bp_me_nonsynth_lce_tracer_bad> u<359> t<StringConst> p<375> s<369> l<45:13> el<45:42>
n<sets_p> u<360> t<StringConst> p<367> s<366> l<46:18> el<46:24>
n<sets_p> u<361> t<StringConst> p<362> l<46:25> el<46:31>
n<> u<362> t<Primary_literal> p<363> c<361> l<46:25> el<46:31>
n<> u<363> t<Primary> p<364> c<362> l<46:25> el<46:31>
n<> u<364> t<Expression> p<365> c<363> l<46:25> el<46:31>
n<> u<365> t<Mintypmax_expression> p<366> c<364> l<46:25> el<46:31>
n<> u<366> t<Param_expression> p<367> c<365> l<46:25> el<46:31>
n<> u<367> t<Named_parameter_assignment> p<368> c<360> l<46:17> el<46:32>
n<> u<368> t<List_of_parameter_assignments> p<369> c<367> l<46:17> el<46:32>
n<> u<369> t<Parameter_value_assignment> p<375> c<368> s<374> l<46:15> el<46:33>
n<lce_tracer3> u<370> t<StringConst> p<371> l<47:15> el<47:26>
n<> u<371> t<Name_of_instance> p<374> c<370> s<373> l<47:15> el<47:26>
n<> u<372> t<Ordered_port_connection> p<373> l<47:27> el<47:27>
n<> u<373> t<List_of_port_connections> p<374> c<372> l<47:27> el<47:27>
n<> u<374> t<Hierarchical_instance> p<375> c<371> l<47:15> el<47:28>
n<> u<375> t<Module_instantiation> p<376> c<359> l<45:13> el<47:29>
n<> u<376> t<Bind_instantiation> p<377> c<375> l<45:13> el<47:29>
n<> u<377> t<Bind_directive> p<378> c<356> l<44:3> el<47:29>
n<> u<378> t<Module_common_item> p<379> c<377> l<44:3> el<47:29>
n<> u<379> t<Module_or_generate_item> p<380> c<378> l<44:3> el<47:29>
n<> u<380> t<Generate_item> p<381> c<379> l<44:3> el<47:29>
n<> u<381> t<Generate_block> p<383> c<380> s<382> l<44:3> el<47:29>
n<> u<382> t<End> p<383> l<49:3> el<49:6>
n<> u<383> t<Generate_block> p<385> c<283> l<31:15> el<49:6>
n<> u<384> t<IF> p<385> s<282> l<31:3> el<31:5>
n<> u<385> t<If_generate_construct> p<386> c<384> l<31:3> el<49:6>
n<> u<386> t<Conditional_generate_construct> p<387> c<385> l<31:3> el<49:6>
n<> u<387> t<Module_common_item> p<388> c<386> l<31:3> el<49:6>
n<> u<388> t<Module_or_generate_item> p<389> c<387> l<31:3> el<49:6>
n<> u<389> t<Non_port_module_item> p<391> c<388> s<390> l<31:3> el<49:6>
n<> u<390> t<Endmodule> p<391> l<52:1> el<52:10>
n<> u<391> t<Module_declaration> p<392> c<228> l<25:1> el<52:10>
n<> u<392> t<Description> p<393> c<391> l<25:1> el<52:10>
n<> u<393> t<Source_text> p<394> c<52> l<1:1> el<52:10>
n<> u<394> t<Top_level_rule> c<1> l<1:1> el<54:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:1:1: No timescale set for "bp_lce".

[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:5:1: No timescale set for "sub".

[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:8:1: No timescale set for "bp_me_nonsynth_lce_tracer".

[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:13:1: No timescale set for "bp_me_nonsynth_lce_tracer2".

[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:19:1: No timescale set for "inter".

[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:25:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:1:1: Compile module "work@bp_lce".

[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:8:1: Compile module "work@bp_me_nonsynth_lce_tracer".

[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:13:1: Compile module "work@bp_me_nonsynth_lce_tracer2".

[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:19:1: Compile module "work@inter".

[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:5:1: Compile module "work@sub".

[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:25:1: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/BindStmt/dut.sv:31:3: Compile generate block "work@testbench.do_bind".

[NTE:EL0503] ${SURELOG_DIR}/tests/BindStmt/dut.sv:25:1: Top level module "work@testbench".

[WRN:EL0500] ${SURELOG_DIR}/tests/BindStmt/dut.sv:45:13: Cannot find a module definition for "work@bp_me_nonsynth_lce_tracer_bad".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 12.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              25
cont_assign                                            3
design                                                 1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                           2
logic_net                                             28
logic_typespec                                        38
module_inst                                           31
operation                                              3
param_assign                                          11
parameter                                             11
port                                                  23
ref_module                                             5
ref_obj                                               39
string_typespec                                        9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              25
cont_assign                                            9
design                                                 1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                           2
logic_net                                             28
logic_typespec                                        38
module_inst                                           31
operation                                              3
param_assign                                          11
parameter                                             11
port                                                  38
ref_module                                             5
ref_obj                                               76
string_typespec                                        9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BindStmt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BindStmt/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BindStmt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@testbench)
|vpiElaborated:1
|vpiName:work@testbench
|uhdmallModules:
\_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@testbench)
  |vpiFullName:work@bp_lce
  |vpiParameter:
  \_parameter: (work@bp_lce.sets_p), line:1:27, endln:1:33
    |vpiParent:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:sets_p
    |vpiFullName:work@bp_lce.sets_p
  |vpiParamAssign:
  \_param_assign: , line:1:27, endln:1:41
    |vpiParent:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_constant: , line:1:36, endln:1:41
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@bp_lce.sets_p), line:1:27, endln:1:33
  |vpiDefName:work@bp_lce
  |vpiNet:
  \_logic_net: (work@bp_lce.a), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:a
    |vpiFullName:work@bp_lce.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bp_lce.b), line:1:71, endln:1:72
    |vpiParent:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:b
    |vpiFullName:work@bp_lce.b
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.a), line:1:55, endln:1:56
    |vpiTypedef:
    \_logic_typespec: , line:1:49, endln:1:54
  |vpiPort:
  \_port: (b), line:1:71, endln:1:72
    |vpiParent:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.b), line:1:71, endln:1:72
    |vpiTypedef:
    \_logic_typespec: , line:1:65, endln:1:70
  |vpiContAssign:
  \_cont_assign: , line:2:8, endln:2:12
    |vpiParent:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_ref_obj: (work@bp_lce.d), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:8, endln:2:12
      |vpiName:d
      |vpiFullName:work@bp_lce.d
      |vpiActual:
      \_logic_net: (d)
    |vpiLhs:
    \_ref_obj: (work@bp_lce.c), line:2:8, endln:2:9
      |vpiParent:
      \_cont_assign: , line:2:8, endln:2:12
      |vpiName:c
      |vpiFullName:work@bp_lce.c
      |vpiActual:
      \_logic_net: (c)
|uhdmallModules:
\_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_design: (work@testbench)
  |vpiFullName:work@bp_me_nonsynth_lce_tracer
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:52
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.sets_p
  |vpiParamAssign:
  \_param_assign: , line:8:46, endln:8:60
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiRhs:
    \_constant: , line:8:55, endln:8:60
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:52
  |vpiDefName:work@bp_me_nonsynth_lce_tracer
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:c
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:d
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
    |vpiNetType:36
  |vpiPort:
  \_port: (c), line:8:74, endln:8:75
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
    |vpiTypedef:
    \_logic_typespec: , line:8:68, endln:8:73
  |vpiPort:
  \_port: (d), line:8:90, endln:8:91
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
    |vpiTypedef:
    \_logic_typespec: , line:8:84, endln:8:89
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:14
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
      |vpiActual:
      \_logic_net: (b)
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:14
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
      |vpiActual:
      \_logic_net: (a)
  |vpiRefModule:
  \_ref_module: work@sub (sub1), line:10:7, endln:10:11
    |vpiName:sub1
    |vpiDefName:work@sub
    |vpiActual:
    \_module_inst: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
|uhdmallModules:
\_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiParent:
  \_design: (work@testbench)
  |vpiFullName:work@bp_me_nonsynth_lce_tracer2
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:53
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.sets_p
  |vpiParamAssign:
  \_param_assign: , line:13:47, endln:13:61
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiRhs:
    \_constant: , line:13:56, endln:13:61
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:53
  |vpiDefName:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:a
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:b
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:clk
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:13:75, endln:13:76
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
    |vpiTypedef:
    \_logic_typespec: , line:13:69, endln:13:74
  |vpiPort:
  \_port: (b), line:13:91, endln:13:92
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
    |vpiTypedef:
    \_logic_typespec: , line:13:85, endln:13:90
  |vpiPort:
  \_port: (clk), line:13:106, endln:13:109
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
    |vpiTypedef:
    \_logic_typespec: , line:13:100, endln:13:105
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:14
    |vpiParent:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.b), line:14:13, endln:14:14
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.a), line:14:10, endln:14:11
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:14
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76
  |vpiRefModule:
  \_ref_module: work@sub (sub1), line:15:7, endln:15:11
    |vpiName:sub1
    |vpiDefName:work@sub
    |vpiActual:
    \_module_inst: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
|uhdmallModules:
\_module_inst: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
  |vpiParent:
  \_design: (work@testbench)
  |vpiFullName:work@inter
  |vpiDefName:work@inter
  |vpiRefModule:
  \_ref_module: work@bp_lce (u1), line:21:23, endln:21:25
    |vpiName:u1
    |vpiDefName:work@bp_lce
    |vpiActual:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
|uhdmallModules:
\_module_inst: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
  |vpiParent:
  \_design: (work@testbench)
  |vpiFullName:work@sub
  |vpiDefName:work@sub
|uhdmallModules:
\_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiParent:
  \_design: (work@testbench)
  |vpiFullName:work@testbench
  |vpiParameter:
  \_parameter: (work@testbench.p), line:30:13, endln:30:14
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:p
    |vpiFullName:work@testbench.p
  |vpiParamAssign:
  \_param_assign: , line:30:13, endln:30:18
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiRhs:
    \_constant: , line:30:17, endln:30:18
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@testbench.p), line:30:13, endln:30:14
  |vpiDefName:work@testbench
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:25:31, endln:25:34
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:clk
    |vpiFullName:work@testbench.clk
    |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:25:31, endln:25:34
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:25:31, endln:25:34
    |vpiTypedef:
    \_logic_typespec: , line:25:25, endln:25:30
  |vpiRefModule:
  \_ref_module: work@bp_lce (u1), line:27:24, endln:27:26
    |vpiName:u1
    |vpiDefName:work@bp_lce
    |vpiActual:
    \_module_inst: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiRefModule:
  \_ref_module: work@inter (tt), line:28:9, endln:28:11
    |vpiName:tt
    |vpiDefName:work@inter
    |vpiActual:
    \_module_inst: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
|uhdmtopModules:
\_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiName:work@testbench
  |vpiParameter:
  \_parameter: (work@testbench.p), line:30:13, endln:30:14
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@testbench.p), line:30:13, endln:30:14
    |vpiName:p
    |vpiFullName:work@testbench.p
  |vpiParamAssign:
  \_param_assign: , line:30:13, endln:30:18
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiRhs:
    \_constant: , line:30:17, endln:30:18
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@testbench.p), line:30:13, endln:30:14
  |vpiDefName:work@testbench
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:25:31, endln:25:34
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiTypespec:
    \_logic_typespec: , line:25:25, endln:25:30
    |vpiName:clk
    |vpiFullName:work@testbench.clk
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:25:31, endln:25:34
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@testbench.clk), line:25:31, endln:25:34
      |vpiParent:
      \_port: (clk), line:25:31, endln:25:34
      |vpiName:clk
      |vpiFullName:work@testbench.clk
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:25:31, endln:25:34
    |vpiTypedef:
    \_logic_typespec: , line:25:25, endln:25:30
    |vpiInstance:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiModule:
  \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:u1
    |vpiFullName:work@testbench.u1
    |vpiParameter:
    \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:33
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
        |vpiParent:
        \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:33
      |vpiName:sets_p
      |vpiFullName:work@testbench.u1.sets_p
    |vpiParamAssign:
    \_param_assign: , line:1:27, endln:1:41
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:36, endln:1:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiTypespec:
        \_string_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:33
    |vpiDefName:work@bp_lce
    |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiTypespec:
      \_logic_typespec: , line:1:49, endln:1:54
      |vpiName:a
      |vpiFullName:work@testbench.u1.a
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiTypespec:
      \_logic_typespec: , line:1:65, endln:1:70
      |vpiName:b
      |vpiFullName:work@testbench.u1.b
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (c)
      |vpiName:c
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (d)
      |vpiName:d
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiPort:
    \_port: (a), line:1:55, endln:1:56
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiName:a
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@testbench.u1.a), line:1:55, endln:1:56
        |vpiParent:
        \_port: (a), line:1:55, endln:1:56
        |vpiName:a
        |vpiFullName:work@testbench.u1.a
        |vpiActual:
        \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56
      |vpiTypedef:
      \_logic_typespec: , line:1:49, endln:1:54
      |vpiInstance:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
    |vpiPort:
    \_port: (b), line:1:71, endln:1:72
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiName:b
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@testbench.u1.b), line:1:71, endln:1:72
        |vpiParent:
        \_port: (b), line:1:71, endln:1:72
        |vpiName:b
        |vpiFullName:work@testbench.u1.b
        |vpiActual:
        \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72
      |vpiTypedef:
      \_logic_typespec: , line:1:65, endln:1:70
      |vpiInstance:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
    |vpiModule:
    \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiName:lce_tracer1
      |vpiFullName:work@testbench.lce_tracer1
      |vpiParameter:
      \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:52
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |STRING:inv
        |vpiTypespec:
        \_string_typespec: 
          |vpiParent:
          \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:52
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.lce_tracer1.sets_p
      |vpiParamAssign:
      \_param_assign: , line:8:46, endln:8:60
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:8:55, endln:8:60
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiTypespec:
          \_string_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:52
      |vpiDefName:work@bp_me_nonsynth_lce_tracer
      |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
      |vpiDefLineNo:8
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer1.c), line:8:74, endln:8:75
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiTypespec:
        \_logic_typespec: , line:8:68, endln:8:73
        |vpiName:c
        |vpiFullName:work@testbench.u1.lce_tracer1.c
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer1.d), line:8:90, endln:8:91
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiTypespec:
        \_logic_typespec: , line:8:84, endln:8:89
        |vpiName:d
        |vpiFullName:work@testbench.u1.lce_tracer1.d
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (a)
        |vpiName:a
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (b)
        |vpiName:b
        |vpiNetType:1
      |vpiInstance:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiPort:
      \_port: (c), line:8:74, endln:8:75
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiName:c
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.a), line:36:30, endln:36:31
          |vpiParent:
          \_port: (c), line:8:74, endln:8:75
          |vpiName:a
          |vpiFullName:work@testbench.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer1.c), line:36:28, endln:36:29
          |vpiParent:
          \_port: (c), line:8:74, endln:8:75
          |vpiName:c
          |vpiFullName:work@testbench.lce_tracer1.c
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer1.c), line:8:74, endln:8:75
        |vpiTypedef:
        \_logic_typespec: , line:8:68, endln:8:73
        |vpiInstance:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
      |vpiPort:
      \_port: (d), line:8:90, endln:8:91
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiName:d
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@testbench.b), line:36:37, endln:36:38
          |vpiParent:
          \_port: (d), line:8:90, endln:8:91
          |vpiName:b
          |vpiFullName:work@testbench.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer1.d), line:36:35, endln:36:36
          |vpiParent:
          \_port: (d), line:8:90, endln:8:91
          |vpiName:d
          |vpiFullName:work@testbench.lce_tracer1.d
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer1.d), line:8:90, endln:8:91
        |vpiTypedef:
        \_logic_typespec: , line:8:84, endln:8:89
        |vpiInstance:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
      |vpiModule:
      \_module_inst: work@sub (work@testbench.lce_tracer1.sub1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:10:3, endln:10:14
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiName:sub1
        |vpiFullName:work@testbench.lce_tracer1.sub1
        |vpiDefName:work@sub
        |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
        |vpiDefLineNo:5
        |vpiInstance:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
      |vpiContAssign:
      \_cont_assign: , line:9:10, endln:9:14
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiRhs:
        \_ref_obj: (work@testbench.u1.lce_tracer1.b), line:9:13, endln:9:14
          |vpiParent:
          \_cont_assign: , line:9:10, endln:9:14
          |vpiName:b
          |vpiFullName:work@testbench.u1.lce_tracer1.b
          |vpiActual:
          \_logic_net: (b)
        |vpiLhs:
        \_ref_obj: (work@testbench.u1.lce_tracer1.a), line:9:10, endln:9:11
          |vpiParent:
          \_cont_assign: , line:9:10, endln:9:14
          |vpiName:a
          |vpiFullName:work@testbench.u1.lce_tracer1.a
          |vpiActual:
          \_logic_net: (a)
    |vpiModule:
    \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiName:lce_tracer2
      |vpiFullName:work@testbench.lce_tracer2
      |vpiParameter:
      \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:53
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |STRING:inv
        |vpiTypespec:
        \_string_typespec: 
          |vpiParent:
          \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:53
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.lce_tracer2.sets_p
      |vpiParamAssign:
      \_param_assign: , line:13:47, endln:13:61
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:13:56, endln:13:61
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_string_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:53
      |vpiDefName:work@bp_me_nonsynth_lce_tracer2
      |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
      |vpiDefLineNo:13
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiTypespec:
        \_logic_typespec: , line:13:69, endln:13:74
        |vpiName:a
        |vpiFullName:work@testbench.u1.lce_tracer2.a
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiTypespec:
        \_logic_typespec: , line:13:85, endln:13:90
        |vpiName:b
        |vpiFullName:work@testbench.u1.lce_tracer2.b
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.clk), line:13:106, endln:13:109
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiTypespec:
        \_logic_typespec: , line:13:100, endln:13:105
        |vpiName:clk
        |vpiFullName:work@testbench.u1.lce_tracer2.clk
        |vpiNetType:36
      |vpiInstance:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiPort:
      \_port: (a), line:13:75, endln:13:76
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiName:a
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.a), line:42:27, endln:42:28
          |vpiParent:
          \_port: (a), line:13:75, endln:13:76
          |vpiName:a
          |vpiFullName:work@testbench.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.a), line:13:75, endln:13:76
          |vpiParent:
          \_port: (a), line:13:75, endln:13:76
          |vpiName:a
          |vpiFullName:work@testbench.lce_tracer2.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76
        |vpiTypedef:
        \_logic_typespec: , line:13:69, endln:13:74
        |vpiInstance:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
      |vpiPort:
      \_port: (b), line:13:91, endln:13:92
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiName:b
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@testbench.b), line:42:27, endln:42:28
          |vpiParent:
          \_port: (b), line:13:91, endln:13:92
          |vpiName:b
          |vpiFullName:work@testbench.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.b), line:13:91, endln:13:92
          |vpiParent:
          \_port: (b), line:13:91, endln:13:92
          |vpiName:b
          |vpiFullName:work@testbench.lce_tracer2.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92
        |vpiTypedef:
        \_logic_typespec: , line:13:85, endln:13:90
        |vpiInstance:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
      |vpiPort:
      \_port: (clk), line:13:106, endln:13:109
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiName:clk
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.clk), line:42:27, endln:42:28
          |vpiParent:
          \_port: (clk), line:13:106, endln:13:109
          |vpiName:clk
          |vpiFullName:work@testbench.clk
          |vpiActual:
          \_logic_net: (work@testbench.clk), line:25:31, endln:25:34
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.clk), line:13:106, endln:13:109
          |vpiParent:
          \_port: (clk), line:13:106, endln:13:109
          |vpiName:clk
          |vpiFullName:work@testbench.lce_tracer2.clk
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.clk), line:13:106, endln:13:109
        |vpiTypedef:
        \_logic_typespec: , line:13:100, endln:13:105
        |vpiInstance:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
      |vpiModule:
      \_module_inst: work@sub (work@testbench.lce_tracer2.sub1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:15:3, endln:15:14
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiName:sub1
        |vpiFullName:work@testbench.lce_tracer2.sub1
        |vpiDefName:work@sub
        |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
        |vpiDefLineNo:5
        |vpiInstance:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
      |vpiContAssign:
      \_cont_assign: , line:14:10, endln:14:14
        |vpiParent:
        \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiRhs:
        \_ref_obj: (work@testbench.u1.lce_tracer2.b), line:14:13, endln:14:14
          |vpiParent:
          \_cont_assign: , line:14:10, endln:14:14
          |vpiName:b
          |vpiFullName:work@testbench.u1.lce_tracer2.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92
        |vpiLhs:
        \_ref_obj: (work@testbench.u1.lce_tracer2.a), line:14:10, endln:14:11
          |vpiParent:
          \_cont_assign: , line:14:10, endln:14:14
          |vpiName:a
          |vpiFullName:work@testbench.u1.lce_tracer2.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76
    |vpiContAssign:
    \_cont_assign: , line:2:8, endln:2:12
      |vpiParent:
      \_module_inst: work@bp_lce (work@testbench.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:27:3, endln:27:30
      |vpiRhs:
      \_ref_obj: (work@testbench.u1.d), line:2:11, endln:2:12
        |vpiParent:
        \_cont_assign: , line:2:8, endln:2:12
        |vpiName:d
        |vpiFullName:work@testbench.u1.d
        |vpiActual:
        \_logic_net: (d)
      |vpiLhs:
      \_ref_obj: (work@testbench.u1.c), line:2:8, endln:2:9
        |vpiParent:
        \_cont_assign: , line:2:8, endln:2:12
        |vpiName:c
        |vpiFullName:work@testbench.u1.c
        |vpiActual:
        \_logic_net: (c)
  |vpiModule:
  \_module_inst: work@inter (work@testbench.tt), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:28:3, endln:28:15
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:tt
    |vpiFullName:work@testbench.tt
    |vpiDefName:work@inter
    |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
    |vpiDefLineNo:19
    |vpiNet:
    \_logic_net: (work@testbench.tt.clk)
      |vpiParent:
      \_module_inst: work@inter (work@testbench.tt), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:28:3, endln:28:15
      |vpiName:clk
      |vpiFullName:work@testbench.tt.clk
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiModule:
    \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
      |vpiParent:
      \_module_inst: work@inter (work@testbench.tt), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:28:3, endln:28:15
      |vpiName:u1
      |vpiFullName:work@testbench.tt.u1
      |vpiParameter:
      \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:33
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |STRING:inv
        |vpiTypespec:
        \_string_typespec: 
          |vpiParent:
          \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:33
        |vpiName:sets_p
        |vpiFullName:work@testbench.tt.u1.sets_p
      |vpiParamAssign:
      \_param_assign: , line:1:27, endln:1:41
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:1:36, endln:1:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_string_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:33
      |vpiDefName:work@bp_lce
      |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
      |vpiDefLineNo:1
      |vpiNet:
      \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiTypespec:
        \_logic_typespec: , line:1:49, endln:1:54
        |vpiName:a
        |vpiFullName:work@testbench.tt.u1.a
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiTypespec:
        \_logic_typespec: , line:1:65, endln:1:70
        |vpiName:b
        |vpiFullName:work@testbench.tt.u1.b
        |vpiNetType:36
      |vpiInstance:
      \_module_inst: work@inter (work@testbench.tt), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:28:3, endln:28:15
      |vpiPort:
      \_port: (a), line:1:55, endln:1:56
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiName:a
        |vpiDirection:1
        |vpiLowConn:
        \_ref_obj: (work@testbench.tt.u1.a), line:1:55, endln:1:56
          |vpiParent:
          \_port: (a), line:1:55, endln:1:56
          |vpiName:a
          |vpiFullName:work@testbench.tt.u1.a
          |vpiActual:
          \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56
        |vpiTypedef:
        \_logic_typespec: , line:1:49, endln:1:54
        |vpiInstance:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
      |vpiPort:
      \_port: (b), line:1:71, endln:1:72
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiName:b
        |vpiDirection:2
        |vpiLowConn:
        \_ref_obj: (work@testbench.tt.u1.b), line:1:71, endln:1:72
          |vpiParent:
          \_port: (b), line:1:71, endln:1:72
          |vpiName:b
          |vpiFullName:work@testbench.tt.u1.b
          |vpiActual:
          \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72
        |vpiTypedef:
        \_logic_typespec: , line:1:65, endln:1:70
        |vpiInstance:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
      |vpiModule:
      \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiName:lce_tracer1
        |vpiFullName:work@testbench.tt.lce_tracer1
        |vpiParameter:
        \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:52
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |STRING:inv
          |vpiTypespec:
          \_string_typespec: 
            |vpiParent:
            \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:52
          |vpiName:sets_p
          |vpiFullName:work@testbench.tt.u1.lce_tracer1.sets_p
        |vpiParamAssign:
        \_param_assign: , line:8:46, endln:8:60
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:8:55, endln:8:60
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiTypespec:
            \_string_typespec: 
            |vpiConstType:9
          |vpiLhs:
          \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:52
        |vpiDefName:work@bp_me_nonsynth_lce_tracer
        |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
        |vpiDefLineNo:8
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer1.c), line:8:74, endln:8:75
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |vpiTypespec:
          \_logic_typespec: , line:8:68, endln:8:73
          |vpiName:c
          |vpiFullName:work@testbench.tt.u1.lce_tracer1.c
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer1.d), line:8:90, endln:8:91
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |vpiTypespec:
          \_logic_typespec: , line:8:84, endln:8:89
          |vpiName:d
          |vpiFullName:work@testbench.tt.u1.lce_tracer1.d
          |vpiNetType:36
        |vpiInstance:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiPort:
        \_port: (c), line:8:74, endln:8:75
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |vpiName:c
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.a), line:36:30, endln:36:31
            |vpiParent:
            \_port: (c), line:8:74, endln:8:75
            |vpiName:a
            |vpiFullName:work@testbench.tt.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer1.c), line:36:28, endln:36:29
            |vpiParent:
            \_port: (c), line:8:74, endln:8:75
            |vpiName:c
            |vpiFullName:work@testbench.tt.lce_tracer1.c
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer1.c), line:8:74, endln:8:75
          |vpiTypedef:
          \_logic_typespec: , line:8:68, endln:8:73
          |vpiInstance:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiPort:
        \_port: (d), line:8:90, endln:8:91
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |vpiName:d
          |vpiDirection:2
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.b), line:36:37, endln:36:38
            |vpiParent:
            \_port: (d), line:8:90, endln:8:91
            |vpiName:b
            |vpiFullName:work@testbench.tt.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer1.d), line:36:35, endln:36:36
            |vpiParent:
            \_port: (d), line:8:90, endln:8:91
            |vpiName:d
            |vpiFullName:work@testbench.tt.lce_tracer1.d
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer1.d), line:8:90, endln:8:91
          |vpiTypedef:
          \_logic_typespec: , line:8:84, endln:8:89
          |vpiInstance:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiModule:
        \_module_inst: work@sub (work@testbench.tt.lce_tracer1.sub1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:10:3, endln:10:14
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |vpiName:sub1
          |vpiFullName:work@testbench.tt.lce_tracer1.sub1
          |vpiDefName:work@sub
          |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
          |vpiDefLineNo:5
          |vpiInstance:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
        |vpiContAssign:
        \_cont_assign: , line:9:10, endln:9:14
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:34:13, endln:36:41
          |vpiRhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer1.b), line:9:13, endln:9:14
            |vpiParent:
            \_cont_assign: , line:9:10, endln:9:14
            |vpiName:b
            |vpiFullName:work@testbench.tt.u1.lce_tracer1.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72
          |vpiLhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer1.a), line:9:10, endln:9:11
            |vpiParent:
            \_cont_assign: , line:9:10, endln:9:14
            |vpiName:a
            |vpiFullName:work@testbench.tt.u1.lce_tracer1.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56
      |vpiModule:
      \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiName:lce_tracer2
        |vpiFullName:work@testbench.tt.lce_tracer2
        |vpiParameter:
        \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:53
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |STRING:inv
          |vpiTypespec:
          \_string_typespec: 
            |vpiParent:
            \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:53
          |vpiName:sets_p
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.sets_p
        |vpiParamAssign:
        \_param_assign: , line:13:47, endln:13:61
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:13:56, endln:13:61
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiTypespec:
            \_string_typespec: 
            |vpiConstType:9
          |vpiLhs:
          \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:53
        |vpiDefName:work@bp_me_nonsynth_lce_tracer2
        |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
        |vpiDefLineNo:13
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiTypespec:
          \_logic_typespec: , line:13:69, endln:13:74
          |vpiName:a
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.a
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiTypespec:
          \_logic_typespec: , line:13:85, endln:13:90
          |vpiName:b
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.b
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.clk), line:13:106, endln:13:109
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiTypespec:
          \_logic_typespec: , line:13:100, endln:13:105
          |vpiName:clk
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.clk
          |vpiNetType:36
        |vpiInstance:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiPort:
        \_port: (a), line:13:75, endln:13:76
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiName:a
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.a), line:42:27, endln:42:28
            |vpiParent:
            \_port: (a), line:13:75, endln:13:76
            |vpiName:a
            |vpiFullName:work@testbench.tt.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.a), line:13:75, endln:13:76
            |vpiParent:
            \_port: (a), line:13:75, endln:13:76
            |vpiName:a
            |vpiFullName:work@testbench.tt.lce_tracer2.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76
          |vpiTypedef:
          \_logic_typespec: , line:13:69, endln:13:74
          |vpiInstance:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiPort:
        \_port: (b), line:13:91, endln:13:92
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiName:b
          |vpiDirection:2
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.b), line:42:27, endln:42:28
            |vpiParent:
            \_port: (b), line:13:91, endln:13:92
            |vpiName:b
            |vpiFullName:work@testbench.tt.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.b), line:13:91, endln:13:92
            |vpiParent:
            \_port: (b), line:13:91, endln:13:92
            |vpiName:b
            |vpiFullName:work@testbench.tt.lce_tracer2.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92
          |vpiTypedef:
          \_logic_typespec: , line:13:85, endln:13:90
          |vpiInstance:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiPort:
        \_port: (clk), line:13:106, endln:13:109
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiName:clk
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.clk), line:42:27, endln:42:28
            |vpiParent:
            \_port: (clk), line:13:106, endln:13:109
            |vpiName:clk
            |vpiFullName:work@testbench.tt.clk
            |vpiActual:
            \_logic_net: (work@testbench.tt.clk)
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.clk), line:13:106, endln:13:109
            |vpiParent:
            \_port: (clk), line:13:106, endln:13:109
            |vpiName:clk
            |vpiFullName:work@testbench.tt.lce_tracer2.clk
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.clk), line:13:106, endln:13:109
          |vpiTypedef:
          \_logic_typespec: , line:13:100, endln:13:105
          |vpiInstance:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiModule:
        \_module_inst: work@sub (work@testbench.tt.lce_tracer2.sub1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:15:3, endln:15:14
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiName:sub1
          |vpiFullName:work@testbench.tt.lce_tracer2.sub1
          |vpiDefName:work@sub
          |vpiDefFile:${SURELOG_DIR}/tests/BindStmt/dut.sv
          |vpiDefLineNo:5
          |vpiInstance:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
        |vpiContAssign:
        \_cont_assign: , line:14:10, endln:14:14
          |vpiParent:
          \_module_inst: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:40:13, endln:42:31
          |vpiRhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer2.b), line:14:13, endln:14:14
            |vpiParent:
            \_cont_assign: , line:14:10, endln:14:14
            |vpiName:b
            |vpiFullName:work@testbench.tt.u1.lce_tracer2.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92
          |vpiLhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer2.a), line:14:10, endln:14:11
            |vpiParent:
            \_cont_assign: , line:14:10, endln:14:14
            |vpiName:a
            |vpiFullName:work@testbench.tt.u1.lce_tracer2.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76
      |vpiContAssign:
      \_cont_assign: , line:2:8, endln:2:12
        |vpiParent:
        \_module_inst: work@bp_lce (work@testbench.tt.u1), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:21:2, endln:21:29
        |vpiRhs:
        \_ref_obj: (work@testbench.tt.u1.d), line:2:11, endln:2:12
          |vpiParent:
          \_cont_assign: , line:2:8, endln:2:12
          |vpiName:d
          |vpiFullName:work@testbench.tt.u1.d
          |vpiActual:
          \_logic_net: (d)
        |vpiLhs:
        \_ref_obj: (work@testbench.tt.u1.c), line:2:8, endln:2:9
          |vpiParent:
          \_cont_assign: , line:2:8, endln:2:12
          |vpiName:c
          |vpiFullName:work@testbench.tt.u1.c
          |vpiActual:
          \_logic_net: (c)
  |vpiGenScopeArray:
  \_gen_scope_array: (work@testbench.do_bind), line:31:3, endln:49:6
    |vpiParent:
    \_module_inst: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:do_bind
    |vpiFullName:work@testbench.do_bind
    |vpiGenScope:
    \_gen_scope: (work@testbench.do_bind)
      |vpiParent:
      \_gen_scope_array: (work@testbench.do_bind), line:31:3, endln:49:6
      |vpiFullName:work@testbench.do_bind
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BindStmt/dut.sv | ${SURELOG_DIR}/build/regression/BindStmt/roundtrip/dut_000.sv | 23 | 52 |