
*** Running vivado
    with args -log system_microblaze_0_xlconcat_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_microblaze_0_xlconcat_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_microblaze_0_xlconcat_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 312.391 ; gain = 86.391
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_xlconcat_0' [c:/Users/Liyuan Wang/Desktop/Grad courses/EE 253/final_project/lab2_handout.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/Liyuan Wang/Desktop/Grad courses/EE 253/final_project/lab2_handout.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (1#1) [c:/Users/Liyuan Wang/Desktop/Grad courses/EE 253/final_project/lab2_handout.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_xlconcat_0' (2#1) [c:/Users/Liyuan Wang/Desktop/Grad courses/EE 253/final_project/lab2_handout.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 362.758 ; gain = 136.758
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 362.758 ; gain = 136.758
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 593.113 ; gain = 0.188
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 593.113 ; gain = 367.113
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 593.113 ; gain = 367.113
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 593.113 ; gain = 367.113
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 593.113 ; gain = 367.113
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 593.113 ; gain = 367.113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 659.836 ; gain = 433.836
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 659.836 ; gain = 433.836
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 669.363 ; gain = 443.363
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 669.363 ; gain = 443.363
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 669.363 ; gain = 443.363
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 669.363 ; gain = 443.363
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 669.363 ; gain = 443.363
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 669.363 ; gain = 443.363
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 669.363 ; gain = 443.363

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 669.363 ; gain = 443.363
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:06 . Memory (MB): peak = 680.719 ; gain = 458.695
