# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../files/fpga1/dsp_mul.v" \

sv xil_defaultlib  \
"../../../../../../../tb/fpga1/tb_dsp_mul.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
