<?xml version="1.0"?>
<block name="oneff_gemini_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:f4985363b8528791af28f9448bbb2ca4af704e5b35d81931c0203cd7f49b81a8" atom_netlist_id="SHA256:8118594065d5042c1c30228ef340a5d1238818fa50ed3da01339473ed1ffe549">
	<inputs>d rstn clock0</inputs>
	<outputs>out:q</outputs>
	<clocks>clock0</clocks>
	<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="clb[0]" mode="default">
		<inputs>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I10">open open open open open open d open open open open open</port>
			<port name="I00">rstn open open open open open open open open open open open</port>
			<port name="IS0">$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y open open open open open</port>
			<port name="cin">open</port>
			<port name="cascdn_i">open</port>
			<port name="cascup_i">open</port>
			<port name="sc_in">open open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open open open open open open open open open open open open open fle_wrapper[0].out[19]-&gt;outputs open open open fle_wrapper[0].out[23]-&gt;outputs</port>
			<port name="cout">open</port>
			<port name="cascdn_o">open</port>
			<port name="cascup_o">open</port>
			<port name="sc_out">open open</port>
		</outputs>
		<clocks>
			<port name="clk">clock0 open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="fle_wrapper[0]" mode="default">
			<inputs>
				<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open clb.I10[6]-&gt;II_0_39 open open open open clb.I00[0]-&gt;II_0_44 open open open</port>
				<port name="SS">open clb.IS0[0]-&gt;is0_inputs open open open open</port>
				<port name="cin">open</port>
				<port name="clk">clb.clk[0]-&gt;clock_muxes</port>
				<port name="cascdn_i">open</port>
				<port name="cascup_i">open</port>
				<port name="sc_in">open open</port>
			</inputs>
			<outputs>
				<port name="out">open open open open open open open open open open open open open open open open open open open ff_wrap[0].out_dn[6]-&gt;out_complete_dn_6 open open open comb_block[0].o6[7]-&gt;direct_o6_output_7</port>
				<port name="cout">open</port>
				<port name="cascdn_o">open</port>
				<port name="cascup_o">open</port>
				<port name="sc_out">open open</port>
			</outputs>
			<clocks />
			<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="comb_block[0]" mode="default">
				<inputs>
					<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open fle_wrapper.II[39]-&gt;in_direct open open open open fle_wrapper.II[44]-&gt;in_direct open open open</port>
					<port name="cin">open</port>
					<port name="cascdn_i">open</port>
					<port name="cascup_i">open</port>
				</inputs>
				<outputs>
					<port name="out0">open open open open open open open open</port>
					<port name="o6">open open open open open open open lut_block[0].o6[7]-&gt;direct_comb_block_o6</port>
					<port name="out1">open open open open open open lut_block[0].o6[6]-&gt;out_mux1_6 open</port>
					<port name="cout">open</port>
					<port name="cascdn_o">open</port>
					<port name="cascup_o">open</port>
				</outputs>
				<clocks />
				<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="lut_block[0]" mode="default">
					<inputs>
						<port name="II">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open comb_block.II[39]-&gt;direct_II open open open open comb_block.II[44]-&gt;direct_II open open open</port>
						<port name="cascdn_i">open</port>
						<port name="cascup_i">open</port>
					</inputs>
					<outputs>
						<port name="o4_up_1">open open open open open open open open</port>
						<port name="o4_up_2">open open open open open open open open</port>
						<port name="o4_dn_1">open open open open open open open open</port>
						<port name="o4_dn_2">open open open open open open open open</port>
						<port name="o5_up">open open open open open open open open</port>
						<port name="o5_dn">open open open open open open open open</port>
						<port name="o6">open open open open open open frac_lut[6].o6[0]-&gt;direct_out6 frac_lut[7].o6[0]-&gt;direct_out6</port>
						<port name="cascdn_o">open</port>
						<port name="cascup_o">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="frac_lut[0]" />
					<block name="open" instance="frac_lut[1]" />
					<block name="open" instance="frac_lut[2]" />
					<block name="open" instance="frac_lut[3]" />
					<block name="open" instance="frac_lut[4]" />
					<block name="open" instance="frac_lut[5]" />
					<block name="open" instance="frac_lut[6]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="II">open open open lut_block.II[39]-&gt;direct_in open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">open</port>
							<port name="o6">mux_wrap[0].o6[0]-&gt;direct_o6</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="open" instance="mux_wrap[0]" mode="lut6_mode" pb_type_num_modes="4">
							<inputs>
								<port name="II">open open open frac_lut.II[3]-&gt;direct_II open open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">open</port>
								<port name="o6">lut6[0].out[0]-&gt;direct_out6</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">open open open mux_wrap.II[3]-&gt;direct_in open open</port>
								</inputs>
								<outputs>
									<port name="out">lut6[0].in[3]-&gt;complete:lut6</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="frac_lut[7]" mode="default">
						<inputs>
							<port name="II">open open lut_block.II[44]-&gt;direct_in open open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">open</port>
							<port name="o6">mux_wrap[0].o6[0]-&gt;direct_o6</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="mux_wrap[0]" mode="lut6_mode">
							<inputs>
								<port name="II">open open frac_lut.II[2]-&gt;direct_II open open open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">open</port>
								<port name="o6">lut6[0].out[0]-&gt;direct_out6</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="lut6[0]" mode="lut6">
								<inputs>
									<port name="in">open open mux_wrap.II[2]-&gt;direct_in open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
								</outputs>
								<clocks />
								<block name="$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open open</port>
										<port_rotation_map name="in">open open 0 open open open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="fa_2bit_block[0]" />
			</block>
			<block name="q" instance="ff_wrap[0]" mode="default">
				<inputs>
					<port name="o_up">open open open open open open open open</port>
					<port name="o_dn">open open open open open open comb_block[0].out1[6]-&gt;direct_out1 open</port>
					<port name="reset">open open fle_wrapper.SS[1]-&gt;reset_mux open</port>
					<port name="enable">open open open open</port>
					<port name="sc_in">open open</port>
				</inputs>
				<outputs>
					<port name="out_up">open open open open open open open open</port>
					<port name="out_dn">open open open open open open ff_half[1].out[6]-&gt;ff_out_dn_6 open</port>
					<port name="sc_out">open open</port>
				</outputs>
				<clocks>
					<port name="clock">fle_wrapper.clk[0]-&gt;clock_mux</port>
				</clocks>
				<block name="open" instance="ff_half[0]" />
				<block name="q" instance="ff_half[1]" mode="posedge_flop_flop_mode">
					<inputs>
						<port name="in">open open open open open open ff_wrap.o_dn[6]-&gt;even_input_1 open</port>
						<port name="reset">ff_wrap.reset[2]-&gt;direct_reset_dn</port>
						<port name="enable">open</port>
						<port name="sc_in">open open</port>
					</inputs>
					<outputs>
						<port name="out">open open open open open open flop_quad[1].Q[2]-&gt;direct_q open</port>
						<port name="sc_out">open open</port>
					</outputs>
					<clocks>
						<port name="clock">ff_wrap.clock[0]-&gt;direct_clock_dn</port>
					</clocks>
					<block name="open" instance="flop_quad[0]" />
					<block name="q" instance="flop_quad[1]" mode="async_reset_no_enable">
						<inputs>
							<port name="DIN">open open ff_half.in[6]-&gt;direct_in open</port>
							<port name="RESET">ff_half.reset[0]-&gt;direct_reset</port>
							<port name="ENABLE">open</port>
						</inputs>
						<outputs>
							<port name="Q">open open DFFR[2].Q[0]-&gt;direct_q open</port>
						</outputs>
						<clocks>
							<port name="CLOCK">ff_half.clock[0]-&gt;direct_clock</port>
						</clocks>
						<block name="open" instance="DFFR[0]" />
						<block name="open" instance="DFFR[1]" />
						<block name="q" instance="DFFR[2]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[2]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
							</inputs>
							<outputs>
								<port name="Q">q</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="open" instance="DFFR[3]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:q" instance="io[1]" mode="io_output">
		<inputs>
			<port name="f2a_i">q</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:q" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:q" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="d" instance="io[2]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="d" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="d" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">d</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="rstn" instance="io[3]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="rstn" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="rstn" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">rstn</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="clock0" instance="io[4]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="clock0" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clock0" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clock0</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
