<stg><name>tpgBackground_Pipeline_VITIS_LOOP_565_2</name>


<trans_list>

<trans id="689" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %outpix_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %outpix_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %outpix_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %rev_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev

]]></Node>
<StgValue><ssdm name="rev_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %passthruStartY_val_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartY_val_load

]]></Node>
<StgValue><ssdm name="passthruStartY_val_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %passthruStartX_val_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartX_val_load

]]></Node>
<StgValue><ssdm name="passthruStartX_val_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %passthruEndX_val_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruEndX_val_load

]]></Node>
<StgValue><ssdm name="passthruEndX_val_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp

]]></Node>
<StgValue><ssdm name="icmp_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:9 %sub35_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sub35_i

]]></Node>
<StgValue><ssdm name="sub35_i_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %cmp_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i

]]></Node>
<StgValue><ssdm name="cmp_i_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %cmp11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp11_i

]]></Node>
<StgValue><ssdm name="cmp11_i_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:12 %barWidthMinSamples_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:13 %sub_i_i_i_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub_i_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_i_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:15 %barWidth_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth

]]></Node>
<StgValue><ssdm name="barWidth_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:16 %barWidth_cast_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth_cast

]]></Node>
<StgValue><ssdm name="barWidth_cast_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %cmp33_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_i

]]></Node>
<StgValue><ssdm name="cmp33_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %colorFormatLocal_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormatLocal

]]></Node>
<StgValue><ssdm name="colorFormatLocal_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %patternId_val_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val_load

]]></Node>
<StgValue><ssdm name="patternId_val_load_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %cmp8_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp8

]]></Node>
<StgValue><ssdm name="cmp8_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:22 %conv2_i_i15_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %conv2_i_i15_i

]]></Node>
<StgValue><ssdm name="conv2_i_i15_i_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:23 %conv2_i_i_i295_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %conv2_i_i_i295

]]></Node>
<StgValue><ssdm name="conv2_i_i_i295_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:25 %outpix_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %outpix

]]></Node>
<StgValue><ssdm name="outpix_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:26 %outpix_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %outpix_1

]]></Node>
<StgValue><ssdm name="outpix_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:27 %outpix_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %outpix_2

]]></Node>
<StgValue><ssdm name="outpix_2_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:28 %barWidth_cast_cast = zext i11 %barWidth_cast_read

]]></Node>
<StgValue><ssdm name="barWidth_cast_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:31 %store_ln552 = store i10 %outpix_2_read, i10 %outpix_5

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:32 %store_ln552 = store i10 %outpix_1_read, i10 %outpix_4

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %store_ln552 = store i10 %outpix_read, i10 %outpix_3

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %store_ln1823 = store i16 0, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln1823"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35 %br_ln565 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6:0 %x_1 = load i16 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:4 %icmp_ln565 = icmp_eq  i16 %x_1, i16 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln565"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:5 %add_ln565 = add i16 %x_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6:6 %br_ln565 = br i1 %icmp_ln565, void %for.body6.split, void %for.inc103.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:0 %vBarSel_loc_1_out_load = load i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_loc_1_out_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:1 %hBarSel_2_0_loc_1_out_load = load i8 %hBarSel_2_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_2_0_loc_1_out_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:2 %hBarSel_0_loc_1_out_load = load i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_0_loc_1_out_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
for.body6.split:3 %hBarSel_3_0_loc_1_out_load = load i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_3_0_loc_1_out_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="16">
<![CDATA[
for.body6.split:4 %zext_ln565 = zext i16 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln565"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6.split:5 %empty_81 = icmp_eq  i16 %x_1, i16 0

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="16">
<![CDATA[
for.body6.split:6 %x_2 = trunc i16 %x_1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:7 %trunc_ln565_1 = trunc i8 %hBarSel_2_0_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:8 %trunc_ln565_2 = trunc i8 %hBarSel_0_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:9 %trunc_ln565_3 = trunc i8 %vBarSel_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="8">
<![CDATA[
for.body6.split:10 %trunc_ln565_4 = trunc i8 %hBarSel_3_0_loc_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body6.split:11 %specpipeline_ln568 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln568"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body6.split:12 %speclooptripcount_ln552 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln552"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body6.split:13 %specloopname_ln565 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln565"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6.split:14 %br_ln570 = br i1 %cmp8_read, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb45:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i, i8 0, void %sw.epilog, i8 1, void %cond.end.i4

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i:0 %select_ln1207_13 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_13"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i:1 %br_ln1207 = br void %cond.end.i4

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb43:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i8, i8 0, void %sw.epilog, i8 1, void %cond.end.i14

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i8:0 %select_ln1207_12 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_12"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i8:1 %br_ln1207 = br void %cond.end.i14

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb41:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i20, i8 0, void %sw.epilog, i8 1, void %cond.end.i26

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i20:0 %select_ln1207_11 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_11"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i20:1 %br_ln1207 = br void %cond.end.i26

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb37:0 %or_ln1563 = or i16 %x_1, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1563"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb37:1 %icmp_ln1563 = icmp_eq  i16 %or_ln1563, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1563"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb37:2 %br_ln1563 = br i1 %icmp_ln1563, void %if.else.i315, void %if.then.i311

]]></Node>
<StgValue><ssdm name="br_ln1563"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10">
<![CDATA[
if.else.i315:0 %yCount_2_load = load i10 %yCount_2

]]></Node>
<StgValue><ssdm name="yCount_2_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="10">
<![CDATA[
if.else.i315:1 %zext_ln1568 = zext i10 %yCount_2_load

]]></Node>
<StgValue><ssdm name="zext_ln1568"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i315:2 %icmp_ln1568 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1568

]]></Node>
<StgValue><ssdm name="icmp_ln1568"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i315:3 %and_ln1568 = and i1 %icmp_ln1568, i1 %empty_81

]]></Node>
<StgValue><ssdm name="and_ln1568"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i315:4 %br_ln1568 = br i1 %and_ln1568, void %if.else14.i318, void %if.then13.i317

]]></Node>
<StgValue><ssdm name="br_ln1568"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else14.i318:0 %br_ln1572 = br i1 %empty_81, void %VITIS_LOOP_1578_1.i, void %if.then17.i319

]]></Node>
<StgValue><ssdm name="br_ln1572"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
if.then17.i319:0 %vBarSel_1_loc_1_out_load = load i8 %vBarSel_1_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_1_loc_1_out_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then17.i319:1 %store_ln1574 = store i10 0, i10 %yCount_2

]]></Node>
<StgValue><ssdm name="store_ln1574"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then17.i319:2 %add_ln1575 = add i8 %vBarSel_1_loc_1_out_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1575"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then17.i319:3 %store_ln1575 = store i8 %add_ln1575, i8 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1575"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then17.i319:4 %store_ln1575 = store i8 %add_ln1575, i8 %vBarSel_1_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1575"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="0"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i319:5 %br_ln1576 = br void %VITIS_LOOP_1578_1.i

]]></Node>
<StgValue><ssdm name="br_ln1576"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then13.i317:0 %add_ln1570 = add i10 %yCount_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1570"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then13.i317:1 %store_ln1570 = store i10 %add_ln1570, i10 %yCount_2

]]></Node>
<StgValue><ssdm name="store_ln1570"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="0"/>
<literal name="and_ln1568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i317:2 %br_ln1571 = br void %VITIS_LOOP_1578_1.i

]]></Node>
<StgValue><ssdm name="br_ln1571"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i311:0 %store_ln1565 = store i10 0, i10 %yCount_2

]]></Node>
<StgValue><ssdm name="store_ln1565"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i311:1 %store_ln1566 = store i8 0, i8 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1566"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i311:2 %store_ln0 = store i8 0, i8 %vBarSel_1_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="icmp_ln1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
if.then.i311:3 %br_ln1567 = br void %VITIS_LOOP_1578_1.i

]]></Node>
<StgValue><ssdm name="br_ln1567"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1578_1.i:3 %br_ln1581 = br i1 %empty_81, void %if.else28.i, void %if.then24.i

]]></Node>
<StgValue><ssdm name="br_ln1581"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10">
<![CDATA[
if.else28.i:0 %xCount_2_0_load = load i10 %xCount_2_0

]]></Node>
<StgValue><ssdm name="xCount_2_0_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else28.i:1 %icmp_ln1586 = icmp_ult  i10 %xCount_2_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="icmp_ln1586"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else28.i:2 %br_ln1586 = br i1 %icmp_ln1586, void %if.else36.i, void %if.then32.i

]]></Node>
<StgValue><ssdm name="br_ln1586"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else36.i:0 %sub_ln1592 = sub i10 %xCount_2_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="sub_ln1592"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else36.i:1 %store_ln1592 = store i10 %sub_ln1592, i10 %xCount_2_0

]]></Node>
<StgValue><ssdm name="store_ln1592"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else36.i:2 %add_ln1593 = add i3 %trunc_ln565_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1593"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="3">
<![CDATA[
if.else36.i:3 %zext_ln1593 = zext i3 %add_ln1593

]]></Node>
<StgValue><ssdm name="zext_ln1593"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else36.i:4 %store_ln1593 = store i3 %add_ln1593, i3 %hBarSel_2_0

]]></Node>
<StgValue><ssdm name="store_ln1593"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else36.i:5 %store_ln1593 = store i8 %zext_ln1593, i8 %hBarSel_2_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1593"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
if.else36.i:6 %br_ln0 = br void %if.end48.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then32.i:0 %add_ln1588 = add i10 %xCount_2_0_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1588"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then32.i:1 %store_ln1588 = store i10 %add_ln1588, i10 %xCount_2_0

]]></Node>
<StgValue><ssdm name="store_ln1588"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
if.then32.i:2 %br_ln1589 = br void %if.end48.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1589"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then24.i:0 %store_ln1583 = store i3 0, i3 %hBarSel_2_0

]]></Node>
<StgValue><ssdm name="store_ln1583"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then24.i:1 %store_ln1584 = store i10 0, i10 %xCount_2_0

]]></Node>
<StgValue><ssdm name="store_ln1584"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then24.i:2 %store_ln0 = store i8 0, i8 %hBarSel_2_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
if.then24.i:3 %br_ln1585 = br void %if.end48.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1585"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb35:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i32, i8 0, void %sw.epilog, i8 1, void %cond.end.i38

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i32:0 %select_ln1207_10 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i32:1 %br_ln1207 = br void %cond.end.i38

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb33:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i44, i8 0, void %sw.epilog, i8 1, void %cond.end.i50

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i44:0 %select_ln1207_9 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_9"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i44:1 %br_ln1207 = br void %cond.end.i50

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb31:1 %br_ln1449 = br i1 %cmp_i_read, void %lor.lhs.false.i, void %land.lhs.true.i286

]]></Node>
<StgValue><ssdm name="br_ln1449"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:0 %and_ln1449 = and i1 %cmp11_i_read, i1 %empty_81

]]></Node>
<StgValue><ssdm name="and_ln1449"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false.i:1 %br_ln1449 = br i1 %and_ln1449, void %if.else.i291, void %if.then.i287

]]></Node>
<StgValue><ssdm name="br_ln1449"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i286:0 %br_ln1449 = br i1 %empty_81, void %if.else.i291, void %if.then.i287

]]></Node>
<StgValue><ssdm name="br_ln1449"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10">
<![CDATA[
if.else.i291:0 %yCount_1_load = load i10 %yCount_1

]]></Node>
<StgValue><ssdm name="yCount_1_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="10">
<![CDATA[
if.else.i291:1 %zext_ln1454 = zext i10 %yCount_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1454"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i291:2 %icmp_ln1454 = icmp_eq  i11 %sub_i_i_i_read, i11 %zext_ln1454

]]></Node>
<StgValue><ssdm name="icmp_ln1454"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i291:3 %and_ln1454 = and i1 %icmp_ln1454, i1 %empty_81

]]></Node>
<StgValue><ssdm name="and_ln1454"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i291:4 %br_ln1454 = br i1 %and_ln1454, void %if.else19.i, void %if.then17.i292

]]></Node>
<StgValue><ssdm name="br_ln1454"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else19.i:0 %br_ln1459 = br i1 %empty_81, void %if.end.i294, void %if.then22.i

]]></Node>
<StgValue><ssdm name="br_ln1459"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then22.i:0 %add_ln1461 = add i10 %yCount_1_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1461"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then22.i:1 %store_ln1461 = store i10 %add_ln1461, i10 %yCount_1

]]></Node>
<StgValue><ssdm name="store_ln1461"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
if.end.i294:0 %br_ln0 = br void %if.end23.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
<literal name="and_ln1454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then17.i292:0 %store_ln1456 = store i10 0, i10 %yCount_1

]]></Node>
<StgValue><ssdm name="store_ln1456"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
if.end23.i:0 %br_ln0 = br void %VITIS_LOOP_1465_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i287:0 %store_ln1451 = store i10 0, i10 %yCount_1

]]></Node>
<StgValue><ssdm name="store_ln1451"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1465_1.i:1 %br_ln1468 = br i1 %empty_81, void %if.else31.i297, void %if.then28.i

]]></Node>
<StgValue><ssdm name="br_ln1468"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.else31.i297:0 %icmp_ln1473 = icmp_eq  i17 %sub35_i_read, i17 %zext_ln565

]]></Node>
<StgValue><ssdm name="icmp_ln1473"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else31.i297:1 %br_ln1473 = br i1 %icmp_ln1473, void %if.else41.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln1473"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb29:0 %or_ln1381 = or i16 %x_1, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1381"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb29:1 %icmp_ln1381 = icmp_eq  i16 %or_ln1381, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1381"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb29:2 %br_ln1381 = br i1 %icmp_ln1381, void %if.else.i260, void %if.then.i259

]]></Node>
<StgValue><ssdm name="br_ln1381"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10">
<![CDATA[
if.else.i260:0 %yCount_load = load i10 %yCount

]]></Node>
<StgValue><ssdm name="yCount_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="10">
<![CDATA[
if.else.i260:1 %zext_ln1386 = zext i10 %yCount_load

]]></Node>
<StgValue><ssdm name="zext_ln1386"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i260:2 %icmp_ln1386 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1386

]]></Node>
<StgValue><ssdm name="icmp_ln1386"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i260:3 %and_ln1386 = and i1 %icmp_ln1386, i1 %empty_81

]]></Node>
<StgValue><ssdm name="and_ln1386"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i260:4 %br_ln1386 = br i1 %and_ln1386, void %if.else14.i, void %if.then13.i

]]></Node>
<StgValue><ssdm name="br_ln1386"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else14.i:0 %br_ln1390 = br i1 %empty_81, void %VITIS_LOOP_1396_1.i, void %if.then17.i

]]></Node>
<StgValue><ssdm name="br_ln1390"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then17.i:0 %store_ln1392 = store i10 0, i10 %yCount

]]></Node>
<StgValue><ssdm name="store_ln1392"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then17.i:1 %add_ln1393 = add i3 %trunc_ln565_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1393"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="3">
<![CDATA[
if.then17.i:2 %zext_ln1393 = zext i3 %add_ln1393

]]></Node>
<StgValue><ssdm name="zext_ln1393"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then17.i:3 %store_ln1393 = store i3 %add_ln1393, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1393"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then17.i:4 %store_ln1393 = store i8 %zext_ln1393, i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1393"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i:5 %br_ln1394 = br void %VITIS_LOOP_1396_1.i

]]></Node>
<StgValue><ssdm name="br_ln1394"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then13.i:0 %add_ln1388 = add i10 %yCount_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1388"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then13.i:1 %store_ln1388 = store i10 %add_ln1388, i10 %yCount

]]></Node>
<StgValue><ssdm name="store_ln1388"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="0"/>
<literal name="and_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i:2 %br_ln1389 = br void %VITIS_LOOP_1396_1.i

]]></Node>
<StgValue><ssdm name="br_ln1389"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i259:0 %store_ln1383 = store i10 0, i10 %yCount

]]></Node>
<StgValue><ssdm name="store_ln1383"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i259:1 %store_ln1384 = store i3 0, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1384"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i259:2 %store_ln0 = store i8 0, i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="icmp_ln1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
if.then.i259:3 %br_ln1385 = br void %VITIS_LOOP_1396_1.i

]]></Node>
<StgValue><ssdm name="br_ln1385"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1396_1.i:3 %br_ln1400 = br i1 %empty_81, void %if.else31.i, void %if.then27.i

]]></Node>
<StgValue><ssdm name="br_ln1400"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10">
<![CDATA[
if.else31.i:0 %xCount_0_load = load i10 %xCount_0

]]></Node>
<StgValue><ssdm name="xCount_0_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else31.i:1 %icmp_ln1405 = icmp_ult  i10 %xCount_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="icmp_ln1405"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else31.i:2 %br_ln1405 = br i1 %icmp_ln1405, void %if.else39.i, void %if.then35.i

]]></Node>
<StgValue><ssdm name="br_ln1405"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else39.i:0 %sub_ln1411 = sub i10 %xCount_0_load, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="sub_ln1411"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else39.i:1 %store_ln1411 = store i10 %sub_ln1411, i10 %xCount_0

]]></Node>
<StgValue><ssdm name="store_ln1411"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else39.i:2 %add_ln1412 = add i3 %trunc_ln565_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1412"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="3">
<![CDATA[
if.else39.i:3 %zext_ln1412 = zext i3 %add_ln1412

]]></Node>
<StgValue><ssdm name="zext_ln1412"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else39.i:4 %store_ln1412 = store i3 %add_ln1412, i3 %hBarSel_0

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else39.i:5 %store_ln1412 = store i8 %zext_ln1412, i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1412"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
if.else39.i:6 %br_ln0 = br void %if.end52.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then35.i:0 %add_ln1407 = add i10 %xCount_0_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1407"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then35.i:1 %store_ln1407 = store i10 %add_ln1407, i10 %xCount_0

]]></Node>
<StgValue><ssdm name="store_ln1407"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
if.then35.i:2 %br_ln1408 = br void %if.end52.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1408"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then27.i:0 %store_ln1402 = store i3 0, i3 %hBarSel_0

]]></Node>
<StgValue><ssdm name="store_ln1402"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then27.i:1 %store_ln1403 = store i10 0, i10 %xCount_0

]]></Node>
<StgValue><ssdm name="store_ln1403"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then27.i:2 %store_ln0 = store i8 0, i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i:3 %br_ln1404 = br void %if.end52.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1404"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb27:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i56, i8 0, void %sw.epilog, i8 1, void %cond.end.i62

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i56:0 %select_ln1207_8 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_8"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i56:1 %br_ln1207 = br void %cond.end.i62

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb25:0 %br_ln1245 = br i1 %empty_81, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln1245"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11">
<![CDATA[
if.else.i:0 %xBar_0_load = load i11 %xBar_0

]]></Node>
<StgValue><ssdm name="xBar_0_load"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="11">
<![CDATA[
if.else.i:1 %zext_ln1250 = zext i11 %xBar_0_load

]]></Node>
<StgValue><ssdm name="zext_ln1250"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i:2 %add_ln1250 = add i12 %zext_ln1250, i12 1

]]></Node>
<StgValue><ssdm name="add_ln1250"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.else.i:3 %icmp_ln1250 = icmp_ult  i12 %add_ln1250, i12 %barWidth_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1250"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else.i:4 %add_ln1252 = add i11 %xBar_0_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1252"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:5 %br_ln1250 = br i1 %icmp_ln1250, void %if.else15.i, void %if.then8.i

]]></Node>
<StgValue><ssdm name="br_ln1250"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else15.i:0 %sub_ln1256 = sub i11 %add_ln1252, i11 %barWidth_read

]]></Node>
<StgValue><ssdm name="sub_ln1256"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.else15.i:1 %store_ln1256 = store i11 %sub_ln1256, i11 %xBar_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else15.i:2 %add_ln1257 = add i3 %trunc_ln565_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1257"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="3">
<![CDATA[
if.else15.i:3 %zext_ln1257 = zext i3 %add_ln1257

]]></Node>
<StgValue><ssdm name="zext_ln1257"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else15.i:4 %store_ln1257 = store i8 %zext_ln1257, i8 %hBarSel_3_0

]]></Node>
<StgValue><ssdm name="store_ln1257"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else15.i:5 %store_ln1257 = store i8 %zext_ln1257, i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1257"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
if.else15.i:6 %br_ln0 = br void %if.end30.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.then8.i:0 %store_ln1252 = store i11 %add_ln1252, i11 %xBar_0

]]></Node>
<StgValue><ssdm name="store_ln1252"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
if.then8.i:1 %br_ln1253 = br void %if.end30.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1253"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i:0 %store_ln1247 = store i8 %tmp, i8 %hBarSel_3_0

]]></Node>
<StgValue><ssdm name="store_ln1247"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i:1 %store_ln1248 = store i11 0, i11 %xBar_0

]]></Node>
<StgValue><ssdm name="store_ln1248"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i:2 %store_ln0 = store i8 %tmp, i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:3 %br_ln1249 = br void %if.end30.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1249"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb23:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i68, i8 0, void %sw.epilog, i8 1, void %cond.end.i74

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i68:0 %select_ln1207_7 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i68:1 %br_ln1207 = br void %cond.end.i74

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb21:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i80, i8 0, void %sw.epilog, i8 1, void %cond.end.i86

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i80:0 %select_ln1207_6 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_6"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i80:1 %br_ln1207 = br void %cond.end.i86

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb19:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i92, i8 0, void %sw.epilog, i8 1, void %cond.end.i98

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i92:0 %select_ln1207_5 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_5"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i92:1 %br_ln1207 = br void %cond.end.i98

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb17:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i104, i8 0, void %sw.epilog, i8 1, void %cond.end.i110

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i104:0 %select_ln1207_4 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_4"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i104:1 %br_ln1207 = br void %cond.end.i110

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb15:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i116, i8 0, void %sw.epilog, i8 1, void %cond.end.i122

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i116:0 %select_ln1207_3 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_3"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i116:1 %br_ln1207 = br void %cond.end.i122

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb13:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i128, i8 0, void %sw.epilog, i8 1, void %cond.end.i134

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i128:0 %select_ln1207_2 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_2"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i128:1 %br_ln1207 = br void %cond.end.i134

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb11:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i140, i8 0, void %sw.epilog, i8 1, void %cond.end.i146

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i140:0 %select_ln1207_1 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207_1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i140:1 %br_ln1207 = br void %cond.end.i146

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
sw.bb10:0 %switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i152, i8 0, void %sw.epilog, i8 1, void %cond.end.i158

]]></Node>
<StgValue><ssdm name="switch_ln1206"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false8.i152:0 %select_ln1207 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1207"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
cond.false8.i152:1 %br_ln1207 = br void %cond.end.i158

]]></Node>
<StgValue><ssdm name="br_ln1207"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_734_3:0 %icmp_ln736 = icmp_ult  i16 %x_1, i16 %passthruEndX_val_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln736"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_734_3:1 %icmp_ln736_1 = icmp_ult  i16 %x_1, i16 %passthruStartX_val_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln736_1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_734_3:2 %xor_ln736_1 = xor i1 %icmp_ln736_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln736_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_734_3:3 %icmp_ln736_2 = icmp_ult  i16 %y_read, i16 %passthruStartY_val_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln736_2"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_734_3:4 %xor_ln736_2 = xor i1 %icmp_ln736_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln736_2"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_734_3:5 %and_ln736 = and i1 %xor_ln736_2, i1 %icmp_ln736

]]></Node>
<StgValue><ssdm name="and_ln736"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_734_3:6 %and_ln736_1 = and i1 %and_ln736, i1 %xor_ln736_1

]]></Node>
<StgValue><ssdm name="and_ln736_1"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_734_3:7 %xor_ln736 = xor i1 %and_ln736_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln736"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_734_3:8 %or_ln736 = or i1 %rev_read, i1 %xor_ln736

]]></Node>
<StgValue><ssdm name="or_ln736"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:8 %store_ln1823 = store i16 %add_ln565, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln1823"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="233" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.then:0 %srcYUV_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %srcYUV

]]></Node>
<StgValue><ssdm name="srcYUV_read"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="30">
<![CDATA[
if.then:1 %trunc_ln571 = trunc i30 %srcYUV_read

]]></Node>
<StgValue><ssdm name="trunc_ln571"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:2 %trunc_ln571_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %srcYUV_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln571_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:3 %trunc_ln571_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %srcYUV_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln571_2"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:4 %store_ln571 = store i10 %trunc_ln571_2, i10 %p_0_0_0247_out

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:5 %store_ln571 = store i10 %trunc_ln571_1, i10 %p_0_0_09245_out

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:6 %store_ln571 = store i10 %trunc_ln571, i10 %p_0_0_010243_out

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.then:7 %br_ln571 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln571"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i4:0 %phi_ln1207_13 = phi i2 %select_ln1207_13, void %cond.false8.i, i2 1, void %sw.bb45

]]></Node>
<StgValue><ssdm name="phi_ln1207_13"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i4:1 %zext_ln1207_13 = zext i2 %phi_ln1207_13

]]></Node>
<StgValue><ssdm name="zext_ln1207_13"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i4:2 %blkYuv_addr_13 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_13

]]></Node>
<StgValue><ssdm name="blkYuv_addr_13"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i4:3 %blkYuv_load_13 = load i2 %blkYuv_addr_13

]]></Node>
<StgValue><ssdm name="blkYuv_load_13"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i14:0 %phi_ln1207_12 = phi i2 %select_ln1207_12, void %cond.false8.i8, i2 1, void %sw.bb43

]]></Node>
<StgValue><ssdm name="phi_ln1207_12"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i14:1 %zext_ln1207_12 = zext i2 %phi_ln1207_12

]]></Node>
<StgValue><ssdm name="zext_ln1207_12"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i14:2 %blkYuv_addr_12 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_12

]]></Node>
<StgValue><ssdm name="blkYuv_addr_12"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i14:3 %blkYuv_load_12 = load i2 %blkYuv_addr_12

]]></Node>
<StgValue><ssdm name="blkYuv_load_12"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i26:0 %phi_ln1207_11 = phi i2 %select_ln1207_11, void %cond.false8.i20, i2 1, void %sw.bb41

]]></Node>
<StgValue><ssdm name="phi_ln1207_11"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i26:1 %zext_ln1207_11 = zext i2 %phi_ln1207_11

]]></Node>
<StgValue><ssdm name="zext_ln1207_11"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i26:2 %blkYuv_addr_11 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_11

]]></Node>
<StgValue><ssdm name="blkYuv_addr_11"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i26:3 %blkYuv_load_11 = load i2 %blkYuv_addr_11

]]></Node>
<StgValue><ssdm name="blkYuv_load_11"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1578_1.i:0 %vBarSel_1_loc_1_out_load_1 = load i8 %vBarSel_1_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_1_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1578_1.i:1 %empty_82 = trunc i8 %vBarSel_1_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
VITIS_LOOP_1578_1.i:2 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_82, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end48.i_ifconv:0 %hBarSel_2_0_loc_1_out_load_1 = load i8 %hBarSel_2_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_2_0_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="8">
<![CDATA[
if.end48.i_ifconv:1 %trunc_ln1596 = trunc i8 %hBarSel_2_0_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1596"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end48.i_ifconv:2 %tBarSel = or i5 %trunc_ln1596, i5 %tmp_9

]]></Node>
<StgValue><ssdm name="tBarSel"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="5">
<![CDATA[
if.end48.i_ifconv:3 %zext_ln1600 = zext i5 %tBarSel

]]></Node>
<StgValue><ssdm name="zext_ln1600"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:4 %tpgCheckerBoardArray_addr = getelementptr i2 %tpgCheckerBoardArray, i64 0, i64 %zext_ln1600

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_addr"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="5">
<![CDATA[
if.end48.i_ifconv:5 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i38:0 %phi_ln1207_10 = phi i2 %select_ln1207_10, void %cond.false8.i32, i2 1, void %sw.bb35

]]></Node>
<StgValue><ssdm name="phi_ln1207_10"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i38:1 %zext_ln1207_10 = zext i2 %phi_ln1207_10

]]></Node>
<StgValue><ssdm name="zext_ln1207_10"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i38:2 %blkYuv_addr_10 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_10

]]></Node>
<StgValue><ssdm name="blkYuv_addr_10"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i38:3 %blkYuv_load_10 = load i2 %blkYuv_addr_10

]]></Node>
<StgValue><ssdm name="blkYuv_load_10"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i50:0 %phi_ln1207_9 = phi i2 %select_ln1207_9, void %cond.false8.i44, i2 1, void %sw.bb33

]]></Node>
<StgValue><ssdm name="phi_ln1207_9"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i50:1 %zext_ln1207_9 = zext i2 %phi_ln1207_9

]]></Node>
<StgValue><ssdm name="zext_ln1207_9"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i50:2 %blkYuv_addr_9 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_9

]]></Node>
<StgValue><ssdm name="blkYuv_addr_9"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i50:3 %blkYuv_load_9 = load i2 %blkYuv_addr_9

]]></Node>
<StgValue><ssdm name="blkYuv_load_9"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
sw.bb31:0 %barWidthMinSamples_delayed = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then22.i:2 %store_ln1462 = store i1 0, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1462"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
if.then22.i:3 %br_ln1463 = br void %if.end.i294

]]></Node>
<StgValue><ssdm name="br_ln1463"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
<literal name="and_ln1454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then17.i292:1 %store_ln1457 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1457"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="0"/>
<literal name="and_ln1454" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="cmp_i_read" val="1"/>
<literal name="and_ln1454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i292:2 %br_ln1458 = br void %if.end23.i

]]></Node>
<StgValue><ssdm name="br_ln1458"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i287:1 %store_ln1452 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1452"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="cmp_i_read" val="0"/>
<literal name="and_ln1449" val="1"/>
</and_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
<literal name="cmp_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
if.then.i287:2 %br_ln1453 = br void %VITIS_LOOP_1465_1.i

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
if.then37.i:1 %br_ln1477 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1477"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
if.then28.i:1 %br_ln1472 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1472"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1396_1.i:0 %vBarSel_loc_1_out_load_1 = load i8 %vBarSel_loc_1_out

]]></Node>
<StgValue><ssdm name="vBarSel_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="8">
<![CDATA[
VITIS_LOOP_1396_1.i:1 %trunc_ln1415 = trunc i8 %vBarSel_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1415"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_1396_1.i:2 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1415, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end52.i_ifconv:0 %hBarSel_0_loc_1_out_load_1 = load i8 %hBarSel_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_0_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="8">
<![CDATA[
if.end52.i_ifconv:1 %trunc_ln1415_1 = trunc i8 %hBarSel_0_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1415_1"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end52.i_ifconv:2 %or_ln1415 = or i6 %shl_ln, i6 %trunc_ln1415_1

]]></Node>
<StgValue><ssdm name="or_ln1415"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="6">
<![CDATA[
if.end52.i_ifconv:3 %zext_ln1419 = zext i6 %or_ln1415

]]></Node>
<StgValue><ssdm name="zext_ln1419"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:4 %tpgTartanBarArray_addr = getelementptr i3 %tpgTartanBarArray, i64 0, i64 %zext_ln1419

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_addr"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="6">
<![CDATA[
if.end52.i_ifconv:5 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i62:0 %phi_ln1207_8 = phi i2 %select_ln1207_8, void %cond.false8.i56, i2 1, void %sw.bb27

]]></Node>
<StgValue><ssdm name="phi_ln1207_8"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i62:1 %zext_ln1207_8 = zext i2 %phi_ln1207_8

]]></Node>
<StgValue><ssdm name="zext_ln1207_8"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i62:2 %blkYuv_addr_8 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_8

]]></Node>
<StgValue><ssdm name="blkYuv_addr_8"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i62:3 %blkYuv_load_8 = load i2 %blkYuv_addr_8

]]></Node>
<StgValue><ssdm name="blkYuv_load_8"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end30.i_ifconv:0 %hBarSel_3_0_loc_1_out_load_1 = load i8 %hBarSel_3_0_loc_1_out

]]></Node>
<StgValue><ssdm name="hBarSel_3_0_loc_1_out_load_1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="8">
<![CDATA[
if.end30.i_ifconv:1 %zext_ln1260 = zext i8 %hBarSel_3_0_loc_1_out_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1260"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:2 %tpgBarSelRgb_r_addr = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:3 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:5 %tpgBarSelYuv_y_addr = getelementptr i10 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:6 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:8 %tpgBarSelRgb_g_addr = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:9 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:11 %tpgBarSelYuv_u_addr = getelementptr i10 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:12 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end30.i_ifconv:13 %tpgBarSelYuv_v_addr = getelementptr i10 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:14 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true82.i:0 %tpgBarSelRgb_b_addr = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1260

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="2" op_0_bw="3">
<![CDATA[
cond.true82.i:1 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i74:0 %phi_ln1207_7 = phi i2 %select_ln1207_7, void %cond.false8.i68, i2 1, void %sw.bb23

]]></Node>
<StgValue><ssdm name="phi_ln1207_7"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i74:1 %zext_ln1207_7 = zext i2 %phi_ln1207_7

]]></Node>
<StgValue><ssdm name="zext_ln1207_7"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i74:2 %blkYuv_addr_7 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_7

]]></Node>
<StgValue><ssdm name="blkYuv_addr_7"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i74:3 %blkYuv_load_7 = load i2 %blkYuv_addr_7

]]></Node>
<StgValue><ssdm name="blkYuv_load_7"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i86:0 %phi_ln1207_6 = phi i2 %select_ln1207_6, void %cond.false8.i80, i2 1, void %sw.bb21

]]></Node>
<StgValue><ssdm name="phi_ln1207_6"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i86:1 %zext_ln1207_6 = zext i2 %phi_ln1207_6

]]></Node>
<StgValue><ssdm name="zext_ln1207_6"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i86:2 %blkYuv_addr_6 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_6

]]></Node>
<StgValue><ssdm name="blkYuv_addr_6"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i86:3 %blkYuv_load_6 = load i2 %blkYuv_addr_6

]]></Node>
<StgValue><ssdm name="blkYuv_load_6"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i98:0 %phi_ln1207_5 = phi i2 %select_ln1207_5, void %cond.false8.i92, i2 1, void %sw.bb19

]]></Node>
<StgValue><ssdm name="phi_ln1207_5"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i98:1 %zext_ln1207_5 = zext i2 %phi_ln1207_5

]]></Node>
<StgValue><ssdm name="zext_ln1207_5"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i98:2 %blkYuv_addr_5 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_5

]]></Node>
<StgValue><ssdm name="blkYuv_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i98:3 %blkYuv_load_5 = load i2 %blkYuv_addr_5

]]></Node>
<StgValue><ssdm name="blkYuv_load_5"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i110:0 %phi_ln1207_4 = phi i2 %select_ln1207_4, void %cond.false8.i104, i2 1, void %sw.bb17

]]></Node>
<StgValue><ssdm name="phi_ln1207_4"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i110:1 %zext_ln1207_4 = zext i2 %phi_ln1207_4

]]></Node>
<StgValue><ssdm name="zext_ln1207_4"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i110:2 %blkYuv_addr_4 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_4

]]></Node>
<StgValue><ssdm name="blkYuv_addr_4"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i110:3 %blkYuv_load_4 = load i2 %blkYuv_addr_4

]]></Node>
<StgValue><ssdm name="blkYuv_load_4"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i122:0 %phi_ln1207_3 = phi i2 %select_ln1207_3, void %cond.false8.i116, i2 1, void %sw.bb15

]]></Node>
<StgValue><ssdm name="phi_ln1207_3"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i122:1 %zext_ln1207_3 = zext i2 %phi_ln1207_3

]]></Node>
<StgValue><ssdm name="zext_ln1207_3"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i122:2 %blkYuv_addr_3 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_3

]]></Node>
<StgValue><ssdm name="blkYuv_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i122:3 %blkYuv_load_3 = load i2 %blkYuv_addr_3

]]></Node>
<StgValue><ssdm name="blkYuv_load_3"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i134:0 %phi_ln1207_2 = phi i2 %select_ln1207_2, void %cond.false8.i128, i2 1, void %sw.bb13

]]></Node>
<StgValue><ssdm name="phi_ln1207_2"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i134:1 %zext_ln1207_2 = zext i2 %phi_ln1207_2

]]></Node>
<StgValue><ssdm name="zext_ln1207_2"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i134:2 %blkYuv_addr_2 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_2

]]></Node>
<StgValue><ssdm name="blkYuv_addr_2"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i134:3 %blkYuv_load_2 = load i2 %blkYuv_addr_2

]]></Node>
<StgValue><ssdm name="blkYuv_load_2"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i146:0 %phi_ln1207_1 = phi i2 %select_ln1207_1, void %cond.false8.i140, i2 1, void %sw.bb11

]]></Node>
<StgValue><ssdm name="phi_ln1207_1"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i146:1 %zext_ln1207_1 = zext i2 %phi_ln1207_1

]]></Node>
<StgValue><ssdm name="zext_ln1207_1"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i146:2 %blkYuv_addr_1 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_1

]]></Node>
<StgValue><ssdm name="blkYuv_addr_1"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i146:3 %blkYuv_load_1 = load i2 %blkYuv_addr_1

]]></Node>
<StgValue><ssdm name="blkYuv_load_1"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i158:0 %phi_ln1207 = phi i2 %select_ln1207, void %cond.false8.i152, i2 1, void %sw.bb10

]]></Node>
<StgValue><ssdm name="phi_ln1207"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i158:1 %zext_ln1207 = zext i2 %phi_ln1207

]]></Node>
<StgValue><ssdm name="zext_ln1207"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i158:2 %blkYuv_addr = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207

]]></Node>
<StgValue><ssdm name="blkYuv_addr"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i158:3 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.end:0 %outpix_28 = load i10 %p_0_0_010243_out

]]></Node>
<StgValue><ssdm name="outpix_28"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.end:1 %outpix_27 = load i10 %p_0_0_09245_out

]]></Node>
<StgValue><ssdm name="outpix_27"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.end:2 %outpix_11 = load i10 %p_0_0_0247_out

]]></Node>
<StgValue><ssdm name="outpix_11"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0" op_40_bw="8" op_41_bw="0">
<![CDATA[
if.end:3 %switch_ln573 = switch i8 %patternId_val_load_read, void %if.end.sw.epilog_crit_edge, i8 0, void %sw.epilog, i8 1, void %sw.bb10, i8 2, void %sw.bb11, i8 3, void %sw.bb13, i8 4, void %sw.bb15, i8 5, void %sw.bb17, i8 6, void %sw.bb19, i8 7, void %sw.bb21, i8 8, void %sw.bb23, i8 9, void %sw.bb25, i8 10, void %sw.bb27, i8 11, void %sw.bb29, i8 12, void %sw.bb31, i8 13, void %sw.bb33, i8 14, void %sw.bb35, i8 15, void %sw.bb37, i8 16, void %sw.bb39, i8 17, void %sw.bb41, i8 18, void %sw.bb43, i8 19, void %sw.bb45

]]></Node>
<StgValue><ssdm name="switch_ln573"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i4:3 %blkYuv_load_13 = load i2 %blkYuv_addr_13

]]></Node>
<StgValue><ssdm name="blkYuv_load_13"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="19"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i4:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i14:3 %blkYuv_load_12 = load i2 %blkYuv_addr_12

]]></Node>
<StgValue><ssdm name="blkYuv_load_12"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="18"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i14:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i26:3 %blkYuv_load_11 = load i2 %blkYuv_addr_11

]]></Node>
<StgValue><ssdm name="blkYuv_load_11"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="17"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i26:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28">
<![CDATA[
sw.bb39:0 %lfsr_r = load i28 %rSerie

]]></Node>
<StgValue><ssdm name="lfsr_r"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="28">
<![CDATA[
sw.bb39:1 %lfsr_g = load i28 %gSerie

]]></Node>
<StgValue><ssdm name="lfsr_g"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28">
<![CDATA[
sw.bb39:2 %lfsr_b = load i28 %bSerie

]]></Node>
<StgValue><ssdm name="lfsr_b"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="28">
<![CDATA[
sw.bb39:3 %trunc_ln1838 = trunc i28 %lfsr_r

]]></Node>
<StgValue><ssdm name="trunc_ln1838"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb39:4 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_r, i32 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb39:5 %lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_r, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb39:6 %xor_ln1839 = xor i1 %tmp_6, i1 %trunc_ln1838

]]></Node>
<StgValue><ssdm name="xor_ln1839"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb39:7 %lfsr_r_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1839, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="lfsr_r_1"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="28">
<![CDATA[
sw.bb39:8 %trunc_ln1845 = trunc i28 %lfsr_g

]]></Node>
<StgValue><ssdm name="trunc_ln1845"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb39:9 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_g, i32 3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb39:10 %lshr_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_g, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb39:11 %xor_ln1846 = xor i1 %tmp_7, i1 %trunc_ln1845

]]></Node>
<StgValue><ssdm name="xor_ln1846"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb39:12 %lfsr_g_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1846, i27 %lshr_ln1

]]></Node>
<StgValue><ssdm name="lfsr_g_1"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="28">
<![CDATA[
sw.bb39:13 %trunc_ln1852 = trunc i28 %lfsr_b

]]></Node>
<StgValue><ssdm name="trunc_ln1852"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
sw.bb39:14 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_b, i32 3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb39:15 %lshr_ln2 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_b, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb39:16 %xor_ln1853 = xor i1 %tmp_8, i1 %trunc_ln1852

]]></Node>
<StgValue><ssdm name="xor_ln1853"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
sw.bb39:17 %lfsr_b_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1853, i27 %lshr_ln2

]]></Node>
<StgValue><ssdm name="lfsr_b_1"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb39:18 %tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %lfsr_r, i32 19, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
sw.bb39:19 %outpix_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln1839, i9 %tmp_1

]]></Node>
<StgValue><ssdm name="outpix_9"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb39:20 %and_ln1862 = and i1 %icmp_read, i1 %x_2

]]></Node>
<StgValue><ssdm name="and_ln1862"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb39:21 %tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %lfsr_b, i32 19, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
sw.bb39:22 %outpix_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln1853, i9 %tmp_2

]]></Node>
<StgValue><ssdm name="outpix_30"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb39:23 %tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %lfsr_g, i32 19, i32 27

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
sw.bb39:24 %tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln1846, i9 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
sw.bb39:25 %outpix_29 = select i1 %and_ln1862, i10 %outpix_30, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="outpix_29"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb39:26 %store_ln1856 = store i28 %lfsr_r_1, i28 %rSerie

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb39:27 %store_ln1857 = store i28 %lfsr_g_1, i28 %gSerie

]]></Node>
<StgValue><ssdm name="store_ln1857"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
sw.bb39:28 %store_ln1858 = store i28 %lfsr_b_1, i28 %bSerie

]]></Node>
<StgValue><ssdm name="store_ln1858"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
sw.bb39:29 %br_ln704 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="5">
<![CDATA[
if.end48.i_ifconv:5 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="2">
<![CDATA[
if.end48.i_ifconv:6 %sext_ln1600 = sext i2 %tpgCheckerBoardArray_load

]]></Node>
<StgValue><ssdm name="sext_ln1600"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:7 %zext_ln1600_1 = zext i3 %sext_ln1600

]]></Node>
<StgValue><ssdm name="zext_ln1600_1"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:8 %tpgBarSelRgb_r_addr_2 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:9 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:11 %tpgBarSelYuv_y_addr_2 = getelementptr i10 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:12 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:14 %tpgBarSelRgb_g_addr_2 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:15 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:17 %tpgBarSelYuv_u_addr_2 = getelementptr i10 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:18 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end48.i_ifconv:19 %tpgBarSelYuv_v_addr_2 = getelementptr i10 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_2"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:20 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end48.i_ifconv:21 %icmp_ln1603 = icmp_eq  i8 %colorFormatLocal_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1603"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end48.i_ifconv:22 %icmp_ln1603_1 = icmp_ne  i8 %colorFormatLocal_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1603_1"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end48.i_ifconv:23 %xor_ln565_2 = xor i1 %x_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln565_2"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end48.i_ifconv:24 %and_ln565_2 = and i1 %icmp_ln1603_1, i1 %xor_ln565_2

]]></Node>
<StgValue><ssdm name="and_ln565_2"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end48.i_ifconv:25 %or_ln565_2 = or i1 %icmp_ln1603, i1 %and_ln565_2

]]></Node>
<StgValue><ssdm name="or_ln565_2"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true108.i:0 %tpgBarSelRgb_b_addr_2 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1600_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_2"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="3">
<![CDATA[
cond.true108.i:1 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i38:3 %blkYuv_load_10 = load i2 %blkYuv_addr_10

]]></Node>
<StgValue><ssdm name="blkYuv_load_10"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="14"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i38:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i50:3 %blkYuv_load_9 = load i2 %blkYuv_addr_9

]]></Node>
<StgValue><ssdm name="blkYuv_load_9"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="13"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i50:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
sw.bb31:0 %barWidthMinSamples_delayed = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1465_1.i:0 %vHatch_load = load i1 %vHatch

]]></Node>
<StgValue><ssdm name="vHatch_load"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10">
<![CDATA[
if.else41.i:0 %xCount_3_0_load = load i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="xCount_3_0_load"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else41.i:1 %icmp_ln1478 = icmp_ult  i10 %xCount_3_0_load, i10 %barWidthMinSamples_delayed

]]></Node>
<StgValue><ssdm name="icmp_ln1478"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else41.i:2 %br_ln1478 = br i1 %icmp_ln1478, void %if.else49.i, void %if.then45.i

]]></Node>
<StgValue><ssdm name="br_ln1478"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else49.i:0 %icmp_ln1483 = icmp_eq  i10 %xCount_3_0_load, i10 %barWidthMinSamples_delayed

]]></Node>
<StgValue><ssdm name="icmp_ln1483"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else49.i:1 %br_ln1483 = br i1 %icmp_ln1483, void %if.else57.i, void %if.then53.i

]]></Node>
<StgValue><ssdm name="br_ln1483"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else57.i:0 %sub_ln1490 = sub i10 %xCount_3_0_load, i10 %barWidthMinSamples_delayed

]]></Node>
<StgValue><ssdm name="sub_ln1490"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else57.i:1 %store_ln1490 = store i10 %sub_ln1490, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1490"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
if.else57.i:2 %br_ln0 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then53.i:0 %store_ln1485 = store i10 0, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1485"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="0"/>
<literal name="icmp_ln1483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
if.then53.i:1 %br_ln1487 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then45.i:0 %add_ln1480 = add i10 %xCount_3_0_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1480"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then45.i:1 %store_ln1480 = store i10 %add_ln1480, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1480"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="0"/>
<literal name="icmp_ln1478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
if.then45.i:2 %br_ln1482 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1482"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="0"/>
<literal name="icmp_ln1473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then37.i:0 %store_ln1476 = store i10 0, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1476"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then28.i:0 %store_ln1471 = store i10 0, i10 %xCount_3_0

]]></Node>
<StgValue><ssdm name="store_ln1471"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
if.end64.i:0 %hHatch = phi i1 1, void %if.then28.i, i1 1, void %if.then37.i, i1 0, void %if.then45.i, i1 1, void %if.then53.i, i1 0, void %if.else57.i

]]></Node>
<StgValue><ssdm name="hHatch"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end64.i:1 %or_ln1494 = or i1 %vHatch_load, i1 %hHatch

]]></Node>
<StgValue><ssdm name="or_ln1494"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end64.i:2 %br_ln1494 = br i1 %or_ln1494, void %if.else102.i, void %if.then66.i

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.else102.i:0 %switch_ln1518 = switch i8 %colorFormatLocal_read, void %cond.false120.i, i8 0, void %sw.epilog, i8 1, void %cond.end124.i

]]></Node>
<StgValue><ssdm name="switch_ln1518"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false120.i:0 %select_ln1519 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1519"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
cond.false120.i:1 %br_ln1519 = br void %cond.end124.i

]]></Node>
<StgValue><ssdm name="br_ln1519"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end124.i:0 %phi_ln1519 = phi i2 %select_ln1519, void %cond.false120.i, i2 1, void %if.else102.i

]]></Node>
<StgValue><ssdm name="phi_ln1519"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="2">
<![CDATA[
cond.end124.i:1 %zext_ln1519 = zext i2 %phi_ln1519

]]></Node>
<StgValue><ssdm name="zext_ln1519"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end124.i:2 %blkYuv_1_addr = getelementptr i10 %blkYuv_1, i64 0, i64 %zext_ln1519

]]></Node>
<StgValue><ssdm name="blkYuv_1_addr"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="2">
<![CDATA[
cond.end124.i:3 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.then66.i:0 %switch_ln1503 = switch i8 %colorFormatLocal_read, void %cond.false79.i, i8 0, void %sw.epilog, i8 1, void %cond.end.i304

]]></Node>
<StgValue><ssdm name="switch_ln1503"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false79.i:0 %select_ln1504 = select i1 %x_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1504"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="colorFormatLocal_read" val="!1"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
cond.false79.i:1 %br_ln1504 = br void %cond.end.i304

]]></Node>
<StgValue><ssdm name="br_ln1504"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i304:0 %phi_ln1504 = phi i2 %select_ln1504, void %cond.false79.i, i2 1, void %if.then66.i

]]></Node>
<StgValue><ssdm name="phi_ln1504"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i304:1 %zext_ln1504 = zext i2 %phi_ln1504

]]></Node>
<StgValue><ssdm name="zext_ln1504"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i304:2 %whiYuv_addr = getelementptr i10 %whiYuv, i64 0, i64 %zext_ln1504

]]></Node>
<StgValue><ssdm name="whiYuv_addr"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i304:3 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="6">
<![CDATA[
if.end52.i_ifconv:5 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:6 %zext_ln1419_1 = zext i3 %tpgTartanBarArray_load

]]></Node>
<StgValue><ssdm name="zext_ln1419_1"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:7 %tpgBarSelRgb_r_addr_1 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_1"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:8 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:10 %tpgBarSelYuv_y_addr_1 = getelementptr i10 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:11 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:13 %tpgBarSelRgb_g_addr_1 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:14 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:16 %tpgBarSelYuv_u_addr_1 = getelementptr i10 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_1"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:17 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52.i_ifconv:18 %tpgBarSelYuv_v_addr_1 = getelementptr i10 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_1"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:19 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end52.i_ifconv:20 %icmp_ln1422 = icmp_eq  i8 %colorFormatLocal_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1422"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end52.i_ifconv:21 %icmp_ln1422_1 = icmp_ne  i8 %colorFormatLocal_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1422_1"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52.i_ifconv:22 %xor_ln565_1 = xor i1 %x_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln565_1"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52.i_ifconv:23 %and_ln565_1 = and i1 %icmp_ln1422_1, i1 %xor_ln565_1

]]></Node>
<StgValue><ssdm name="and_ln565_1"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52.i_ifconv:24 %or_ln565_1 = or i1 %icmp_ln1422, i1 %and_ln565_1

]]></Node>
<StgValue><ssdm name="or_ln565_1"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true111.i:0 %tpgBarSelRgb_b_addr_1 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1419_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="3">
<![CDATA[
cond.true111.i:1 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i62:3 %blkYuv_load_8 = load i2 %blkYuv_addr_8

]]></Node>
<StgValue><ssdm name="blkYuv_load_8"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="10"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i62:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:3 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="2">
<![CDATA[
if.end30.i_ifconv:4 %tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_cast"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:6 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end30.i_ifconv:7 %outpix_12 = select i1 %cmp33_i_read, i10 %tpgBarSelRgb_r_load_cast, i10 %tpgBarSelYuv_y_load

]]></Node>
<StgValue><ssdm name="outpix_12"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:9 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="2">
<![CDATA[
if.end30.i_ifconv:10 %tpgBarSelRgb_g_load_cast = sext i2 %tpgBarSelRgb_g_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_cast"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:12 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="3">
<![CDATA[
if.end30.i_ifconv:14 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30.i_ifconv:15 %icmp_ln1262 = icmp_eq  i8 %colorFormatLocal_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1262"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end30.i_ifconv:16 %icmp_ln1262_1 = icmp_ne  i8 %colorFormatLocal_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1262_1"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end30.i_ifconv:17 %xor_ln565 = xor i1 %x_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln565"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end30.i_ifconv:18 %and_ln565 = and i1 %icmp_ln1262_1, i1 %xor_ln565

]]></Node>
<StgValue><ssdm name="and_ln565"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end30.i_ifconv:19 %or_ln565 = or i1 %icmp_ln1262, i1 %and_ln565

]]></Node>
<StgValue><ssdm name="or_ln565"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end30.i_ifconv:20 %sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp33_i_read, i1 %or_ln565

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="10" op_3_bw="2" op_4_bw="10" op_5_bw="2" op_6_bw="10" op_7_bw="10" op_8_bw="2">
<![CDATA[
if.end30.i_ifconv:21 %outpix_31 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %tpgBarSelRgb_g_load_cast, i2 1, i10 %tpgBarSelYuv_u_load, i2 0, i10 %tpgBarSelYuv_v_load, i10 0, i2 %sel_tmp7

]]></Node>
<StgValue><ssdm name="outpix_31"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end30.i_ifconv:22 %br_ln1268 = br i1 %cmp33_i_read, void %sw.epilog, void %cond.true82.i

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="2" op_0_bw="3">
<![CDATA[
cond.true82.i:1 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="2">
<![CDATA[
cond.true82.i:2 %tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_cast"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="9"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
cond.true82.i:3 %br_ln1268 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i74:3 %blkYuv_load_7 = load i2 %blkYuv_addr_7

]]></Node>
<StgValue><ssdm name="blkYuv_load_7"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="8"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i74:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i86:3 %blkYuv_load_6 = load i2 %blkYuv_addr_6

]]></Node>
<StgValue><ssdm name="blkYuv_load_6"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="7"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i86:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i98:3 %blkYuv_load_5 = load i2 %blkYuv_addr_5

]]></Node>
<StgValue><ssdm name="blkYuv_load_5"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="6"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i98:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i110:3 %blkYuv_load_4 = load i2 %blkYuv_addr_4

]]></Node>
<StgValue><ssdm name="blkYuv_load_4"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="5"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i110:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i122:3 %blkYuv_load_3 = load i2 %blkYuv_addr_3

]]></Node>
<StgValue><ssdm name="blkYuv_load_3"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="4"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i122:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i134:3 %blkYuv_load_2 = load i2 %blkYuv_addr_2

]]></Node>
<StgValue><ssdm name="blkYuv_load_2"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="3"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i134:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i146:3 %blkYuv_load_1 = load i2 %blkYuv_addr_1

]]></Node>
<StgValue><ssdm name="blkYuv_load_1"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="2"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i146:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i158:3 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="1"/>
<literal name="colorFormatLocal_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i158:4 %br_ln1206 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1206"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body6:1 %outpix_6 = load i10 %outpix_3

]]></Node>
<StgValue><ssdm name="outpix_6"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body6:2 %outpix_7 = load i10 %outpix_4

]]></Node>
<StgValue><ssdm name="outpix_7"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body6:3 %outpix_8 = load i10 %outpix_5

]]></Node>
<StgValue><ssdm name="outpix_8"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:9 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="2">
<![CDATA[
if.end48.i_ifconv:10 %tpgBarSelRgb_r_load_2_cast = sext i2 %tpgBarSelRgb_r_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2_cast"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:12 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end48.i_ifconv:13 %outpix_15 = select i1 %cmp33_i_read, i10 %tpgBarSelRgb_r_load_2_cast, i10 %tpgBarSelYuv_y_load_2

]]></Node>
<StgValue><ssdm name="outpix_15"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:15 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="2">
<![CDATA[
if.end48.i_ifconv:16 %tpgBarSelRgb_g_load_2_cast = sext i2 %tpgBarSelRgb_g_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2_cast"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:18 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="3">
<![CDATA[
if.end48.i_ifconv:20 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end48.i_ifconv:26 %sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp33_i_read, i1 %or_ln565_2

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="10" op_3_bw="2" op_4_bw="10" op_5_bw="2" op_6_bw="10" op_7_bw="10" op_8_bw="2">
<![CDATA[
if.end48.i_ifconv:27 %outpix_33 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %tpgBarSelRgb_g_load_2_cast, i2 1, i10 %tpgBarSelYuv_u_load_2, i2 0, i10 %tpgBarSelYuv_v_load_2, i10 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="outpix_33"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end48.i_ifconv:28 %br_ln1610 = br i1 %cmp33_i_read, void %sw.epilog, void %cond.true108.i

]]></Node>
<StgValue><ssdm name="br_ln1610"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="3">
<![CDATA[
cond.true108.i:1 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="2">
<![CDATA[
cond.true108.i:2 %tpgBarSelRgb_b_load_2_cast = sext i2 %tpgBarSelRgb_b_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2_cast"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="15"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
cond.true108.i:3 %br_ln1610 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1610"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="2">
<![CDATA[
cond.end124.i:3 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
cond.end124.i:4 %br_ln1518 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1518"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="2">
<![CDATA[
cond.end.i304:3 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="12"/>
<literal name="colorFormatLocal_read" val="!0"/>
<literal name="or_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i304:4 %br_ln1503 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1503"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:8 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="2">
<![CDATA[
if.end52.i_ifconv:9 %tpgBarSelRgb_r_load_1_cast = sext i2 %tpgBarSelRgb_r_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1_cast"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:11 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end52.i_ifconv:12 %outpix_14 = select i1 %cmp33_i_read, i10 %tpgBarSelRgb_r_load_1_cast, i10 %tpgBarSelYuv_y_load_1

]]></Node>
<StgValue><ssdm name="outpix_14"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:14 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="2">
<![CDATA[
if.end52.i_ifconv:15 %tpgBarSelRgb_g_load_1_cast = sext i2 %tpgBarSelRgb_g_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1_cast"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:17 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="3">
<![CDATA[
if.end52.i_ifconv:19 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end52.i_ifconv:25 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp33_i_read, i1 %or_ln565_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="10" op_3_bw="2" op_4_bw="10" op_5_bw="2" op_6_bw="10" op_7_bw="10" op_8_bw="2">
<![CDATA[
if.end52.i_ifconv:26 %outpix_32 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %tpgBarSelRgb_g_load_1_cast, i2 1, i10 %tpgBarSelYuv_u_load_1, i2 0, i10 %tpgBarSelYuv_v_load_1, i10 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="outpix_32"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end52.i_ifconv:27 %br_ln1429 = br i1 %cmp33_i_read, void %sw.epilog, void %cond.true111.i

]]></Node>
<StgValue><ssdm name="br_ln1429"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="3">
<![CDATA[
cond.true111.i:1 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="2">
<![CDATA[
cond.true111.i:2 %tpgBarSelRgb_b_load_1_cast = sext i2 %tpgBarSelRgb_b_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1_cast"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="11"/>
<literal name="cmp33_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
cond.true111.i:3 %br_ln1429 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln1429"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="patternId_val_load_read" val="!0"/>
<literal name="patternId_val_load_read" val="!1"/>
<literal name="patternId_val_load_read" val="!2"/>
<literal name="patternId_val_load_read" val="!3"/>
<literal name="patternId_val_load_read" val="!4"/>
<literal name="patternId_val_load_read" val="!5"/>
<literal name="patternId_val_load_read" val="!6"/>
<literal name="patternId_val_load_read" val="!7"/>
<literal name="patternId_val_load_read" val="!8"/>
<literal name="patternId_val_load_read" val="!9"/>
<literal name="patternId_val_load_read" val="!10"/>
<literal name="patternId_val_load_read" val="!11"/>
<literal name="patternId_val_load_read" val="!12"/>
<literal name="patternId_val_load_read" val="!13"/>
<literal name="patternId_val_load_read" val="!14"/>
<literal name="patternId_val_load_read" val="!15"/>
<literal name="patternId_val_load_read" val="!16"/>
<literal name="patternId_val_load_read" val="!17"/>
<literal name="patternId_val_load_read" val="!18"/>
<literal name="patternId_val_load_read" val="!19"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
if.end.sw.epilog_crit_edge:0 %br_ln573 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln573"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="10" op_13_bw="0" op_14_bw="10" op_15_bw="0" op_16_bw="10" op_17_bw="0" op_18_bw="10" op_19_bw="0" op_20_bw="10" op_21_bw="0" op_22_bw="10" op_23_bw="0" op_24_bw="10" op_25_bw="0" op_26_bw="10" op_27_bw="0" op_28_bw="10" op_29_bw="0" op_30_bw="10" op_31_bw="0" op_32_bw="10" op_33_bw="0" op_34_bw="10" op_35_bw="0" op_36_bw="10" op_37_bw="0" op_38_bw="10" op_39_bw="0" op_40_bw="10" op_41_bw="0" op_42_bw="10" op_43_bw="0" op_44_bw="10" op_45_bw="0" op_46_bw="10" op_47_bw="0" op_48_bw="10" op_49_bw="0" op_50_bw="10" op_51_bw="0" op_52_bw="10" op_53_bw="0" op_54_bw="10" op_55_bw="0" op_56_bw="10" op_57_bw="0" op_58_bw="10" op_59_bw="0" op_60_bw="10" op_61_bw="0" op_62_bw="10" op_63_bw="0" op_64_bw="10" op_65_bw="0" op_66_bw="10" op_67_bw="0" op_68_bw="10" op_69_bw="0" op_70_bw="10" op_71_bw="0" op_72_bw="10" op_73_bw="0" op_74_bw="10" op_75_bw="0" op_76_bw="10" op_77_bw="0" op_78_bw="10" op_79_bw="0" op_80_bw="10" op_81_bw="0">
<![CDATA[
sw.epilog:0 %outpix_20 = phi i10 %outpix_8, void %if.end.sw.epilog_crit_edge, i10 %conv2_i_i_i295_read, void %cond.end.i4, i10 %conv2_i_i_i295_read, void %cond.end.i14, i10 %conv2_i_i_i295_read, void %cond.end.i26, i10 %outpix_30, void %sw.bb39, i10 %conv2_i_i_i295_read, void %cond.end.i38, i10 %conv2_i_i_i295_read, void %cond.end.i50, i10 %conv2_i_i15_i_read, void %cond.end.i304, i10 %conv2_i_i_i295_read, void %cond.end124.i, i10 %conv2_i_i_i295_read, void %cond.end.i62, i10 %conv2_i_i_i295_read, void %cond.end.i74, i10 %conv2_i_i_i295_read, void %cond.end.i86, i10 %conv2_i_i_i295_read, void %cond.end.i98, i10 %conv2_i_i_i295_read, void %cond.end.i110, i10 %conv2_i_i_i295_read, void %cond.end.i122, i10 %conv2_i_i_i295_read, void %cond.end.i134, i10 %conv2_i_i_i295_read, void %cond.end.i146, i10 %conv2_i_i_i295_read, void %cond.end.i158, i10 %tpgBarSelRgb_b_load_cast, void %cond.true82.i, i10 %tpgBarSelRgb_b_load_1_cast, void %cond.true111.i, i10 %tpgBarSelRgb_b_load_2_cast, void %cond.true108.i, i10 %outpix_11, void %if.end, i10 %conv2_i_i_i295_read, void %sw.bb10, i10 %conv2_i_i_i295_read, void %sw.bb11, i10 %conv2_i_i_i295_read, void %sw.bb13, i10 %conv2_i_i_i295_read, void %sw.bb15, i10 %conv2_i_i_i295_read, void %sw.bb17, i10 %conv2_i_i_i295_read, void %sw.bb19, i10 %conv2_i_i_i295_read, void %sw.bb21, i10 %conv2_i_i_i295_read, void %sw.bb23, i10 %tpgBarSelYuv_v_load, void %if.end30.i_ifconv, i10 %conv2_i_i_i295_read, void %sw.bb27, i10 %tpgBarSelYuv_v_load_1, void %if.end52.i_ifconv, i10 %conv2_i_i15_i_read, void %if.then66.i, i10 %conv2_i_i_i295_read, void %if.else102.i, i10 %conv2_i_i_i295_read, void %sw.bb33, i10 %conv2_i_i_i295_read, void %sw.bb35, i10 %tpgBarSelYuv_v_load_2, void %if.end48.i_ifconv, i10 %conv2_i_i_i295_read, void %sw.bb41, i10 %conv2_i_i_i295_read, void %sw.bb43, i10 %conv2_i_i_i295_read, void %sw.bb45

]]></Node>
<StgValue><ssdm name="outpix_20"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="10" op_13_bw="0" op_14_bw="10" op_15_bw="0" op_16_bw="10" op_17_bw="0" op_18_bw="10" op_19_bw="0" op_20_bw="10" op_21_bw="0" op_22_bw="10" op_23_bw="0" op_24_bw="10" op_25_bw="0" op_26_bw="10" op_27_bw="0" op_28_bw="10" op_29_bw="0" op_30_bw="10" op_31_bw="0" op_32_bw="10" op_33_bw="0" op_34_bw="10" op_35_bw="0" op_36_bw="10" op_37_bw="0" op_38_bw="10" op_39_bw="0" op_40_bw="10" op_41_bw="0" op_42_bw="10" op_43_bw="0" op_44_bw="10" op_45_bw="0" op_46_bw="10" op_47_bw="0" op_48_bw="10" op_49_bw="0" op_50_bw="10" op_51_bw="0" op_52_bw="10" op_53_bw="0" op_54_bw="10" op_55_bw="0" op_56_bw="10" op_57_bw="0" op_58_bw="10" op_59_bw="0" op_60_bw="10" op_61_bw="0" op_62_bw="10" op_63_bw="0" op_64_bw="10" op_65_bw="0" op_66_bw="10" op_67_bw="0" op_68_bw="10" op_69_bw="0" op_70_bw="10" op_71_bw="0" op_72_bw="10" op_73_bw="0" op_74_bw="10" op_75_bw="0" op_76_bw="10" op_77_bw="0" op_78_bw="10" op_79_bw="0" op_80_bw="10" op_81_bw="0">
<![CDATA[
sw.epilog:1 %outpix_19 = phi i10 %outpix_7, void %if.end.sw.epilog_crit_edge, i10 %blkYuv_load_13, void %cond.end.i4, i10 %blkYuv_load_12, void %cond.end.i14, i10 %blkYuv_load_11, void %cond.end.i26, i10 %outpix_29, void %sw.bb39, i10 %blkYuv_load_10, void %cond.end.i38, i10 %blkYuv_load_9, void %cond.end.i50, i10 %whiYuv_load, void %cond.end.i304, i10 %blkYuv_1_load, void %cond.end124.i, i10 %blkYuv_load_8, void %cond.end.i62, i10 %blkYuv_load_7, void %cond.end.i74, i10 %blkYuv_load_6, void %cond.end.i86, i10 %blkYuv_load_5, void %cond.end.i98, i10 %blkYuv_load_4, void %cond.end.i110, i10 %blkYuv_load_3, void %cond.end.i122, i10 %blkYuv_load_2, void %cond.end.i134, i10 %blkYuv_load_1, void %cond.end.i146, i10 %blkYuv_load, void %cond.end.i158, i10 %outpix_31, void %cond.true82.i, i10 %outpix_32, void %cond.true111.i, i10 %outpix_33, void %cond.true108.i, i10 %outpix_27, void %if.end, i10 0, void %sw.bb10, i10 0, void %sw.bb11, i10 0, void %sw.bb13, i10 0, void %sw.bb15, i10 0, void %sw.bb17, i10 0, void %sw.bb19, i10 0, void %sw.bb21, i10 0, void %sw.bb23, i10 %outpix_31, void %if.end30.i_ifconv, i10 0, void %sw.bb27, i10 %outpix_32, void %if.end52.i_ifconv, i10 1023, void %if.then66.i, i10 0, void %if.else102.i, i10 0, void %sw.bb33, i10 0, void %sw.bb35, i10 %outpix_33, void %if.end48.i_ifconv, i10 0, void %sw.bb41, i10 0, void %sw.bb43, i10 0, void %sw.bb45

]]></Node>
<StgValue><ssdm name="outpix_19"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="10" op_13_bw="0" op_14_bw="10" op_15_bw="0" op_16_bw="10" op_17_bw="0" op_18_bw="10" op_19_bw="0" op_20_bw="10" op_21_bw="0" op_22_bw="10" op_23_bw="0" op_24_bw="10" op_25_bw="0" op_26_bw="10" op_27_bw="0" op_28_bw="10" op_29_bw="0" op_30_bw="10" op_31_bw="0" op_32_bw="10" op_33_bw="0" op_34_bw="10" op_35_bw="0" op_36_bw="10" op_37_bw="0" op_38_bw="10" op_39_bw="0" op_40_bw="10" op_41_bw="0" op_42_bw="10" op_43_bw="0" op_44_bw="10" op_45_bw="0" op_46_bw="10" op_47_bw="0" op_48_bw="10" op_49_bw="0" op_50_bw="10" op_51_bw="0" op_52_bw="10" op_53_bw="0" op_54_bw="10" op_55_bw="0" op_56_bw="10" op_57_bw="0" op_58_bw="10" op_59_bw="0" op_60_bw="10" op_61_bw="0" op_62_bw="10" op_63_bw="0" op_64_bw="10" op_65_bw="0" op_66_bw="10" op_67_bw="0" op_68_bw="10" op_69_bw="0" op_70_bw="10" op_71_bw="0" op_72_bw="10" op_73_bw="0" op_74_bw="10" op_75_bw="0" op_76_bw="10" op_77_bw="0" op_78_bw="10" op_79_bw="0" op_80_bw="10" op_81_bw="0">
<![CDATA[
sw.epilog:2 %outpix_18 = phi i10 %outpix_6, void %if.end.sw.epilog_crit_edge, i10 0, void %cond.end.i4, i10 0, void %cond.end.i14, i10 0, void %cond.end.i26, i10 %outpix_9, void %sw.bb39, i10 0, void %cond.end.i38, i10 0, void %cond.end.i50, i10 1023, void %cond.end.i304, i10 0, void %cond.end124.i, i10 0, void %cond.end.i62, i10 0, void %cond.end.i74, i10 0, void %cond.end.i86, i10 0, void %cond.end.i98, i10 0, void %cond.end.i110, i10 0, void %cond.end.i122, i10 0, void %cond.end.i134, i10 0, void %cond.end.i146, i10 0, void %cond.end.i158, i10 %outpix_12, void %cond.true82.i, i10 %outpix_14, void %cond.true111.i, i10 %outpix_15, void %cond.true108.i, i10 %outpix_28, void %if.end, i10 0, void %sw.bb10, i10 0, void %sw.bb11, i10 0, void %sw.bb13, i10 0, void %sw.bb15, i10 0, void %sw.bb17, i10 0, void %sw.bb19, i10 0, void %sw.bb21, i10 0, void %sw.bb23, i10 %outpix_12, void %if.end30.i_ifconv, i10 0, void %sw.bb27, i10 %outpix_14, void %if.end52.i_ifconv, i10 1023, void %if.then66.i, i10 0, void %if.else102.i, i10 0, void %sw.bb33, i10 0, void %sw.bb35, i10 %outpix_15, void %if.end48.i_ifconv, i10 0, void %sw.bb41, i10 0, void %sw.bb43, i10 0, void %sw.bb45

]]></Node>
<StgValue><ssdm name="outpix_18"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:3 %br_ln732 = br i1 %cmp8_read, void %for.inc98, void %VITIS_LOOP_734_3

]]></Node>
<StgValue><ssdm name="br_ln732"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_734_3:9 %outpix_36 = select i1 %or_ln736, i10 %outpix_20, i10 %outpix_11

]]></Node>
<StgValue><ssdm name="outpix_36"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_734_3:10 %outpix_35 = select i1 %or_ln736, i10 %outpix_19, i10 %outpix_27

]]></Node>
<StgValue><ssdm name="outpix_35"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_734_3:11 %outpix_34 = select i1 %or_ln736, i10 %outpix_18, i10 %outpix_28

]]></Node>
<StgValue><ssdm name="outpix_34"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
<literal name="cmp8_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_734_3:12 %br_ln745 = br void %for.inc98

]]></Node>
<StgValue><ssdm name="br_ln745"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc98:0 %outpix_26 = phi i10 %outpix_36, void %VITIS_LOOP_734_3, i10 %outpix_20, void %sw.epilog

]]></Node>
<StgValue><ssdm name="outpix_26"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc98:1 %outpix_25 = phi i10 %outpix_35, void %VITIS_LOOP_734_3, i10 %outpix_19, void %sw.epilog

]]></Node>
<StgValue><ssdm name="outpix_25"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc98:2 %outpix_24 = phi i10 %outpix_34, void %VITIS_LOOP_734_3, i10 %outpix_18, void %sw.epilog

]]></Node>
<StgValue><ssdm name="outpix_24"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc98:3 %or_ln747_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %outpix_26, i10 %outpix_25, i10 %outpix_24

]]></Node>
<StgValue><ssdm name="or_ln747_3"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
for.inc98:4 %write_ln747 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %ovrlayYUV, i30 %or_ln747_3

]]></Node>
<StgValue><ssdm name="write_ln747"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:5 %store_ln552 = store i10 %outpix_26, i10 %outpix_5

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:6 %store_ln552 = store i10 %outpix_25, i10 %outpix_4

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:7 %store_ln552 = store i10 %outpix_24, i10 %outpix_3

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
for.inc98:9 %br_ln565 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc103.loopexit.exitStub:0 %store_ln0 = store i10 %outpix_8, i10 %outpix_5_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc103.loopexit.exitStub:1 %store_ln0 = store i10 %outpix_7, i10 %outpix_4_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc103.loopexit.exitStub:2 %store_ln0 = store i10 %outpix_6, i10 %outpix_3_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0">
<![CDATA[
for.inc103.loopexit.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
