// Seed: 1876394925
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    output wand id_4,
    output tri id_5,
    input supply0 id_6,
    output supply0 id_7,
    output uwire id_8,
    input wor id_9,
    output uwire id_10
    , id_15,
    output uwire id_11,
    input tri id_12,
    output supply1 id_13
);
  assign id_8 = id_3 != id_3 ? id_2 : id_0;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply1 id_3
);
  wand id_5;
  initial begin
    id_0 <= 1;
    $display(1 & 1);
    id_5 = (1);
  end
  module_0(
      id_2, id_3, id_2, id_1, id_3, id_3, id_2, id_3, id_3, id_2, id_3, id_3, id_2, id_3
  );
endmodule
