Module Name,Signal Name,Gates,Fan-In,Fan-Out,Depth
Adder_4bit,Sum,7,3,1,4
MUX_4to1,Mux4,5,4,1,3
Counter_4bit,Load,5,3,1,3
ALU_8bit,Result,20,6,2,5
Shift_Register,Shift,4,2,1,2
Decoder_3to8,Decoder3_8,10,4,3,4
Encoder_4to2,Encoder4_2,4,2,1,2
FSM_controller,Control,8,3,2,3
Multiplier_4x4,Product,15,5,1,5
Comparator,Comp_out,9,4,1,3
MUX_8to1,MUX8,7,4,1,3
Demux_1to4,DEMUX4,5,2,2,2
Priority_Encoder,Priority_out,6,3,1,3
AND_Gate,And_out,1,2,1,1
OR_Gate,Or_Out,1,2,1,1
NAND_Gate,Nand_out,1,2,1,1
NOR_Gate,Nor_out,1,2,1,1
Half_Adder_sum,Sum,2,2,1,2
Half_Adder_carry,Carry,1,2,1,1
Full_Adder_sum,Sum_full,4,3,1,3
Full_Adder_carry,Carry_full,3,3,1,2
MUX_2to1,MUX2,3,3,1,2
DEMUX_1to2,DEMUX2,3,2,1,2
Decoder_2to2,Decoder2_4,4,2,1,2
D_latch,Q,2,2,1,1
D_FlipFlop,D_in,2,1,1,1
Simple_ALU,ALU_simple,8,4,1,3
Encoder_8to3,Encoder8_3,5,3,1,3
