#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Apr 20 16:07:26 2015
# Process ID: 18042
# Log file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/top_level.vdi
# Journal file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'input_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'fft_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/c_addsub_0_synth_1/c_addsub_0.dcp' for cell 'disp_draw_inst/mag_inst/sumOfSquares'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp' for cell 'vga_comp/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/cordic_0_synth_1/cordic_0.dcp' for cell 'disp_draw_inst/mag_inst/magSqRt'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/imagSquare'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/realSquare'
INFO: [Project 1-454] Reading design checkpoint '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, vga_comp/clk_wiz/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_comp/clk_wiz/clk_100in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/.Xil/Vivado-18042-protoann0.eecs.utk.edu/dcp_5/clk_wiz_vga.edf:286]
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1516.941 ; gain = 399.008
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/c_addsub_0_synth_1/c_addsub_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/cordic_0_synth_1/cordic_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1516.941 ; gain = 670.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1521.945 ; gain = 3.996

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 42 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 6831 load(s) on clock net xlnx_opt_
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f28308e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1521.945 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 125 cells.
Phase 2 Constant Propagation | Checksum: 1b69cec14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1521.945 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3009 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 837 unconnected cells.
Phase 3 Sweep | Checksum: 13728d0a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.945 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13728d0a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.945 ; gain = 0.000
Implement Debug Cores | Checksum: 133614c54
Logic Optimization | Checksum: 133614c54

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 16 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 1 Total Ports: 32
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 16dc9690a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1635.969 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16dc9690a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.969 ; gain = 114.023
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.969 ; gain = 119.027
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1635.969 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: cbbb74f1

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1636.969 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 470f2d6e

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 470f2d6e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 470f2d6e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1636.969 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 12bfc2871

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 12bfc2871

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 470f2d6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.980 ; gain = 23.012
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 470f2d6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 470f2d6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 2d43759d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1123070a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1ac2cd914

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1cd63040c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1e3538009

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.6.1 Place Init Design | Checksum: 18b5eec1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.6 Build Placer Netlist Model | Checksum: 18b5eec1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 18b5eec1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 18b5eec1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2.1 Placer Initialization Core | Checksum: 18b5eec1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 2 Placer Initialization | Checksum: 18b5eec1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1ceb7eff5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1ceb7eff5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 29009c2b0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 251a8ec1c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 28ec9c179

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.980 ; gain = 23.012

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 205269afb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.980 ; gain = 23.012
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 288786e24

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 288786e24

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 4 Detail Placement | Checksum: 288786e24

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 126c954b8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: dc59691a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.862. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: dc59691a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 5.2 Post Placement Optimization | Checksum: dc59691a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: dc59691a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: dc59691a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 5.4 Placer Reporting | Checksum: dc59691a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 19231a348

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 19231a348

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023
Ending Placer Task | Checksum: 130741f11

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1683.992 ; gain = 47.023
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 1683.992 ; gain = 47.023
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1683.992 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1684.992 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: de0c50c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1782.664 ; gain = 97.672

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: de0c50c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1782.668 ; gain = 97.676
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 14bfbb243

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1816.930 ; gain = 131.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.67  | TNS=-121   | WHS=-1.56  | THS=-324   |

Phase 2 Router Initialization | Checksum: 14bfbb243

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1816.930 ; gain = 131.938

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25defa8b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1816.930 ; gain = 131.938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1178
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c0445c7a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1816.930 ; gain = 131.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.36  | TNS=-206   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: a1446078

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1816.930 ; gain = 131.938

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: a1446078

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1816.930 ; gain = 131.938
Phase 4.1.2 GlobIterForTiming | Checksum: 19919b7e2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1816.930 ; gain = 131.938
Phase 4.1 Global Iteration 0 | Checksum: 19919b7e2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1816.930 ; gain = 131.938

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 377
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 123345434

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 1816.930 ; gain = 131.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.72  | TNS=-209   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 5e6967be

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 1816.930 ; gain = 131.938
Phase 4 Rip-up And Reroute | Checksum: 5e6967be

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 1816.930 ; gain = 131.938

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 5e6967be

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1816.930 ; gain = 131.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.28  | TNS=-203   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 110d5d0a1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1816.930 ; gain = 131.938

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 110d5d0a1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1816.930 ; gain = 131.938

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 110d5d0a1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 1816.930 ; gain = 131.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.28  | TNS=-199   | WHS=-0.437 | THS=-10.1  |

Phase 7 Post Hold Fix | Checksum: a57a7f0c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.930 ; gain = 148.938

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.60426 %
  Global Horizontal Routing Utilization  = 2.08788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
Phase 8 Route finalize | Checksum: a57a7f0c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.930 ; gain = 148.938

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: a57a7f0c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.930 ; gain = 148.938

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1410b0862

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.930 ; gain = 148.938

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1410b0862

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.930 ; gain = 148.938
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.28  | TNS=-199   | WHS=0.053  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1410b0862

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.930 ; gain = 148.938
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1410b0862

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.930 ; gain = 148.938

Routing Is Done.

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.930 ; gain = 148.938
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1833.930 ; gain = 148.938
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1833.930 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 16:09:29 2015...
#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Apr 20 16:09:36 2015
# Process ID: 18523
# Log file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/top_level.vdi
# Journal file: /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: open_checkpoint top_level_routed.dcp
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_comp/clk_wiz/clk_100in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/.Xil/Vivado-18523-protoann0.eecs.utk.edu/dcp/top_level.edf:247746]
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/.Xil/Vivado-18523-protoann0.eecs.utk.edu/dcp/top_level_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1512.930 ; gain = 398.453
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/.Xil/Vivado-18523-protoann0.eecs.utk.edu/dcp/top_level_early.xdc]
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/.Xil/Vivado-18523-protoann0.eecs.utk.edu/dcp/top_level.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/impl_1/.Xil/Vivado-18523-protoann0.eecs.utk.edu/dcp/top_level.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1518.930 ; gain = 6.000
Restoring placement.
Restored 1987 out of 1987 XDEF sites from archive | CPU: 1.730000 secs | Memory: 17.301071 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1526.930 ; gain = 693.203
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 31 Warnings, 20 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1901.754 ; gain = 374.824
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 16:10:27 2015...
