// Seed: 2799460901
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wor id_9
    , id_17,
    input tri id_10,
    input tri id_11
    , id_18,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input supply0 id_15
);
  assign id_8 = -1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri id_2#(.id_13((1))),
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply1 id_8#(.id_14(1)),
    inout supply0 id_9,
    output supply1 id_10,
    input wor id_11
);
  logic id_15 = id_7;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_11,
      id_6,
      id_9,
      id_2,
      id_7,
      id_5,
      id_4,
      id_9,
      id_9,
      id_7,
      id_7,
      id_6,
      id_2,
      id_1
  );
  logic id_16;
  ;
  logic id_17;
  ;
  always if (-1 << 1) id_13 <= -1;
  wire id_18;
endmodule
