
*** Running vivado
    with args -log Top_Level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_Level.tcl -notrace
Command: synth_design -top Top_Level -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 719.746 ; gain = 177.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:59]
INFO: [Synth 8-3491] module 'Reset_Delay' declared at 'U:/EE316_Project3/Reset_Delay.vhd:8' bound to instance 'inst_Reset_Delay' of component 'Reset_Delay' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Reset_Delay' [U:/EE316_Project3/Reset_Delay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Reset_Delay' (1#1) [U:/EE316_Project3/Reset_Delay.vhd:16]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'U:/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn0_db_Reset' of component 'btn_debounce_toggle' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:133]
INFO: [Synth 8-638] synthesizing module 'btn_debounce_toggle' [U:/EE316_Project3/btn_debounce.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-256] done synthesizing module 'btn_debounce_toggle' (2#1) [U:/EE316_Project3/btn_debounce.vhd:42]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'U:/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn1_db' of component 'btn_debounce_toggle' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:144]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'U:/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn2_db' of component 'btn_debounce_toggle' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:155]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'U:/EE316_Project3/btn_debounce.vhd:32' bound to instance 'inst_Btn3_db' of component 'btn_debounce_toggle' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:166]
	Parameter N bound to: 8 - type: integer 
	Parameter N2 bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'pwm_gen' declared at 'U:/EE316_Project3/pwm.vhd:10' bound to instance 'inst_key_0_db' of component 'pwm_gen' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:177]
INFO: [Synth 8-638] synthesizing module 'pwm_gen' [U:/EE316_Project3/pwm.vhd:22]
	Parameter N bound to: 8 - type: integer 
	Parameter N2 bound to: 255 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [U:/EE316_Project3/pwm.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'pwm_gen' (3#1) [U:/EE316_Project3/pwm.vhd:22]
INFO: [Synth 8-3491] module 'ModeSM_P3' declared at 'U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/ModeSM_P3.vhd:34' bound to instance 'inst_MODE_SM' of component 'ModeSM_P3' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:191]
INFO: [Synth 8-638] synthesizing module 'ModeSM_P3' [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/ModeSM_P3.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ModeSM_P3' (4#1) [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/ModeSM_P3.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (5#1) [U:/EE316_Project3/EE316_Project3.srcs/sources_1/new/Top_Level.vhd:59]
WARNING: [Synth 8-3331] design ModeSM_P3 has unconnected port Btn2
WARNING: [Synth 8-3331] design ModeSM_P3 has unconnected port Btn3
WARNING: [Synth 8-3331] design pwm_gen has unconnected port AIN0_data
WARNING: [Synth 8-3331] design pwm_gen has unconnected port AIN1_data
WARNING: [Synth 8-3331] design pwm_gen has unconnected port AIN3_data
WARNING: [Synth 8-3331] design Top_Level has unconnected port ck_scl
WARNING: [Synth 8-3331] design Top_Level has unconnected port ck_sda
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 784.148 ; gain = 241.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 784.148 ; gain = 241.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 784.148 ; gain = 241.840
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [U:/EE316_Project3/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [U:/EE316_Project3/Cora-Z7-07S-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/EE316_Project3/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 905.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'MODE_reg' in module 'ModeSM_P3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00001 |                              000
                     ldr |                            00010 |                              001
                    temp |                            00100 |                              010
                     pot |                            01000 |                              011
                     amp |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MODE_reg' using encoding 'one-hot' in module 'ModeSM_P3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reset_Delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module btn_debounce_toggle 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ModeSM_P3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top_Level has unconnected port ck_scl
WARNING: [Synth 8-3331] design Top_Level has unconnected port ck_sda
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN0
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN1
WARNING: [Synth 8-3331] design Top_Level has unconnected port AIN3
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 905.023 ; gain = 362.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     3|
|4     |LUT2   |     4|
|5     |LUT3   |     4|
|6     |LUT4   |     9|
|7     |LUT5   |     6|
|8     |LUT6   |     4|
|9     |FDCE   |     1|
|10    |FDRE   |    63|
|11    |FDSE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------------+------+
|      |Instance             |Module                |Cells |
+------+---------------------+----------------------+------+
|1     |top                  |                      |   117|
|2     |  inst_Btn0_db_Reset |btn_debounce_toggle   |    28|
|3     |  inst_Btn1_db       |btn_debounce_toggle_0 |    28|
|4     |  inst_MODE_SM       |ModeSM_P3             |    18|
|5     |  inst_Reset_Delay   |Reset_Delay           |    33|
|6     |  inst_key_0_db      |pwm_gen               |     1|
+------+---------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 906.004 ; gain = 242.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 906.004 ; gain = 363.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 925.250 ; gain = 630.738
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'U:/EE316_Project3/EE316_Project3.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 12 14:45:28 2026...
