/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  reg [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire [21:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  reg [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_13z[20];
  assign celloutsig_1_6z = celloutsig_1_5z[2:0] == celloutsig_1_0z[6:4];
  assign celloutsig_0_6z = celloutsig_0_4z[13:4] && celloutsig_0_4z[9:0];
  assign celloutsig_0_3z = { in_data[9:5], celloutsig_0_0z } || { in_data[33:31], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[23] & ~(in_data[44]);
  assign celloutsig_0_7z = in_data[32] ? { celloutsig_0_4z[11:10], celloutsig_0_0z, celloutsig_0_2z } : { celloutsig_0_5z[8], celloutsig_0_1z };
  assign celloutsig_0_8z = ^ { in_data[60:59], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = ^ { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[28:18], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } << { in_data[61:49], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[113:109] << celloutsig_1_0z[6:2];
  assign celloutsig_1_2z = in_data[152:150] << in_data[110:108];
  assign celloutsig_0_1z = in_data[85:83] << in_data[46:44];
  assign celloutsig_1_16z = { celloutsig_1_0z[5:3], celloutsig_1_9z } << celloutsig_1_0z[6:1];
  assign celloutsig_1_0z = in_data[125:119] <<< in_data[148:142];
  assign celloutsig_1_9z = { celloutsig_1_1z[4:3], celloutsig_1_6z } <<< celloutsig_1_5z[2:0];
  assign celloutsig_1_11z = { celloutsig_1_1z[4:1], celloutsig_1_2z } <<< { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_19z = ~((celloutsig_1_2z[0] & celloutsig_1_5z[0]) | celloutsig_1_16z[2]);
  always_latch
    if (!celloutsig_1_13z[20]) celloutsig_0_5z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[31:28], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_0z[3:2], celloutsig_1_2z };
  assign { celloutsig_1_8z[4:0], celloutsig_1_8z[7], celloutsig_1_8z[8], celloutsig_1_8z[5] } = ~ { celloutsig_1_5z, celloutsig_1_2z };
  assign { celloutsig_1_13z[15:9], celloutsig_1_13z[17], celloutsig_1_13z[4:0], celloutsig_1_13z[7], celloutsig_1_13z[8], celloutsig_1_13z[5], celloutsig_1_13z[21:18] } = ~ { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_8z[4:0], celloutsig_1_8z[7], celloutsig_1_8z[8], celloutsig_1_8z[5], celloutsig_1_1z[3:0] };
  assign { celloutsig_1_13z[16], celloutsig_1_13z[6] } = { celloutsig_1_13z[17], celloutsig_1_13z[8] };
  assign celloutsig_1_8z[6] = celloutsig_1_8z[8];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
