Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fa25b44e33254e27a6e7ff5bcfd2fd47 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot system_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.system_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "system_wrapper_time_impl.sdf", for root module "system_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "system_wrapper_time_impl.sdf", for root module "system_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.PULLUP
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.adc
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.ADC_v1_0_S00_AXI
Compiling module xil_defaultlib.ADC_v1_0
Compiling module xil_defaultlib.system_ADC_0_0
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.Clk_4_Div
Compiling module xil_defaultlib.system_Clk_4_Div_0_0
Compiling module xil_defaultlib.system_ComplementCalibration_0_0
Compiling module xil_defaultlib.DDS_v1_0_S00_AXI
Compiling module xil_defaultlib.DDS_v1_0
Compiling module xil_defaultlib.system_DDS_0_1
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=17.5,...
Compiling module xil_defaultlib.system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0_0
Compiling module xil_defaultlib.xbip_pipe_v3_0_3_viv__parameteri...
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.pipe_add
Compiling module xil_defaultlib.accum
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.sin_cos
Compiling module xil_defaultlib.dds_compiler_v6_0_13_core
Compiling module xil_defaultlib.xbip_pipe_v3_0_3_viv_5
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.dds_compiler_v6_0_13_viv
Compiling module xil_defaultlib.dds_compiler_v6_0_13
Compiling module xil_defaultlib.system_dds_compiler_0_1
Compiling module simprims_ver.BIBUF
Compiling module simprims_ver.PS7
Compiling module xil_defaultlib.processing_system7_v5_5_processi...
Compiling module xil_defaultlib.system_processing_system7_0_0
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_register_slice_v2_1_13_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_13_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_13_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_13_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_13_axi_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.system_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_11SE3QO
Compiling module xil_defaultlib.axi_crossbar_v2_1_14_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_14_decerr_slav...
Compiling module xil_defaultlib.axi_register_slice_v2_1_13_axic_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_14_splitter__p...
Compiling module xil_defaultlib.axi_crossbar_v2_1_14_splitter
Compiling module xil_defaultlib.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module xil_defaultlib.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.system_xbar_0
Compiling module xil_defaultlib.system_ps7_0_axi_periph_0
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.cdc_sync_0
Compiling module xil_defaultlib.lpf
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.upcnt_n
Compiling module xil_defaultlib.sequence_psr
Compiling module xil_defaultlib.proc_sys_reset
Compiling module xil_defaultlib.system_rst_ps7_0_50M_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_time_impl
