{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676531109870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676531109878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 23:05:09 2023 " "Processing started: Wed Feb 15 23:05:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676531109878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676531109878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpen312_lab2_a -c cpen312_lab2_a " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpen312_lab2_a -c cpen312_lab2_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676531109878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676531110338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676531110338 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cpen312_lab2_b.vhd " "Can't analyze file -- file cpen312_lab2_b.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676531118453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-a " "Found design unit 1: bcdto7seg-a" {  } { { "BCDto7Seg.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/BCDto7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118825 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "BCDto7Seg.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/BCDto7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676531118825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_8bit-a " "Found design unit 1: latch_8bit-a" {  } { { "latch_8bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/latch_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118827 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_8bit " "Found entity 1: latch_8bit" {  } { { "latch_8bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/latch_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676531118827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_addsub-a " "Found design unit 1: bcd_addsub-a" {  } { { "bcd_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/bcd_addsub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118838 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_addsub " "Found entity 1: bcd_addsub" {  } { { "bcd_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/bcd_addsub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676531118838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen312_lab2_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpen312_lab2_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpen312_lab2_b-Behavioral " "Found design unit 1: cpen312_lab2_b-Behavioral" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/cpen312_lab2_a.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118841 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpen312_lab2_b " "Found entity 1: cpen312_lab2_b" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/cpen312_lab2_a.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676531118841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676531118841 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "a_stored cpen312_lab2_a.vhd(99) " "VHDL error at cpen312_lab2_a.vhd(99): object \"a_stored\" is used but not declared" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/cpen312_lab2_a.vhd" 99 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1676531118842 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out q cpen312_lab2_a.vhd(99) " "VHDL error at cpen312_lab2_a.vhd(99): cannot associate formal port \"q\" of mode \"out\" with an expression" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a/cpen312_lab2_a.vhd" 99 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1676531118842 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676531118925 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 15 23:05:18 2023 " "Processing ended: Wed Feb 15 23:05:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676531118925 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676531118925 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676531118925 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676531118925 ""}
