 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group FEEDTHROUGH
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Wed Mar 11 17:17:54 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.37%

  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  mem_resp_i[54] (in)                              0.0000    0.0000 @   0.1000 f
  mem_resp_i[54] (net)           3       8.0420              0.0000     0.1000 f
  U3127/IN1 (OA221X1)                              0.0002    0.0000 @   0.1000 f
  U3127/Q (OA221X1)                                0.0351    0.0839     0.1839 f
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.1839 f
  mem_resp_yumi_o (out)                            0.0351   -0.0135 &   0.1704 f
  data arrival time                                                     0.1704

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.1704
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2704


  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  mem_resp_i[54] (in)                              0.0000    0.0000 @   0.1000 r
  mem_resp_i[54] (net)           3       8.0940              0.0000     0.1000 r
  U3127/IN1 (OA221X1)                              0.0002    0.0000 @   0.1000 r
  U3127/Q (OA221X1)                                0.0364    0.0907     0.1908 r
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.1908 r
  mem_resp_yumi_o (out)                            0.0364   -0.0139 &   0.1768 r
  data arrival time                                                     0.1768

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.1768
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2768


  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  mem_resp_i[54] (in)                              0.0000    0.0000 @   0.1000 r
  mem_resp_i[54] (net)           3       8.0940              0.0000     0.1000 r
  U2012/INP (INVX0)                                0.0002    0.0001 @   0.1001 r
  U2012/ZN (INVX0)                                 0.0285    0.0193     0.1194 f
  n258 (net)                     2       4.1604              0.0000     0.1194 f
  U3127/IN3 (OA221X1)                              0.0285   -0.0011 &   0.1183 f
  U3127/Q (OA221X1)                                0.0351    0.0810     0.1992 f
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.1992 f
  mem_resp_yumi_o (out)                            0.0351   -0.0135 &   0.1857 f
  data arrival time                                                     0.1857

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.1857
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2857


  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  mem_resp_i[54] (in)                              0.0000    0.0000 @   0.1000 f
  mem_resp_i[54] (net)           3       8.0420              0.0000     0.1000 f
  U2012/INP (INVX0)                                0.0002    0.0001 @   0.1001 f
  U2012/ZN (INVX0)                                 0.0342    0.0185     0.1186 r
  n258 (net)                     2       4.1293              0.0000     0.1186 r
  U3127/IN3 (OA221X1)                              0.0342   -0.0014 &   0.1172 r
  U3127/Q (OA221X1)                                0.0364    0.0873     0.2045 r
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.2045 r
  mem_resp_yumi_o (out)                            0.0364   -0.0139 &   0.1906 r
  data arrival time                                                     0.1906

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.1906
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.2906


  Startpoint: mem_resp_v_i
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  mem_resp_v_i (in)                                0.0000    0.0000 @   0.1000 r
  mem_resp_v_i (net)             1       4.5149              0.0000     0.1000 r
  U2014/IN1 (AND2X1)                               0.0001    0.0000 @   0.1000 r
  U2014/Q (AND2X1)                                 0.0435    0.0534     0.1534 r
  n239 (net)                     3       7.0187              0.0000     0.1534 r
  U3127/IN5 (OA221X1)                              0.0435   -0.0011 &   0.1523 r
  U3127/Q (OA221X1)                                0.0364    0.0631     0.2153 r
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.2153 r
  mem_resp_yumi_o (out)                            0.0364   -0.0139 &   0.2014 r
  data arrival time                                                     0.2014

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2014
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3014


  Startpoint: mem_resp_v_i
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  mem_resp_v_i (in)                                0.0000    0.0000 @   0.1000 f
  mem_resp_v_i (net)             1       4.4280              0.0000     0.1000 f
  U2014/IN1 (AND2X1)                               0.0001    0.0000 @   0.1000 f
  U2014/Q (AND2X1)                                 0.0396    0.0517     0.1516 f
  n239 (net)                     3       6.9492              0.0000     0.1516 f
  U3127/IN5 (OA221X1)                              0.0396   -0.0011 &   0.1505 f
  U3127/Q (OA221X1)                                0.0351    0.0755     0.2260 f
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.2260 f
  mem_resp_yumi_o (out)                            0.0351   -0.0135 &   0.2125 f
  data arrival time                                                     0.2125

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2125
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3125


  Startpoint: mem_resp_i[57]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  mem_resp_i[57] (in)                              0.0000    0.0000 @   0.1000 f
  mem_resp_i[57] (net)           1       4.6171              0.0000     0.1000 f
  U2013/IN1 (NOR3X0)                               0.0001    0.0000 @   0.1000 f
  U2013/QN (NOR3X0)                                0.0689    0.0281     0.1281 r
  n46 (net)                      1       2.6061              0.0000     0.1281 r
  U2014/IN2 (AND2X1)                               0.0689   -0.0020 &   0.1261 r
  U2014/Q (AND2X1)                                 0.0435    0.0667     0.1928 r
  n239 (net)                     3       7.0187              0.0000     0.1928 r
  U3127/IN5 (OA221X1)                              0.0435   -0.0011 &   0.1917 r
  U3127/Q (OA221X1)                                0.0364    0.0631     0.2547 r
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.2547 r
  mem_resp_yumi_o (out)                            0.0364   -0.0139 &   0.2408 r
  data arrival time                                                     0.2408

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2408
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3408


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  io_resp_i[54] (in)                               0.0000    0.0000 @   0.1000 f
  io_resp_i[54] (net)            2       8.1311              0.0000     0.1000 f
  U2020/IN1 (NAND2X0)                              0.0003    0.0001 @   0.1001 f
  U2020/QN (NAND2X0)                               0.0822    0.0400     0.1402 r
  n50 (net)                      2       7.0621              0.0000     0.1402 r
  U2021/INP (INVX0)                                0.0822   -0.0101 &   0.1301 r
  U2021/ZN (INVX0)                                 0.0540    0.0392     0.1693 f
  n241 (net)                     2       5.2769              0.0000     0.1693 f
  U3128/IN1 (AO22X1)                               0.0540    0.0000 &   0.1693 f
  U3128/Q (AO22X1)                                 0.0440    0.0881     0.2574 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.2574 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.2445 f
  data arrival time                                                     0.2445

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2445
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3445


  Startpoint: mem_resp_i[55]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  mem_resp_i[55] (in)                              0.0000    0.0000 @   0.1000 f
  mem_resp_i[55] (net)           1       4.6469              0.0000     0.1000 f
  U2013/IN2 (NOR3X0)                               0.0001   -0.0001 @   0.0999 f
  U2013/QN (NOR3X0)                                0.0689    0.0401     0.1400 r
  n46 (net)                      1       2.6061              0.0000     0.1400 r
  U2014/IN2 (AND2X1)                               0.0689   -0.0020 &   0.1381 r
  U2014/Q (AND2X1)                                 0.0435    0.0667     0.2048 r
  n239 (net)                     3       7.0187              0.0000     0.2048 r
  U3127/IN5 (OA221X1)                              0.0435   -0.0011 &   0.2036 r
  U3127/Q (OA221X1)                                0.0364    0.0631     0.2667 r
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.2667 r
  mem_resp_yumi_o (out)                            0.0364   -0.0139 &   0.2528 r
  data arrival time                                                     0.2528

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2528
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3528


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[54] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[54] (net)            2       8.2038              0.0000     0.1000 r
  U2020/IN1 (NAND2X0)                              0.0003    0.0001 @   0.1001 r
  U2020/QN (NAND2X0)                               0.0814    0.0444     0.1445 f
  n50 (net)                      2       7.0430              0.0000     0.1445 f
  U2021/INP (INVX0)                                0.0814   -0.0102 &   0.1343 f
  U2021/ZN (INVX0)                                 0.0623    0.0381     0.1724 r
  n241 (net)                     2       5.2705              0.0000     0.1724 r
  U3128/IN1 (AO22X1)                               0.0623    0.0000 &   0.1724 r
  U3128/Q (AO22X1)                                 0.0459    0.0946     0.2670 r
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.2670 r
  io_resp_yumi_o (out)                             0.0459   -0.0133 &   0.2537 r
  data arrival time                                                     0.2537

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2537
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3537


  Startpoint: mem_resp_i[57]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  mem_resp_i[57] (in)                              0.0000    0.0000 @   0.1000 r
  mem_resp_i[57] (net)           1       5.3558              0.0000     0.1000 r
  U2013/IN1 (NOR3X0)                               0.0001    0.0000 @   0.1000 r
  U2013/QN (NOR3X0)                                0.0390    0.0286     0.1286 f
  n46 (net)                      1       2.6012              0.0000     0.1286 f
  U2014/IN2 (AND2X1)                               0.0390    0.0000 &   0.1286 f
  U2014/Q (AND2X1)                                 0.0396    0.0644     0.1931 f
  n239 (net)                     3       6.9492              0.0000     0.1931 f
  U3127/IN5 (OA221X1)                              0.0396   -0.0011 &   0.1920 f
  U3127/Q (OA221X1)                                0.0351    0.0755     0.2675 f
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.2675 f
  mem_resp_yumi_o (out)                            0.0351   -0.0135 &   0.2540 f
  data arrival time                                                     0.2540

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2540
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3540


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[54] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[54] (net)            2       8.2038              0.0000     0.1000 r
  U2004/INP (INVX0)                                0.0003    0.0001 @   0.1001 r
  U2004/ZN (INVX0)                                 0.0168    0.0138     0.1139 f
  n45 (net)                      1       1.8656              0.0000     0.1139 f
  U2005/IN2 (NAND2X0)                              0.0168   -0.0011 &   0.1128 f
  U2005/QN (NAND2X0)                               0.0953    0.0503     0.1631 r
  n52 (net)                      2       7.9017              0.0000     0.1631 r
  U2006/INP (INVX0)                                0.0953   -0.0191 &   0.1440 r
  U2006/ZN (INVX0)                                 0.0628    0.0451     0.1891 f
  n240 (net)                     2       6.4008              0.0000     0.1891 f
  U3128/IN3 (AO22X1)                               0.0628    0.0000 &   0.1891 f
  U3128/Q (AO22X1)                                 0.0440    0.0794     0.2685 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.2685 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.2556 f
  data arrival time                                                     0.2556

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2556
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3556


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  io_resp_i[54] (in)                               0.0000    0.0000 @   0.1000 f
  io_resp_i[54] (net)            2       8.1311              0.0000     0.1000 f
  U2004/INP (INVX0)                                0.0003    0.0001 @   0.1001 f
  U2004/ZN (INVX0)                                 0.0213    0.0134     0.1136 r
  n45 (net)                      1       1.9342              0.0000     0.1136 r
  U2005/IN2 (NAND2X0)                              0.0213   -0.0014 &   0.1122 r
  U2005/QN (NAND2X0)                               0.0900    0.0545     0.1667 f
  n52 (net)                      2       7.8826              0.0000     0.1667 f
  U2006/INP (INVX0)                                0.0900   -0.0185 &   0.1482 f
  U2006/ZN (INVX0)                                 0.0712    0.0435     0.1918 r
  n240 (net)                     2       6.4699              0.0000     0.1918 r
  U3128/IN3 (AO22X1)                               0.0712    0.0000 &   0.1918 r
  U3128/Q (AO22X1)                                 0.0459    0.0785     0.2702 r
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.2702 r
  io_resp_yumi_o (out)                             0.0459   -0.0133 &   0.2569 r
  data arrival time                                                     0.2569

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2569
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3569


  Startpoint: mem_resp_i[56]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 f
  mem_resp_i[56] (in)                              0.0000    0.0000 @   0.1000 f
  mem_resp_i[56] (net)           1       4.9444              0.0000     0.1000 f
  U2013/IN3 (NOR3X0)                               0.0001    0.0000 @   0.1000 f
  U2013/QN (NOR3X0)                                0.0689    0.0445     0.1445 r
  n46 (net)                      1       2.6061              0.0000     0.1445 r
  U2014/IN2 (AND2X1)                               0.0689   -0.0020 &   0.1425 r
  U2014/Q (AND2X1)                                 0.0435    0.0667     0.2092 r
  n239 (net)                     3       7.0187              0.0000     0.2092 r
  U3127/IN5 (OA221X1)                              0.0435   -0.0011 &   0.2081 r
  U3127/Q (OA221X1)                                0.0364    0.0631     0.2712 r
  mem_resp_yumi_o (net)          1       2.8250              0.0000     0.2712 r
  mem_resp_yumi_o (out)                            0.0364   -0.0139 &   0.2572 r
  data arrival time                                                     0.2572

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.2572
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.3572


  Startpoint: io_resp_i[56]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[56] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[56] (net)            1       4.4411              0.0000     0.1000 r
  U2003/IN1 (NOR4X0)                               0.0001    0.0000 @   0.1000 r
  U2003/QN (NOR4X0)                                0.1300    0.0763     0.1763 f
  n49 (net)                      1      17.7738              0.0000     0.1763 f
  icc_place1893/INP (NBUFFX2)                      0.1300    0.0012 &   0.1775 f
  icc_place1893/Z (NBUFFX2)                        0.0911    0.0987 @   0.2762 f
  n2558 (net)                    2      47.6577              0.0000     0.2762 f
  U2005/IN1 (NAND2X0)                              0.0911   -0.0105 @   0.2657 f
  U2005/QN (NAND2X0)                               0.0953    0.0646     0.3303 r
  n52 (net)                      2       7.9017              0.0000     0.3303 r
  U2006/INP (INVX0)                                0.0953   -0.0191 &   0.3112 r
  U2006/ZN (INVX0)                                 0.0628    0.0451     0.3563 f
  n240 (net)                     2       6.4008              0.0000     0.3563 f
  U3128/IN3 (AO22X1)                               0.0628    0.0000 &   0.3563 f
  U3128/Q (AO22X1)                                 0.0440    0.0794     0.4357 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.4357 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.4228 f
  data arrival time                                                     0.4228

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.4228
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.5228


  Startpoint: io_resp_i[55]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[55] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[55] (net)            1       4.0427              0.0000     0.1000 r
  U2003/IN2 (NOR4X0)                               0.0001   -0.0001 @   0.0999 r
  U2003/QN (NOR4X0)                                0.1300    0.0868     0.1867 f
  n49 (net)                      1      17.7738              0.0000     0.1867 f
  icc_place1893/INP (NBUFFX2)                      0.1300    0.0012 &   0.1879 f
  icc_place1893/Z (NBUFFX2)                        0.0911    0.0987 @   0.2866 f
  n2558 (net)                    2      47.6577              0.0000     0.2866 f
  U2005/IN1 (NAND2X0)                              0.0911   -0.0105 @   0.2761 f
  U2005/QN (NAND2X0)                               0.0953    0.0646     0.3407 r
  n52 (net)                      2       7.9017              0.0000     0.3407 r
  U2006/INP (INVX0)                                0.0953   -0.0191 &   0.3216 r
  U2006/ZN (INVX0)                                 0.0628    0.0451     0.3667 f
  n240 (net)                     2       6.4008              0.0000     0.3667 f
  U3128/IN3 (AO22X1)                               0.0628    0.0000 &   0.3667 f
  U3128/Q (AO22X1)                                 0.0440    0.0794     0.4461 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.4461 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.4332 f
  data arrival time                                                     0.4332

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.4332
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.5332


  Startpoint: io_resp_i[56]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[56] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[56] (net)            1       4.4411              0.0000     0.1000 r
  U2003/IN1 (NOR4X0)                               0.0001    0.0000 @   0.1000 r
  U2003/QN (NOR4X0)                                0.1300    0.0763     0.1763 f
  n49 (net)                      1      17.7738              0.0000     0.1763 f
  icc_place1893/INP (NBUFFX2)                      0.1300    0.0012 &   0.1775 f
  icc_place1893/Z (NBUFFX2)                        0.0911    0.0987 @   0.2762 f
  n2558 (net)                    2      47.6577              0.0000     0.2762 f
  U2020/IN2 (NAND2X0)                              0.0911   -0.0105 @   0.2657 f
  U2020/QN (NAND2X0)                               0.0822    0.0651     0.3308 r
  n50 (net)                      2       7.0621              0.0000     0.3308 r
  U2021/INP (INVX0)                                0.0822   -0.0101 &   0.3207 r
  U2021/ZN (INVX0)                                 0.0540    0.0392     0.3599 f
  n241 (net)                     2       5.2769              0.0000     0.3599 f
  U3128/IN1 (AO22X1)                               0.0540    0.0000 &   0.3599 f
  U3128/Q (AO22X1)                                 0.0440    0.0881     0.4481 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.4481 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.4352 f
  data arrival time                                                     0.4352

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.4352
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.5352


  Startpoint: io_resp_i[57]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[57] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[57] (net)            1       3.7016              0.0000     0.1000 r
  U2003/IN3 (NOR4X0)                               0.0000   -0.0001 @   0.0999 r
  U2003/QN (NOR4X0)                                0.1300    0.0951     0.1951 f
  n49 (net)                      1      17.7738              0.0000     0.1951 f
  icc_place1893/INP (NBUFFX2)                      0.1300    0.0012 &   0.1963 f
  icc_place1893/Z (NBUFFX2)                        0.0911    0.0987 @   0.2950 f
  n2558 (net)                    2      47.6577              0.0000     0.2950 f
  U2005/IN1 (NAND2X0)                              0.0911   -0.0105 @   0.2845 f
  U2005/QN (NAND2X0)                               0.0953    0.0646     0.3491 r
  n52 (net)                      2       7.9017              0.0000     0.3491 r
  U2006/INP (INVX0)                                0.0953   -0.0191 &   0.3300 r
  U2006/ZN (INVX0)                                 0.0628    0.0451     0.3751 f
  n240 (net)                     2       6.4008              0.0000     0.3751 f
  U3128/IN3 (AO22X1)                               0.0628    0.0000 &   0.3751 f
  U3128/Q (AO22X1)                                 0.0440    0.0794     0.4545 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.4545 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.4416 f
  data arrival time                                                     0.4416

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.4416
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.5416


  Startpoint: io_resp_i[55]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[55] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[55] (net)            1       4.0427              0.0000     0.1000 r
  U2003/IN2 (NOR4X0)                               0.0001   -0.0001 @   0.0999 r
  U2003/QN (NOR4X0)                                0.1300    0.0868     0.1867 f
  n49 (net)                      1      17.7738              0.0000     0.1867 f
  icc_place1893/INP (NBUFFX2)                      0.1300    0.0012 &   0.1879 f
  icc_place1893/Z (NBUFFX2)                        0.0911    0.0987 @   0.2866 f
  n2558 (net)                    2      47.6577              0.0000     0.2866 f
  U2020/IN2 (NAND2X0)                              0.0911   -0.0105 @   0.2761 f
  U2020/QN (NAND2X0)                               0.0822    0.0651     0.3412 r
  n50 (net)                      2       7.0621              0.0000     0.3412 r
  U2021/INP (INVX0)                                0.0822   -0.0101 &   0.3311 r
  U2021/ZN (INVX0)                                 0.0540    0.0392     0.3703 f
  n241 (net)                     2       5.2769              0.0000     0.3703 f
  U3128/IN1 (AO22X1)                               0.0540    0.0000 &   0.3704 f
  U3128/Q (AO22X1)                                 0.0440    0.0881     0.4585 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.4585 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.4456 f
  data arrival time                                                     0.4456

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.4456
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.5456


  Startpoint: io_resp_i[57]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  input external delay                                       0.1000     0.1000 r
  io_resp_i[57] (in)                               0.0000    0.0000 @   0.1000 r
  io_resp_i[57] (net)            1       3.7016              0.0000     0.1000 r
  U2003/IN3 (NOR4X0)                               0.0000   -0.0001 @   0.0999 r
  U2003/QN (NOR4X0)                                0.1300    0.0951     0.1951 f
  n49 (net)                      1      17.7738              0.0000     0.1951 f
  icc_place1893/INP (NBUFFX2)                      0.1300    0.0012 &   0.1963 f
  icc_place1893/Z (NBUFFX2)                        0.0911    0.0987 @   0.2950 f
  n2558 (net)                    2      47.6577              0.0000     0.2950 f
  U2020/IN2 (NAND2X0)                              0.0911   -0.0105 @   0.2845 f
  U2020/QN (NAND2X0)                               0.0822    0.0651     0.3496 r
  n50 (net)                      2       7.0621              0.0000     0.3496 r
  U2021/INP (INVX0)                                0.0822   -0.0101 &   0.3395 r
  U2021/ZN (INVX0)                                 0.0540    0.0392     0.3787 f
  n241 (net)                     2       5.2769              0.0000     0.3787 f
  U3128/IN1 (AO22X1)                               0.0540    0.0000 &   0.3787 f
  U3128/Q (AO22X1)                                 0.0440    0.0881     0.4669 f
  io_resp_yumi_o (net)           1       6.6713              0.0000     0.4669 f
  io_resp_yumi_o (out)                             0.0440   -0.0129 &   0.4540 f
  data arrival time                                                     0.4540

  clock core_clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                                0.0000     0.0000
  clock reconvergence pessimism                              0.0000     0.0000
  output external delay                                     -0.1000    -0.1000
  data required time                                                   -0.1000
  -------------------------------------------------------------------------------------------------
  data required time                                                   -0.1000
  data arrival time                                                    -0.4540
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                           0.5540


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1       8.5029              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1598 @   0.2598 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2598 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2598 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2598 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2019 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0953    0.1237     0.3256 r
  mem_arbiter/grants_o[0] (net)                 2      25.7693              0.0000     0.3256 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3256 r
  fifo_yumi_li[0] (net)                                25.7693              0.0000     0.3256 r
  U1993/IN2 (NOR2X1)                                              0.0953   -0.0092 &   0.3164 r
  U1993/QN (NOR2X1)                                               0.3730    0.2095 @   0.5259 f
  n237 (net)                                    2      75.1512              0.0000     0.5259 f
  U3123/IN2 (NOR2X0)                                              0.3730   -0.0390 @   0.4868 f
  U3123/QN (NOR2X0)                                               0.1018    0.0683     0.5551 r
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.5551 r
  mem_cmd_v_o (out)                                               0.1018   -0.0128 &   0.5424 r
  data arrival time                                                                    0.5424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6424


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1       8.7644              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1658 @   0.2658 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2658 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2658 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2658 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2079 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0953    0.1237     0.3316 r
  mem_arbiter/grants_o[0] (net)                 2      25.7693              0.0000     0.3316 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3316 r
  fifo_yumi_li[0] (net)                                25.7693              0.0000     0.3316 r
  U1993/IN2 (NOR2X1)                                              0.0953   -0.0092 &   0.3224 r
  U1993/QN (NOR2X1)                                               0.3730    0.2095 @   0.5319 f
  n237 (net)                                    2      75.1512              0.0000     0.5319 f
  U3123/IN2 (NOR2X0)                                              0.3730   -0.0390 @   0.4929 f
  U3123/QN (NOR2X0)                                               0.1018    0.0683     0.5612 r
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.5612 r
  mem_cmd_v_o (out)                                               0.1018   -0.0128 &   0.5484 r
  data arrival time                                                                    0.5484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6484


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1       8.5029              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1598 @   0.2598 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2598 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2598 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2598 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2019 r
  mem_arbiter/U1/Q (AND2X1)                                       0.1898    0.1624 @   0.3642 r
  mem_arbiter/grants_o[1] (net)                 2      55.4446              0.0000     0.3642 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3642 r
  fifo_yumi_li[1] (net)                                55.4446              0.0000     0.3642 r
  U1993/IN1 (NOR2X1)                                              0.1899   -0.0259 @   0.3384 r
  U1993/QN (NOR2X1)                                               0.3730    0.2284 @   0.5668 f
  n237 (net)                                    2      75.1512              0.0000     0.5668 f
  U3123/IN2 (NOR2X0)                                              0.3730   -0.0390 @   0.5278 f
  U3123/QN (NOR2X0)                                               0.1018    0.0683     0.5961 r
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.5961 r
  mem_cmd_v_o (out)                                               0.1018   -0.0128 &   0.5833 r
  data arrival time                                                                    0.5833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6833


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 f
  io_cmd_ready_i (net)                          1       8.4339              0.0000     0.1000 f
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1755 @   0.2755 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2755 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2755 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2755 f
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2097 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0933    0.1197     0.3295 f
  mem_arbiter/grants_o[0] (net)                 2      25.2876              0.0000     0.3295 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3295 f
  fifo_yumi_li[0] (net)                                25.2876              0.0000     0.3295 f
  U1993/IN2 (NOR2X1)                                              0.0933   -0.0117 &   0.3177 f
  U1993/QN (NOR2X1)                                               0.4709    0.2086 @   0.5264 r
  n237 (net)                                    2      75.1702              0.0000     0.5264 r
  U3123/IN2 (NOR2X0)                                              0.4725   -0.0534 @   0.4729 r
  U3123/QN (NOR2X0)                                               0.0773    0.1203     0.5933 f
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.5933 f
  mem_cmd_v_o (out)                                               0.0773   -0.0093 &   0.5840 f
  data arrival time                                                                    0.5840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6840


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 f
  mem_cmd_ready_i (net)                         1       8.7041              0.0000     0.1000 f
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1804 @   0.2803 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2803 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2803 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2803 f
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2145 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0933    0.1197     0.3343 f
  mem_arbiter/grants_o[0] (net)                 2      25.2876              0.0000     0.3343 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3343 f
  fifo_yumi_li[0] (net)                                25.2876              0.0000     0.3343 f
  U1993/IN2 (NOR2X1)                                              0.0933   -0.0117 &   0.3226 f
  U1993/QN (NOR2X1)                                               0.4709    0.2086 @   0.5312 r
  n237 (net)                                    2      75.1702              0.0000     0.5312 r
  U3123/IN2 (NOR2X0)                                              0.4725   -0.0534 @   0.4778 r
  U3123/QN (NOR2X0)                                               0.0773    0.1203     0.5981 f
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.5981 f
  mem_cmd_v_o (out)                                               0.0773   -0.0093 &   0.5888 f
  data arrival time                                                                    0.5888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6888


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1       8.7644              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1658 @   0.2658 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2658 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2658 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2658 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2079 r
  mem_arbiter/U1/Q (AND2X1)                                       0.1898    0.1624 @   0.3703 r
  mem_arbiter/grants_o[1] (net)                 2      55.4446              0.0000     0.3703 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3703 r
  fifo_yumi_li[1] (net)                                55.4446              0.0000     0.3703 r
  U1993/IN1 (NOR2X1)                                              0.1899   -0.0259 @   0.3444 r
  U1993/QN (NOR2X1)                                               0.3730    0.2284 @   0.5729 f
  n237 (net)                                    2      75.1512              0.0000     0.5729 f
  U3123/IN2 (NOR2X0)                                              0.3730   -0.0390 @   0.5338 f
  U3123/QN (NOR2X0)                                               0.1018    0.0683     0.6021 r
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.6021 r
  mem_cmd_v_o (out)                                               0.1018   -0.0128 &   0.5894 r
  data arrival time                                                                    0.5894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6894


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 f
  io_cmd_ready_i (net)                          1       8.4339              0.0000     0.1000 f
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1755 @   0.2755 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2755 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2755 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2755 f
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2097 f
  mem_arbiter/U1/Q (AND2X1)                                       0.1873    0.1659 @   0.3756 f
  mem_arbiter/grants_o[1] (net)                 2      54.3601              0.0000     0.3756 f
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3756 f
  fifo_yumi_li[1] (net)                                54.3601              0.0000     0.3756 f
  U1993/IN1 (NOR2X1)                                              0.1873   -0.0271 @   0.3485 f
  U1993/QN (NOR2X1)                                               0.4709    0.2310 @   0.5795 r
  n237 (net)                                    2      75.1702              0.0000     0.5795 r
  U3123/IN2 (NOR2X0)                                              0.4725   -0.0534 @   0.5261 r
  U3123/QN (NOR2X0)                                               0.0773    0.1203     0.6464 f
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.6464 f
  mem_cmd_v_o (out)                                               0.0773   -0.0093 &   0.6372 f
  data arrival time                                                                    0.6372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7372


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 f
  mem_cmd_ready_i (net)                         1       8.7041              0.0000     0.1000 f
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1804 @   0.2803 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2803 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2803 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2803 f
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2145 f
  mem_arbiter/U1/Q (AND2X1)                                       0.1873    0.1659 @   0.3804 f
  mem_arbiter/grants_o[1] (net)                 2      54.3601              0.0000     0.3804 f
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3804 f
  fifo_yumi_li[1] (net)                                54.3601              0.0000     0.3804 f
  U1993/IN1 (NOR2X1)                                              0.1873   -0.0271 @   0.3534 f
  U1993/QN (NOR2X1)                                               0.4709    0.2310 @   0.5844 r
  n237 (net)                                    2      75.1702              0.0000     0.5844 r
  U3123/IN2 (NOR2X0)                                              0.4725   -0.0534 @   0.5310 r
  U3123/QN (NOR2X0)                                               0.0773    0.1203     0.6513 f
  mem_cmd_v_o (net)                             1       7.4823              0.0000     0.6513 f
  mem_cmd_v_o (out)                                               0.0773   -0.0093 &   0.6420 f
  data arrival time                                                                    0.6420

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7420


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1       8.5029              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1598 @   0.2598 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2598 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2598 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2598 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2019 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0953    0.1237     0.3256 r
  mem_arbiter/grants_o[0] (net)                 2      25.7693              0.0000     0.3256 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3256 r
  fifo_yumi_li[0] (net)                                25.7693              0.0000     0.3256 r
  U1993/IN2 (NOR2X1)                                              0.0953   -0.0092 &   0.3164 r
  U1993/QN (NOR2X1)                                               0.3730    0.2095 @   0.5259 f
  n237 (net)                                    2      75.1512              0.0000     0.5259 f
  U1994/INP (INVX0)                                               0.3730   -0.0390 @   0.4868 f
  U1994/ZN (INVX0)                                                0.0981    0.0400     0.5268 r
  n40 (net)                                     1       2.0677              0.0000     0.5268 r
  U1995/IN2 (NAND2X0)                                             0.0981    0.0000 &   0.5268 r
  U1995/QN (NAND2X0)                                              0.1201    0.0763     0.6031 f
  n236 (net)                                    2      10.5812              0.0000     0.6031 f
  U3122/IN2 (NOR2X0)                                              0.1201    0.0002 &   0.6034 f
  U3122/QN (NOR2X0)                                               0.3839    0.1894     0.7928 r
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.7928 r
  io_cmd_v_o (out)                                                0.3839   -0.0390 &   0.7539 r
  data arrival time                                                                    0.7539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8539


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1       8.7644              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1658 @   0.2658 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2658 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2658 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2658 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2079 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0953    0.1237     0.3316 r
  mem_arbiter/grants_o[0] (net)                 2      25.7693              0.0000     0.3316 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3316 r
  fifo_yumi_li[0] (net)                                25.7693              0.0000     0.3316 r
  U1993/IN2 (NOR2X1)                                              0.0953   -0.0092 &   0.3224 r
  U1993/QN (NOR2X1)                                               0.3730    0.2095 @   0.5319 f
  n237 (net)                                    2      75.1512              0.0000     0.5319 f
  U1994/INP (INVX0)                                               0.3730   -0.0390 @   0.4929 f
  U1994/ZN (INVX0)                                                0.0981    0.0400     0.5328 r
  n40 (net)                                     1       2.0677              0.0000     0.5328 r
  U1995/IN2 (NAND2X0)                                             0.0981    0.0000 &   0.5328 r
  U1995/QN (NAND2X0)                                              0.1201    0.0763     0.6092 f
  n236 (net)                                    2      10.5812              0.0000     0.6092 f
  U3122/IN2 (NOR2X0)                                              0.1201    0.0002 &   0.6094 f
  U3122/QN (NOR2X0)                                               0.3839    0.1894     0.7989 r
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.7989 r
  io_cmd_v_o (out)                                                0.3839   -0.0390 &   0.7599 r
  data arrival time                                                                    0.7599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8599


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 f
  io_cmd_ready_i (net)                          1       8.4339              0.0000     0.1000 f
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1755 @   0.2755 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2755 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2755 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2755 f
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2097 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0933    0.1197     0.3295 f
  mem_arbiter/grants_o[0] (net)                 2      25.2876              0.0000     0.3295 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3295 f
  fifo_yumi_li[0] (net)                                25.2876              0.0000     0.3295 f
  U1993/IN2 (NOR2X1)                                              0.0933   -0.0117 &   0.3177 f
  U1993/QN (NOR2X1)                                               0.4709    0.2086 @   0.5264 r
  n237 (net)                                    2      75.1702              0.0000     0.5264 r
  U1994/INP (INVX0)                                               0.4725   -0.0534 @   0.4729 r
  U1994/ZN (INVX0)                                                0.1168    0.0467     0.5197 f
  n40 (net)                                     1       1.9991              0.0000     0.5197 f
  U1995/IN2 (NAND2X0)                                             0.1168    0.0000 &   0.5197 f
  U1995/QN (NAND2X0)                                              0.1251    0.0847     0.6044 r
  n236 (net)                                    2      10.4756              0.0000     0.6044 r
  U3122/IN2 (NOR2X0)                                              0.1251    0.0002 &   0.6046 r
  U3122/QN (NOR2X0)                                               0.2984    0.1892     0.7938 f
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.7938 f
  io_cmd_v_o (out)                                                0.2984   -0.0277 &   0.7662 f
  data arrival time                                                                    0.7662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8662


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 f
  mem_cmd_ready_i (net)                         1       8.7041              0.0000     0.1000 f
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1804 @   0.2803 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2803 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2803 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2803 f
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2145 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0933    0.1197     0.3343 f
  mem_arbiter/grants_o[0] (net)                 2      25.2876              0.0000     0.3343 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3343 f
  fifo_yumi_li[0] (net)                                25.2876              0.0000     0.3343 f
  U1993/IN2 (NOR2X1)                                              0.0933   -0.0117 &   0.3226 f
  U1993/QN (NOR2X1)                                               0.4709    0.2086 @   0.5312 r
  n237 (net)                                    2      75.1702              0.0000     0.5312 r
  U1994/INP (INVX0)                                               0.4725   -0.0534 @   0.4778 r
  U1994/ZN (INVX0)                                                0.1168    0.0467     0.5245 f
  n40 (net)                                     1       1.9991              0.0000     0.5245 f
  U1995/IN2 (NAND2X0)                                             0.1168    0.0000 &   0.5245 f
  U1995/QN (NAND2X0)                                              0.1251    0.0847     0.6092 r
  n236 (net)                                    2      10.4756              0.0000     0.6092 r
  U3122/IN2 (NOR2X0)                                              0.1251    0.0002 &   0.6095 r
  U3122/QN (NOR2X0)                                               0.2984    0.1892     0.7987 f
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.7987 f
  io_cmd_v_o (out)                                                0.2984   -0.0277 &   0.7710 f
  data arrival time                                                                    0.7710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8710


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1       8.5029              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1598 @   0.2598 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2598 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2598 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2598 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2019 r
  mem_arbiter/U1/Q (AND2X1)                                       0.1898    0.1624 @   0.3642 r
  mem_arbiter/grants_o[1] (net)                 2      55.4446              0.0000     0.3642 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3642 r
  fifo_yumi_li[1] (net)                                55.4446              0.0000     0.3642 r
  U1993/IN1 (NOR2X1)                                              0.1899   -0.0259 @   0.3384 r
  U1993/QN (NOR2X1)                                               0.3730    0.2284 @   0.5668 f
  n237 (net)                                    2      75.1512              0.0000     0.5668 f
  U1994/INP (INVX0)                                               0.3730   -0.0390 @   0.5278 f
  U1994/ZN (INVX0)                                                0.0981    0.0400     0.5678 r
  n40 (net)                                     1       2.0677              0.0000     0.5678 r
  U1995/IN2 (NAND2X0)                                             0.0981    0.0000 &   0.5678 r
  U1995/QN (NAND2X0)                                              0.1201    0.0763     0.6441 f
  n236 (net)                                    2      10.5812              0.0000     0.6441 f
  U3122/IN2 (NOR2X0)                                              0.1201    0.0002 &   0.6443 f
  U3122/QN (NOR2X0)                                               0.3839    0.1894     0.8338 r
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.8338 r
  io_cmd_v_o (out)                                                0.3839   -0.0390 &   0.7948 r
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8948


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1       8.7644              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 r
  U3121/Q (AND3X1)                                                0.2405    0.1658 @   0.2658 r
  arb_ready_li (net)                            2      70.0312              0.0000     0.2658 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2658 r
  mem_arbiter/ready_i (net)                            70.0312              0.0000     0.2658 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2405   -0.0579 @   0.2079 r
  mem_arbiter/U1/Q (AND2X1)                                       0.1898    0.1624 @   0.3703 r
  mem_arbiter/grants_o[1] (net)                 2      55.4446              0.0000     0.3703 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3703 r
  fifo_yumi_li[1] (net)                                55.4446              0.0000     0.3703 r
  U1993/IN1 (NOR2X1)                                              0.1899   -0.0259 @   0.3444 r
  U1993/QN (NOR2X1)                                               0.3730    0.2284 @   0.5729 f
  n237 (net)                                    2      75.1512              0.0000     0.5729 f
  U1994/INP (INVX0)                                               0.3730   -0.0390 @   0.5338 f
  U1994/ZN (INVX0)                                                0.0981    0.0400     0.5738 r
  n40 (net)                                     1       2.0677              0.0000     0.5738 r
  U1995/IN2 (NAND2X0)                                             0.0981    0.0000 &   0.5738 r
  U1995/QN (NAND2X0)                                              0.1201    0.0763     0.6501 f
  n236 (net)                                    2      10.5812              0.0000     0.6501 f
  U3122/IN2 (NOR2X0)                                              0.1201    0.0002 &   0.6504 f
  U3122/QN (NOR2X0)                                               0.3839    0.1894     0.8398 r
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.8398 r
  io_cmd_v_o (out)                                                0.3839   -0.0390 &   0.8008 r
  data arrival time                                                                    0.8008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9008


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 f
  io_cmd_ready_i (net)                          1       8.4339              0.0000     0.1000 f
  U3121/IN1 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1755 @   0.2755 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2755 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2755 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2755 f
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2097 f
  mem_arbiter/U1/Q (AND2X1)                                       0.1873    0.1659 @   0.3756 f
  mem_arbiter/grants_o[1] (net)                 2      54.3601              0.0000     0.3756 f
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3756 f
  fifo_yumi_li[1] (net)                                54.3601              0.0000     0.3756 f
  U1993/IN1 (NOR2X1)                                              0.1873   -0.0271 @   0.3485 f
  U1993/QN (NOR2X1)                                               0.4709    0.2310 @   0.5795 r
  n237 (net)                                    2      75.1702              0.0000     0.5795 r
  U1994/INP (INVX0)                                               0.4725   -0.0534 @   0.5261 r
  U1994/ZN (INVX0)                                                0.1168    0.0467     0.5729 f
  n40 (net)                                     1       1.9991              0.0000     0.5729 f
  U1995/IN2 (NAND2X0)                                             0.1168    0.0000 &   0.5729 f
  U1995/QN (NAND2X0)                                              0.1251    0.0847     0.6575 r
  n236 (net)                                    2      10.4756              0.0000     0.6575 r
  U3122/IN2 (NOR2X0)                                              0.1251    0.0002 &   0.6578 r
  U3122/QN (NOR2X0)                                               0.2984    0.1892     0.8470 f
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.8470 f
  io_cmd_v_o (out)                                                0.2984   -0.0277 &   0.8194 f
  data arrival time                                                                    0.8194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9194


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 f
  mem_cmd_ready_i (net)                         1       8.7041              0.0000     0.1000 f
  U3121/IN2 (AND3X1)                                              0.0004    0.0000 @   0.1000 f
  U3121/Q (AND3X1)                                                0.2531    0.1804 @   0.2803 f
  arb_ready_li (net)                            2      69.8575              0.0000     0.2803 f
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2803 f
  mem_arbiter/ready_i (net)                            69.8575              0.0000     0.2803 f
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2531   -0.0658 @   0.2145 f
  mem_arbiter/U1/Q (AND2X1)                                       0.1873    0.1659 @   0.3804 f
  mem_arbiter/grants_o[1] (net)                 2      54.3601              0.0000     0.3804 f
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3804 f
  fifo_yumi_li[1] (net)                                54.3601              0.0000     0.3804 f
  U1993/IN1 (NOR2X1)                                              0.1873   -0.0271 @   0.3534 f
  U1993/QN (NOR2X1)                                               0.4709    0.2310 @   0.5844 r
  n237 (net)                                    2      75.1702              0.0000     0.5844 r
  U1994/INP (INVX0)                                               0.4725   -0.0534 @   0.5310 r
  U1994/ZN (INVX0)                                                0.1168    0.0467     0.5777 f
  n40 (net)                                     1       1.9991              0.0000     0.5777 f
  U1995/IN2 (NAND2X0)                                             0.1168    0.0000 &   0.5777 f
  U1995/QN (NAND2X0)                                              0.1251    0.0847     0.6624 r
  n236 (net)                                    2      10.4756              0.0000     0.6624 r
  U3122/IN2 (NOR2X0)                                              0.1251    0.0002 &   0.6626 r
  U3122/QN (NOR2X0)                                               0.2984    0.1892     0.8519 f
  io_cmd_v_o (net)                              1      44.6078              0.0000     0.8519 f
  io_cmd_v_o (out)                                                0.2984   -0.0277 &   0.8242 f
  data arrival time                                                                    0.8242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9242


1
