

================================================================
== Vivado HLS Report for 'Thresholding_Batch'
================================================================
* Date:           Sat Jan 30 15:30:08 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_Thresholding_Batch_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.935 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3076|     3076| 30.760 us | 30.760 us |  3076|  3076|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3074|     3074|         4|          1|          1|  3072|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i2]* @threshs_m_thresholds_81, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_82, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_83, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_84, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_85, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_87, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_88, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_89, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_90, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_91, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_92, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_93, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 18 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_94, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_95, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 20 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_96, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_98, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 22 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_99, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 23 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_100, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 24 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_101, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 25 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_102, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 26 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_103, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 27 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_104, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_105, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_106, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_107, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_109, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 32 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_110, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 33 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_111, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_112, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_113, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 36 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_114, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_115, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_116, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_117, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_118, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_120, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_121, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_122, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 44 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_123, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_124, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_125, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_126, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_127, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 49 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_128, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 50 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_129, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_131, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 52 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_132, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 53 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_133, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 54 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_134, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 55 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_135, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 56 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_136, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_137, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_138, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 59 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_139, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 60 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_140, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 61 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_143, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 62 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_144, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 63 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_145, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 64 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_146, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 65 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_147, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 66 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_148, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 67 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_149, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 68 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_150, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 69 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_151, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 70 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_152, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 71 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_154, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 72 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_155, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 73 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_156, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 74 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_157, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 75 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_158, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 76 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_159, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 77 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_160, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 78 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_161, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 79 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_162, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 80 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_163, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 81 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_165, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 82 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_166, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 83 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_167, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 84 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_168, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 85 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_169, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 86 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_170, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 87 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_171, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 88 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_172, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 89 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_173, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 90 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_174, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 91 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_176, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 92 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_177, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 93 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_178, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 94 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_179, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 95 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_180, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 96 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_181, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 97 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_182, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 98 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_183, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 99 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_184, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 100 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_185, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 101 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_187, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 102 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_188, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 103 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_189, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 104 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_190, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 105 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_191, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 106 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_192, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 107 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_193, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 108 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_194, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 109 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_195, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 110 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_196, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 111 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_198, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 112 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_199, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 113 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_200, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 114 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_201, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 115 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_202, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 116 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_203, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 117 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_204, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 118 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_205, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_206, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_207, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 121 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_209, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 122 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_210, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 123 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_211, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 124 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_212, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 125 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_213, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 126 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_214, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 127 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_215, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 128 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_216, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 129 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_217, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 130 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_218, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 131 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_220, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 132 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_221, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 133 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i8]* @threshs_m_thresholds_222, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 134 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_223, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 135 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i2]* @threshs_m_thresholds_224, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 136 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_225, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 137 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_226, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 138 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_227, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 139 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_228, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 140 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_229, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 141 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_231, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 142 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_232, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 143 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_233, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 144 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_234, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 145 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_235, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 146 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_236, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 147 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_237, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 148 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_238, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 149 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_239, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 150 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_240, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 151 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_242, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 152 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_243, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 153 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_244, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 154 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_245, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 155 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_246, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 156 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_247, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 157 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_248, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 158 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_249, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 159 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_250, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 160 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_251, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 162 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_1, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 163 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_2, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 164 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_3, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 165 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_4, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 166 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_5, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 167 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_6, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 168 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_7, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 169 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_8, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 170 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_9, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 171 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_11, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 172 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_12, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 173 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_13, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 174 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_14, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_15, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 176 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_16, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 177 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_17, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 178 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_18, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_19, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 180 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_20, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 181 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_22, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 182 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_23, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 183 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_24, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 184 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_25, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_26, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 186 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_27, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 187 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_28, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_29, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 189 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_30, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 190 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_31, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 191 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_33, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 192 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_34, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 193 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_35, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 194 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_36, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 195 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_37, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 196 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_38, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 197 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i7]* @threshs_m_thresholds_39, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 198 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_40, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 199 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i2]* @threshs_m_thresholds_41, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 200 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_42, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 201 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_44, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 202 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_45, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 203 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_46, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 204 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_47, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 205 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_48, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_49, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_50, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 208 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_51, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_52, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 210 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_53, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_55, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 212 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_56, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_57, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 214 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_58, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 215 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_59, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 216 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_60, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 217 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_61, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_62, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 219 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_63, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_64, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_66, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 222 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_67, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_68, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_69, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 225 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_70, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 226 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_71, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 227 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_72, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 228 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_73, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 229 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i6]* @threshs_m_thresholds_74, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 230 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_75, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 231 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i2]* @threshs_m_thresholds_77, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 232 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_78, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 233 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_79, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 234 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_80, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 235 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_86, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 236 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_97, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 237 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_108, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 238 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_119, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 239 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_130, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 240 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_141, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_153, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 242 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_164, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_175, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_186, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 245 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i5]* @threshs_m_thresholds_197, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 246 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_208, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i2]* @threshs_m_thresholds_219, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 248 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_230, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 249 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_241, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 250 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_252, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 251 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_10, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 252 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_21, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 253 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i4]* @threshs_m_thresholds_32, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 254 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_43, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 255 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i2]* @threshs_m_thresholds_54, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 256 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_65, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 257 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i3]* @threshs_m_thresholds_76, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 258 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_142, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 259 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i2]* @threshs_m_thresholds_253, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 260 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_254, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 261 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 262 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 263 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 264 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%nf_assign = phi i32 [ 0, %0 ], [ %nf_1, %hls_label_0 ]"   --->   Operation 265 'phi' 'nf_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%i_0 = phi i12 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 266 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.99ns)   --->   "%icmp_ln221 = icmp eq i12 %i_0, -1024" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 267 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 268 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (1.54ns)   --->   "%i = add i12 %i_0, 1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 269 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %2, label %hls_label_0" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)" [/workspace/finn-hlslib/activations.hpp:226]   --->   Operation 271 'read' 'tmp_V_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i32 %nf_assign to i64" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 272 'zext' 'zext_ln142' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_255 = getelementptr [3 x i1]* @threshs_m_thresholds_254, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 273 'getelementptr' 'threshs_m_thresholds_255' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 274 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_256 = load i1* %threshs_m_thresholds_255, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 274 'load' 'threshs_m_thresholds_256' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_257 = getelementptr [3 x i2]* @threshs_m_thresholds_253, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 275 'getelementptr' 'threshs_m_thresholds_257' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 276 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_258 = load i2* %threshs_m_thresholds_257, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 276 'load' 'threshs_m_thresholds_258' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_259 = getelementptr [3 x i1]* @threshs_m_thresholds_142, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 277 'getelementptr' 'threshs_m_thresholds_259' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 278 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_260 = load i1* %threshs_m_thresholds_259, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 278 'load' 'threshs_m_thresholds_260' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_261 = getelementptr [3 x i3]* @threshs_m_thresholds_76, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 279 'getelementptr' 'threshs_m_thresholds_261' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 280 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_262 = load i3* %threshs_m_thresholds_261, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 280 'load' 'threshs_m_thresholds_262' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_263 = getelementptr [3 x i3]* @threshs_m_thresholds_65, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 281 'getelementptr' 'threshs_m_thresholds_263' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 282 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_264 = load i3* %threshs_m_thresholds_263, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 282 'load' 'threshs_m_thresholds_264' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_265 = getelementptr [3 x i2]* @threshs_m_thresholds_54, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 283 'getelementptr' 'threshs_m_thresholds_265' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 284 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_266 = load i2* %threshs_m_thresholds_265, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 284 'load' 'threshs_m_thresholds_266' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_267 = getelementptr [3 x i1]* @threshs_m_thresholds_43, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 285 'getelementptr' 'threshs_m_thresholds_267' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 286 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_268 = load i1* %threshs_m_thresholds_267, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 286 'load' 'threshs_m_thresholds_268' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_269 = getelementptr [3 x i4]* @threshs_m_thresholds_32, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 287 'getelementptr' 'threshs_m_thresholds_269' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 288 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_270 = load i4* %threshs_m_thresholds_269, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 288 'load' 'threshs_m_thresholds_270' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_271 = getelementptr [3 x i4]* @threshs_m_thresholds_21, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 289 'getelementptr' 'threshs_m_thresholds_271' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 290 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_272 = load i4* %threshs_m_thresholds_271, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 290 'load' 'threshs_m_thresholds_272' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_273 = getelementptr [3 x i4]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 291 'getelementptr' 'threshs_m_thresholds_273' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 292 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_274 = load i4* %threshs_m_thresholds_273, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 292 'load' 'threshs_m_thresholds_274' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_275 = getelementptr [3 x i4]* @threshs_m_thresholds_252, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 293 'getelementptr' 'threshs_m_thresholds_275' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 294 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_276 = load i4* %threshs_m_thresholds_275, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 294 'load' 'threshs_m_thresholds_276' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_277 = getelementptr [3 x i3]* @threshs_m_thresholds_241, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 295 'getelementptr' 'threshs_m_thresholds_277' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 296 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_278 = load i3* %threshs_m_thresholds_277, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 296 'load' 'threshs_m_thresholds_278' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_279 = getelementptr [3 x i3]* @threshs_m_thresholds_230, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 297 'getelementptr' 'threshs_m_thresholds_279' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 298 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_280 = load i3* %threshs_m_thresholds_279, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 298 'load' 'threshs_m_thresholds_280' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_281 = getelementptr [3 x i2]* @threshs_m_thresholds_219, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 299 'getelementptr' 'threshs_m_thresholds_281' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 300 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_282 = load i2* %threshs_m_thresholds_281, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 300 'load' 'threshs_m_thresholds_282' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_283 = getelementptr [3 x i1]* @threshs_m_thresholds_208, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 301 'getelementptr' 'threshs_m_thresholds_283' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 302 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_284 = load i1* %threshs_m_thresholds_283, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 302 'load' 'threshs_m_thresholds_284' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_285 = getelementptr [3 x i5]* @threshs_m_thresholds_197, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 303 'getelementptr' 'threshs_m_thresholds_285' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 304 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_286 = load i5* %threshs_m_thresholds_285, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 304 'load' 'threshs_m_thresholds_286' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_287 = getelementptr [3 x i5]* @threshs_m_thresholds_186, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 305 'getelementptr' 'threshs_m_thresholds_287' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 306 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_288 = load i5* %threshs_m_thresholds_287, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 306 'load' 'threshs_m_thresholds_288' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_289 = getelementptr [3 x i5]* @threshs_m_thresholds_175, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 307 'getelementptr' 'threshs_m_thresholds_289' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 308 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_290 = load i5* %threshs_m_thresholds_289, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 308 'load' 'threshs_m_thresholds_290' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_291 = getelementptr [3 x i5]* @threshs_m_thresholds_164, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 309 'getelementptr' 'threshs_m_thresholds_291' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 310 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_292 = load i5* %threshs_m_thresholds_291, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 310 'load' 'threshs_m_thresholds_292' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_293 = getelementptr [3 x i5]* @threshs_m_thresholds_153, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 311 'getelementptr' 'threshs_m_thresholds_293' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 312 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_294 = load i5* %threshs_m_thresholds_293, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 312 'load' 'threshs_m_thresholds_294' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_295 = getelementptr [3 x i5]* @threshs_m_thresholds_141, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 313 'getelementptr' 'threshs_m_thresholds_295' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 314 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_296 = load i5* %threshs_m_thresholds_295, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 314 'load' 'threshs_m_thresholds_296' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_297 = getelementptr [3 x i5]* @threshs_m_thresholds_130, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 315 'getelementptr' 'threshs_m_thresholds_297' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 316 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_298 = load i5* %threshs_m_thresholds_297, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 316 'load' 'threshs_m_thresholds_298' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_299 = getelementptr [3 x i5]* @threshs_m_thresholds_119, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 317 'getelementptr' 'threshs_m_thresholds_299' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 318 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_300 = load i5* %threshs_m_thresholds_299, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 318 'load' 'threshs_m_thresholds_300' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_301 = getelementptr [3 x i4]* @threshs_m_thresholds_108, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 319 'getelementptr' 'threshs_m_thresholds_301' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 320 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_302 = load i4* %threshs_m_thresholds_301, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 320 'load' 'threshs_m_thresholds_302' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_303 = getelementptr [3 x i4]* @threshs_m_thresholds_97, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 321 'getelementptr' 'threshs_m_thresholds_303' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 322 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_304 = load i4* %threshs_m_thresholds_303, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 322 'load' 'threshs_m_thresholds_304' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_305 = getelementptr [3 x i4]* @threshs_m_thresholds_86, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 323 'getelementptr' 'threshs_m_thresholds_305' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 324 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_306 = load i4* %threshs_m_thresholds_305, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 324 'load' 'threshs_m_thresholds_306' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_307 = getelementptr [3 x i4]* @threshs_m_thresholds_80, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 325 'getelementptr' 'threshs_m_thresholds_307' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 326 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_308 = load i4* %threshs_m_thresholds_307, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 326 'load' 'threshs_m_thresholds_308' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_309 = getelementptr [3 x i3]* @threshs_m_thresholds_79, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 327 'getelementptr' 'threshs_m_thresholds_309' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 328 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_310 = load i3* %threshs_m_thresholds_309, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 328 'load' 'threshs_m_thresholds_310' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_311 = getelementptr [3 x i3]* @threshs_m_thresholds_78, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 329 'getelementptr' 'threshs_m_thresholds_311' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 330 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_312 = load i3* %threshs_m_thresholds_311, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 330 'load' 'threshs_m_thresholds_312' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_313 = getelementptr [3 x i2]* @threshs_m_thresholds_77, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 331 'getelementptr' 'threshs_m_thresholds_313' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 332 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_314 = load i2* %threshs_m_thresholds_313, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 332 'load' 'threshs_m_thresholds_314' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_315 = getelementptr [3 x i1]* @threshs_m_thresholds_75, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 333 'getelementptr' 'threshs_m_thresholds_315' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 334 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_316 = load i1* %threshs_m_thresholds_315, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 334 'load' 'threshs_m_thresholds_316' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_317 = getelementptr [3 x i6]* @threshs_m_thresholds_74, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 335 'getelementptr' 'threshs_m_thresholds_317' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 336 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_318 = load i6* %threshs_m_thresholds_317, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 336 'load' 'threshs_m_thresholds_318' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_319 = getelementptr [3 x i6]* @threshs_m_thresholds_73, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 337 'getelementptr' 'threshs_m_thresholds_319' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 338 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_320 = load i6* %threshs_m_thresholds_319, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 338 'load' 'threshs_m_thresholds_320' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_321 = getelementptr [3 x i6]* @threshs_m_thresholds_72, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 339 'getelementptr' 'threshs_m_thresholds_321' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 340 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_322 = load i6* %threshs_m_thresholds_321, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 340 'load' 'threshs_m_thresholds_322' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_323 = getelementptr [3 x i6]* @threshs_m_thresholds_71, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 341 'getelementptr' 'threshs_m_thresholds_323' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 342 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_324 = load i6* %threshs_m_thresholds_323, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 342 'load' 'threshs_m_thresholds_324' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_325 = getelementptr [3 x i6]* @threshs_m_thresholds_70, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 343 'getelementptr' 'threshs_m_thresholds_325' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 344 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_326 = load i6* %threshs_m_thresholds_325, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 344 'load' 'threshs_m_thresholds_326' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_327 = getelementptr [3 x i6]* @threshs_m_thresholds_69, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 345 'getelementptr' 'threshs_m_thresholds_327' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 346 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_328 = load i6* %threshs_m_thresholds_327, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 346 'load' 'threshs_m_thresholds_328' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_329 = getelementptr [3 x i6]* @threshs_m_thresholds_68, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 347 'getelementptr' 'threshs_m_thresholds_329' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 348 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_330 = load i6* %threshs_m_thresholds_329, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 348 'load' 'threshs_m_thresholds_330' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_331 = getelementptr [3 x i6]* @threshs_m_thresholds_67, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 349 'getelementptr' 'threshs_m_thresholds_331' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 350 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_332 = load i6* %threshs_m_thresholds_331, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 350 'load' 'threshs_m_thresholds_332' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_333 = getelementptr [3 x i6]* @threshs_m_thresholds_66, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 351 'getelementptr' 'threshs_m_thresholds_333' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 352 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_334 = load i6* %threshs_m_thresholds_333, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 352 'load' 'threshs_m_thresholds_334' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_335 = getelementptr [3 x i6]* @threshs_m_thresholds_64, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 353 'getelementptr' 'threshs_m_thresholds_335' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 354 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_336 = load i6* %threshs_m_thresholds_335, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 354 'load' 'threshs_m_thresholds_336' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_337 = getelementptr [3 x i6]* @threshs_m_thresholds_63, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 355 'getelementptr' 'threshs_m_thresholds_337' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 356 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_338 = load i6* %threshs_m_thresholds_337, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 356 'load' 'threshs_m_thresholds_338' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_339 = getelementptr [3 x i6]* @threshs_m_thresholds_62, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 357 'getelementptr' 'threshs_m_thresholds_339' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 358 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_340 = load i6* %threshs_m_thresholds_339, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 358 'load' 'threshs_m_thresholds_340' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_341 = getelementptr [3 x i6]* @threshs_m_thresholds_61, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 359 'getelementptr' 'threshs_m_thresholds_341' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 360 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_342 = load i6* %threshs_m_thresholds_341, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 360 'load' 'threshs_m_thresholds_342' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_343 = getelementptr [3 x i6]* @threshs_m_thresholds_60, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 361 'getelementptr' 'threshs_m_thresholds_343' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 362 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_344 = load i6* %threshs_m_thresholds_343, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 362 'load' 'threshs_m_thresholds_344' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_345 = getelementptr [3 x i6]* @threshs_m_thresholds_59, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 363 'getelementptr' 'threshs_m_thresholds_345' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 364 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_346 = load i6* %threshs_m_thresholds_345, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 364 'load' 'threshs_m_thresholds_346' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_347 = getelementptr [3 x i6]* @threshs_m_thresholds_58, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 365 'getelementptr' 'threshs_m_thresholds_347' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 366 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_348 = load i6* %threshs_m_thresholds_347, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 366 'load' 'threshs_m_thresholds_348' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_349 = getelementptr [3 x i5]* @threshs_m_thresholds_57, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 367 'getelementptr' 'threshs_m_thresholds_349' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 368 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_350 = load i5* %threshs_m_thresholds_349, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 368 'load' 'threshs_m_thresholds_350' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_351 = getelementptr [3 x i5]* @threshs_m_thresholds_56, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 369 'getelementptr' 'threshs_m_thresholds_351' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 370 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_352 = load i5* %threshs_m_thresholds_351, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 370 'load' 'threshs_m_thresholds_352' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_353 = getelementptr [3 x i5]* @threshs_m_thresholds_55, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 371 'getelementptr' 'threshs_m_thresholds_353' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 372 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_354 = load i5* %threshs_m_thresholds_353, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 372 'load' 'threshs_m_thresholds_354' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_355 = getelementptr [3 x i5]* @threshs_m_thresholds_53, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 373 'getelementptr' 'threshs_m_thresholds_355' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 374 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_356 = load i5* %threshs_m_thresholds_355, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 374 'load' 'threshs_m_thresholds_356' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_357 = getelementptr [3 x i5]* @threshs_m_thresholds_52, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 375 'getelementptr' 'threshs_m_thresholds_357' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 376 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_358 = load i5* %threshs_m_thresholds_357, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 376 'load' 'threshs_m_thresholds_358' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_359 = getelementptr [3 x i5]* @threshs_m_thresholds_51, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 377 'getelementptr' 'threshs_m_thresholds_359' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 378 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_360 = load i5* %threshs_m_thresholds_359, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 378 'load' 'threshs_m_thresholds_360' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_361 = getelementptr [3 x i5]* @threshs_m_thresholds_50, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 379 'getelementptr' 'threshs_m_thresholds_361' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 380 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_362 = load i5* %threshs_m_thresholds_361, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 380 'load' 'threshs_m_thresholds_362' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_363 = getelementptr [3 x i5]* @threshs_m_thresholds_49, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 381 'getelementptr' 'threshs_m_thresholds_363' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 382 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_364 = load i5* %threshs_m_thresholds_363, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 382 'load' 'threshs_m_thresholds_364' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_365 = getelementptr [3 x i4]* @threshs_m_thresholds_48, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 383 'getelementptr' 'threshs_m_thresholds_365' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 384 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_366 = load i4* %threshs_m_thresholds_365, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 384 'load' 'threshs_m_thresholds_366' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_367 = getelementptr [3 x i4]* @threshs_m_thresholds_47, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 385 'getelementptr' 'threshs_m_thresholds_367' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 386 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_368 = load i4* %threshs_m_thresholds_367, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 386 'load' 'threshs_m_thresholds_368' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_369 = getelementptr [3 x i4]* @threshs_m_thresholds_46, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 387 'getelementptr' 'threshs_m_thresholds_369' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 388 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_370 = load i4* %threshs_m_thresholds_369, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 388 'load' 'threshs_m_thresholds_370' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_371 = getelementptr [3 x i4]* @threshs_m_thresholds_45, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 389 'getelementptr' 'threshs_m_thresholds_371' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 390 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_372 = load i4* %threshs_m_thresholds_371, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 390 'load' 'threshs_m_thresholds_372' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_373 = getelementptr [3 x i3]* @threshs_m_thresholds_44, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 391 'getelementptr' 'threshs_m_thresholds_373' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 392 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_374 = load i3* %threshs_m_thresholds_373, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 392 'load' 'threshs_m_thresholds_374' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_375 = getelementptr [3 x i3]* @threshs_m_thresholds_42, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 393 'getelementptr' 'threshs_m_thresholds_375' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 394 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_376 = load i3* %threshs_m_thresholds_375, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 394 'load' 'threshs_m_thresholds_376' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_377 = getelementptr [3 x i2]* @threshs_m_thresholds_41, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 395 'getelementptr' 'threshs_m_thresholds_377' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 396 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_378 = load i2* %threshs_m_thresholds_377, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 396 'load' 'threshs_m_thresholds_378' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_379 = getelementptr [3 x i1]* @threshs_m_thresholds_40, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 397 'getelementptr' 'threshs_m_thresholds_379' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 398 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_380 = load i1* %threshs_m_thresholds_379, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 398 'load' 'threshs_m_thresholds_380' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_381 = getelementptr [3 x i7]* @threshs_m_thresholds_39, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 399 'getelementptr' 'threshs_m_thresholds_381' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 400 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_382 = load i7* %threshs_m_thresholds_381, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 400 'load' 'threshs_m_thresholds_382' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_383 = getelementptr [3 x i7]* @threshs_m_thresholds_38, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 401 'getelementptr' 'threshs_m_thresholds_383' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 402 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_384 = load i7* %threshs_m_thresholds_383, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 402 'load' 'threshs_m_thresholds_384' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_385 = getelementptr [3 x i7]* @threshs_m_thresholds_37, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 403 'getelementptr' 'threshs_m_thresholds_385' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 404 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_386 = load i7* %threshs_m_thresholds_385, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 404 'load' 'threshs_m_thresholds_386' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_387 = getelementptr [3 x i7]* @threshs_m_thresholds_36, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 405 'getelementptr' 'threshs_m_thresholds_387' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 406 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_388 = load i7* %threshs_m_thresholds_387, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 406 'load' 'threshs_m_thresholds_388' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_389 = getelementptr [3 x i7]* @threshs_m_thresholds_35, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 407 'getelementptr' 'threshs_m_thresholds_389' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 408 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_390 = load i7* %threshs_m_thresholds_389, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 408 'load' 'threshs_m_thresholds_390' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_391 = getelementptr [3 x i7]* @threshs_m_thresholds_34, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 409 'getelementptr' 'threshs_m_thresholds_391' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 410 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_392 = load i7* %threshs_m_thresholds_391, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 410 'load' 'threshs_m_thresholds_392' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_393 = getelementptr [3 x i7]* @threshs_m_thresholds_33, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 411 'getelementptr' 'threshs_m_thresholds_393' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 412 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_394 = load i7* %threshs_m_thresholds_393, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 412 'load' 'threshs_m_thresholds_394' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_395 = getelementptr [3 x i7]* @threshs_m_thresholds_31, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 413 'getelementptr' 'threshs_m_thresholds_395' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 414 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_396 = load i7* %threshs_m_thresholds_395, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 414 'load' 'threshs_m_thresholds_396' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_397 = getelementptr [3 x i7]* @threshs_m_thresholds_30, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 415 'getelementptr' 'threshs_m_thresholds_397' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 416 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_398 = load i7* %threshs_m_thresholds_397, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 416 'load' 'threshs_m_thresholds_398' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_399 = getelementptr [3 x i7]* @threshs_m_thresholds_29, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 417 'getelementptr' 'threshs_m_thresholds_399' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 418 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_400 = load i7* %threshs_m_thresholds_399, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 418 'load' 'threshs_m_thresholds_400' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_401 = getelementptr [3 x i7]* @threshs_m_thresholds_28, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 419 'getelementptr' 'threshs_m_thresholds_401' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 420 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_402 = load i7* %threshs_m_thresholds_401, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 420 'load' 'threshs_m_thresholds_402' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_403 = getelementptr [3 x i7]* @threshs_m_thresholds_27, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 421 'getelementptr' 'threshs_m_thresholds_403' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 422 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_404 = load i7* %threshs_m_thresholds_403, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 422 'load' 'threshs_m_thresholds_404' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_405 = getelementptr [3 x i7]* @threshs_m_thresholds_26, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 423 'getelementptr' 'threshs_m_thresholds_405' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 424 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_406 = load i7* %threshs_m_thresholds_405, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 424 'load' 'threshs_m_thresholds_406' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_407 = getelementptr [3 x i7]* @threshs_m_thresholds_25, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 425 'getelementptr' 'threshs_m_thresholds_407' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 426 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_408 = load i7* %threshs_m_thresholds_407, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 426 'load' 'threshs_m_thresholds_408' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_409 = getelementptr [3 x i7]* @threshs_m_thresholds_24, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 427 'getelementptr' 'threshs_m_thresholds_409' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 428 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_410 = load i7* %threshs_m_thresholds_409, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 428 'load' 'threshs_m_thresholds_410' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_411 = getelementptr [3 x i7]* @threshs_m_thresholds_23, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 429 'getelementptr' 'threshs_m_thresholds_411' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 430 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_412 = load i7* %threshs_m_thresholds_411, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 430 'load' 'threshs_m_thresholds_412' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_413 = getelementptr [3 x i7]* @threshs_m_thresholds_22, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 431 'getelementptr' 'threshs_m_thresholds_413' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 432 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_414 = load i7* %threshs_m_thresholds_413, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 432 'load' 'threshs_m_thresholds_414' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_415 = getelementptr [3 x i7]* @threshs_m_thresholds_20, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 433 'getelementptr' 'threshs_m_thresholds_415' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 434 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_416 = load i7* %threshs_m_thresholds_415, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 434 'load' 'threshs_m_thresholds_416' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_417 = getelementptr [3 x i7]* @threshs_m_thresholds_19, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 435 'getelementptr' 'threshs_m_thresholds_417' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 436 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_418 = load i7* %threshs_m_thresholds_417, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 436 'load' 'threshs_m_thresholds_418' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_419 = getelementptr [3 x i7]* @threshs_m_thresholds_18, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 437 'getelementptr' 'threshs_m_thresholds_419' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 438 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_420 = load i7* %threshs_m_thresholds_419, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 438 'load' 'threshs_m_thresholds_420' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_421 = getelementptr [3 x i7]* @threshs_m_thresholds_17, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 439 'getelementptr' 'threshs_m_thresholds_421' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 440 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_422 = load i7* %threshs_m_thresholds_421, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 440 'load' 'threshs_m_thresholds_422' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_423 = getelementptr [3 x i7]* @threshs_m_thresholds_16, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 441 'getelementptr' 'threshs_m_thresholds_423' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 442 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_424 = load i7* %threshs_m_thresholds_423, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 442 'load' 'threshs_m_thresholds_424' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_425 = getelementptr [3 x i7]* @threshs_m_thresholds_15, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 443 'getelementptr' 'threshs_m_thresholds_425' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 444 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_426 = load i7* %threshs_m_thresholds_425, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 444 'load' 'threshs_m_thresholds_426' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_427 = getelementptr [3 x i7]* @threshs_m_thresholds_14, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 445 'getelementptr' 'threshs_m_thresholds_427' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 446 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_428 = load i7* %threshs_m_thresholds_427, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 446 'load' 'threshs_m_thresholds_428' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_429 = getelementptr [3 x i7]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 447 'getelementptr' 'threshs_m_thresholds_429' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 448 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_430 = load i7* %threshs_m_thresholds_429, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 448 'load' 'threshs_m_thresholds_430' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_431 = getelementptr [3 x i7]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 449 'getelementptr' 'threshs_m_thresholds_431' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 450 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_432 = load i7* %threshs_m_thresholds_431, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 450 'load' 'threshs_m_thresholds_432' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_433 = getelementptr [3 x i7]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 451 'getelementptr' 'threshs_m_thresholds_433' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 452 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_434 = load i7* %threshs_m_thresholds_433, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 452 'load' 'threshs_m_thresholds_434' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_435 = getelementptr [3 x i7]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 453 'getelementptr' 'threshs_m_thresholds_435' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 454 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_436 = load i7* %threshs_m_thresholds_435, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 454 'load' 'threshs_m_thresholds_436' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_437 = getelementptr [3 x i7]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 455 'getelementptr' 'threshs_m_thresholds_437' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 456 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_438 = load i7* %threshs_m_thresholds_437, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 456 'load' 'threshs_m_thresholds_438' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_439 = getelementptr [3 x i7]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 457 'getelementptr' 'threshs_m_thresholds_439' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 458 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_440 = load i7* %threshs_m_thresholds_439, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 458 'load' 'threshs_m_thresholds_440' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_441 = getelementptr [3 x i7]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 459 'getelementptr' 'threshs_m_thresholds_441' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 460 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_442 = load i7* %threshs_m_thresholds_441, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 460 'load' 'threshs_m_thresholds_442' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_443 = getelementptr [3 x i7]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 461 'getelementptr' 'threshs_m_thresholds_443' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 462 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_444 = load i7* %threshs_m_thresholds_443, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 462 'load' 'threshs_m_thresholds_444' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_445 = getelementptr [3 x i6]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 463 'getelementptr' 'threshs_m_thresholds_445' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 464 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_446 = load i6* %threshs_m_thresholds_445, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 464 'load' 'threshs_m_thresholds_446' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_447 = getelementptr [3 x i6]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 465 'getelementptr' 'threshs_m_thresholds_447' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 466 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_448 = load i6* %threshs_m_thresholds_447, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 466 'load' 'threshs_m_thresholds_448' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_449 = getelementptr [3 x i6]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 467 'getelementptr' 'threshs_m_thresholds_449' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 468 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_450 = load i6* %threshs_m_thresholds_449, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 468 'load' 'threshs_m_thresholds_450' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_451 = getelementptr [3 x i6]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 469 'getelementptr' 'threshs_m_thresholds_451' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 470 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_452 = load i6* %threshs_m_thresholds_451, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 470 'load' 'threshs_m_thresholds_452' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_453 = getelementptr [3 x i6]* @threshs_m_thresholds, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 471 'getelementptr' 'threshs_m_thresholds_453' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 472 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_454 = load i6* %threshs_m_thresholds_453, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 472 'load' 'threshs_m_thresholds_454' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_455 = getelementptr [3 x i6]* @threshs_m_thresholds_251, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 473 'getelementptr' 'threshs_m_thresholds_455' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 474 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_456 = load i6* %threshs_m_thresholds_455, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 474 'load' 'threshs_m_thresholds_456' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_457 = getelementptr [3 x i6]* @threshs_m_thresholds_250, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 475 'getelementptr' 'threshs_m_thresholds_457' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 476 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_458 = load i6* %threshs_m_thresholds_457, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 476 'load' 'threshs_m_thresholds_458' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_459 = getelementptr [3 x i6]* @threshs_m_thresholds_249, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 477 'getelementptr' 'threshs_m_thresholds_459' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 478 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_460 = load i6* %threshs_m_thresholds_459, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 478 'load' 'threshs_m_thresholds_460' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_461 = getelementptr [3 x i6]* @threshs_m_thresholds_248, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 479 'getelementptr' 'threshs_m_thresholds_461' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 480 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_462 = load i6* %threshs_m_thresholds_461, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 480 'load' 'threshs_m_thresholds_462' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_463 = getelementptr [3 x i6]* @threshs_m_thresholds_247, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 481 'getelementptr' 'threshs_m_thresholds_463' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 482 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_464 = load i6* %threshs_m_thresholds_463, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 482 'load' 'threshs_m_thresholds_464' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_465 = getelementptr [3 x i6]* @threshs_m_thresholds_246, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 483 'getelementptr' 'threshs_m_thresholds_465' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 484 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_466 = load i6* %threshs_m_thresholds_465, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 484 'load' 'threshs_m_thresholds_466' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_467 = getelementptr [3 x i6]* @threshs_m_thresholds_245, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 485 'getelementptr' 'threshs_m_thresholds_467' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 486 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_468 = load i6* %threshs_m_thresholds_467, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 486 'load' 'threshs_m_thresholds_468' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_469 = getelementptr [3 x i6]* @threshs_m_thresholds_244, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 487 'getelementptr' 'threshs_m_thresholds_469' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 488 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_470 = load i6* %threshs_m_thresholds_469, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 488 'load' 'threshs_m_thresholds_470' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_471 = getelementptr [3 x i6]* @threshs_m_thresholds_243, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 489 'getelementptr' 'threshs_m_thresholds_471' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 490 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_472 = load i6* %threshs_m_thresholds_471, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 490 'load' 'threshs_m_thresholds_472' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_473 = getelementptr [3 x i6]* @threshs_m_thresholds_242, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 491 'getelementptr' 'threshs_m_thresholds_473' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 492 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_474 = load i6* %threshs_m_thresholds_473, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 492 'load' 'threshs_m_thresholds_474' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_475 = getelementptr [3 x i6]* @threshs_m_thresholds_240, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 493 'getelementptr' 'threshs_m_thresholds_475' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 494 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_476 = load i6* %threshs_m_thresholds_475, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 494 'load' 'threshs_m_thresholds_476' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_477 = getelementptr [3 x i5]* @threshs_m_thresholds_239, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 495 'getelementptr' 'threshs_m_thresholds_477' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 496 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_478 = load i5* %threshs_m_thresholds_477, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 496 'load' 'threshs_m_thresholds_478' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_479 = getelementptr [3 x i5]* @threshs_m_thresholds_238, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 497 'getelementptr' 'threshs_m_thresholds_479' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 498 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_480 = load i5* %threshs_m_thresholds_479, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 498 'load' 'threshs_m_thresholds_480' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_481 = getelementptr [3 x i5]* @threshs_m_thresholds_237, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 499 'getelementptr' 'threshs_m_thresholds_481' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 500 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_482 = load i5* %threshs_m_thresholds_481, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 500 'load' 'threshs_m_thresholds_482' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_483 = getelementptr [3 x i5]* @threshs_m_thresholds_236, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 501 'getelementptr' 'threshs_m_thresholds_483' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 502 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_484 = load i5* %threshs_m_thresholds_483, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 502 'load' 'threshs_m_thresholds_484' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_485 = getelementptr [3 x i5]* @threshs_m_thresholds_235, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 503 'getelementptr' 'threshs_m_thresholds_485' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 504 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_486 = load i5* %threshs_m_thresholds_485, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 504 'load' 'threshs_m_thresholds_486' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_487 = getelementptr [3 x i5]* @threshs_m_thresholds_234, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 505 'getelementptr' 'threshs_m_thresholds_487' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 506 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_488 = load i5* %threshs_m_thresholds_487, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 506 'load' 'threshs_m_thresholds_488' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_489 = getelementptr [3 x i5]* @threshs_m_thresholds_233, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 507 'getelementptr' 'threshs_m_thresholds_489' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 508 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_490 = load i5* %threshs_m_thresholds_489, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 508 'load' 'threshs_m_thresholds_490' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_491 = getelementptr [3 x i5]* @threshs_m_thresholds_232, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 509 'getelementptr' 'threshs_m_thresholds_491' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 510 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_492 = load i5* %threshs_m_thresholds_491, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 510 'load' 'threshs_m_thresholds_492' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_493 = getelementptr [3 x i4]* @threshs_m_thresholds_231, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 511 'getelementptr' 'threshs_m_thresholds_493' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 512 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_494 = load i4* %threshs_m_thresholds_493, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 512 'load' 'threshs_m_thresholds_494' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_495 = getelementptr [3 x i4]* @threshs_m_thresholds_229, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 513 'getelementptr' 'threshs_m_thresholds_495' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 514 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_496 = load i4* %threshs_m_thresholds_495, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 514 'load' 'threshs_m_thresholds_496' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_497 = getelementptr [3 x i4]* @threshs_m_thresholds_228, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 515 'getelementptr' 'threshs_m_thresholds_497' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 516 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_498 = load i4* %threshs_m_thresholds_497, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 516 'load' 'threshs_m_thresholds_498' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_499 = getelementptr [3 x i4]* @threshs_m_thresholds_227, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 517 'getelementptr' 'threshs_m_thresholds_499' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 518 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_500 = load i4* %threshs_m_thresholds_499, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 518 'load' 'threshs_m_thresholds_500' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_501 = getelementptr [3 x i3]* @threshs_m_thresholds_226, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 519 'getelementptr' 'threshs_m_thresholds_501' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 520 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_502 = load i3* %threshs_m_thresholds_501, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 520 'load' 'threshs_m_thresholds_502' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_503 = getelementptr [3 x i3]* @threshs_m_thresholds_225, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 521 'getelementptr' 'threshs_m_thresholds_503' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 522 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_504 = load i3* %threshs_m_thresholds_503, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 522 'load' 'threshs_m_thresholds_504' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_505 = getelementptr [3 x i2]* @threshs_m_thresholds_224, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 523 'getelementptr' 'threshs_m_thresholds_505' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 524 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_506 = load i2* %threshs_m_thresholds_505, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 524 'load' 'threshs_m_thresholds_506' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_507 = getelementptr [3 x i1]* @threshs_m_thresholds_223, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 525 'getelementptr' 'threshs_m_thresholds_507' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 526 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_508 = load i1* %threshs_m_thresholds_507, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 526 'load' 'threshs_m_thresholds_508' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_509 = getelementptr [3 x i8]* @threshs_m_thresholds_222, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 527 'getelementptr' 'threshs_m_thresholds_509' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 528 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_510 = load i8* %threshs_m_thresholds_509, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 528 'load' 'threshs_m_thresholds_510' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_511 = getelementptr [3 x i8]* @threshs_m_thresholds_221, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 529 'getelementptr' 'threshs_m_thresholds_511' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 530 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_512 = load i8* %threshs_m_thresholds_511, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 530 'load' 'threshs_m_thresholds_512' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_513 = getelementptr [3 x i8]* @threshs_m_thresholds_220, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 531 'getelementptr' 'threshs_m_thresholds_513' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 532 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_514 = load i8* %threshs_m_thresholds_513, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 532 'load' 'threshs_m_thresholds_514' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_515 = getelementptr [3 x i8]* @threshs_m_thresholds_218, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 533 'getelementptr' 'threshs_m_thresholds_515' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 534 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_516 = load i8* %threshs_m_thresholds_515, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 534 'load' 'threshs_m_thresholds_516' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_517 = getelementptr [3 x i8]* @threshs_m_thresholds_217, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 535 'getelementptr' 'threshs_m_thresholds_517' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 536 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_518 = load i8* %threshs_m_thresholds_517, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 536 'load' 'threshs_m_thresholds_518' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_519 = getelementptr [3 x i8]* @threshs_m_thresholds_216, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 537 'getelementptr' 'threshs_m_thresholds_519' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 538 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_520 = load i8* %threshs_m_thresholds_519, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 538 'load' 'threshs_m_thresholds_520' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_521 = getelementptr [3 x i8]* @threshs_m_thresholds_215, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 539 'getelementptr' 'threshs_m_thresholds_521' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 540 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_522 = load i8* %threshs_m_thresholds_521, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 540 'load' 'threshs_m_thresholds_522' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_523 = getelementptr [3 x i8]* @threshs_m_thresholds_214, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 541 'getelementptr' 'threshs_m_thresholds_523' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 542 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_524 = load i8* %threshs_m_thresholds_523, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 542 'load' 'threshs_m_thresholds_524' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_525 = getelementptr [3 x i8]* @threshs_m_thresholds_213, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 543 'getelementptr' 'threshs_m_thresholds_525' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 544 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_526 = load i8* %threshs_m_thresholds_525, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 544 'load' 'threshs_m_thresholds_526' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_527 = getelementptr [3 x i8]* @threshs_m_thresholds_212, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 545 'getelementptr' 'threshs_m_thresholds_527' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 546 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_528 = load i8* %threshs_m_thresholds_527, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 546 'load' 'threshs_m_thresholds_528' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_529 = getelementptr [3 x i8]* @threshs_m_thresholds_211, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 547 'getelementptr' 'threshs_m_thresholds_529' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 548 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_530 = load i8* %threshs_m_thresholds_529, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 548 'load' 'threshs_m_thresholds_530' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_531 = getelementptr [3 x i8]* @threshs_m_thresholds_210, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 549 'getelementptr' 'threshs_m_thresholds_531' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 550 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_532 = load i8* %threshs_m_thresholds_531, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 550 'load' 'threshs_m_thresholds_532' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_533 = getelementptr [3 x i8]* @threshs_m_thresholds_209, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 551 'getelementptr' 'threshs_m_thresholds_533' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 552 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_534 = load i8* %threshs_m_thresholds_533, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 552 'load' 'threshs_m_thresholds_534' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_535 = getelementptr [3 x i8]* @threshs_m_thresholds_207, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 553 'getelementptr' 'threshs_m_thresholds_535' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 554 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_536 = load i8* %threshs_m_thresholds_535, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 554 'load' 'threshs_m_thresholds_536' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_537 = getelementptr [3 x i8]* @threshs_m_thresholds_206, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 555 'getelementptr' 'threshs_m_thresholds_537' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 556 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_538 = load i8* %threshs_m_thresholds_537, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 556 'load' 'threshs_m_thresholds_538' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_539 = getelementptr [3 x i8]* @threshs_m_thresholds_205, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 557 'getelementptr' 'threshs_m_thresholds_539' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 558 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_540 = load i8* %threshs_m_thresholds_539, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 558 'load' 'threshs_m_thresholds_540' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_541 = getelementptr [3 x i8]* @threshs_m_thresholds_204, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 559 'getelementptr' 'threshs_m_thresholds_541' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 560 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_542 = load i8* %threshs_m_thresholds_541, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 560 'load' 'threshs_m_thresholds_542' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_543 = getelementptr [3 x i8]* @threshs_m_thresholds_203, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 561 'getelementptr' 'threshs_m_thresholds_543' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 562 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_544 = load i8* %threshs_m_thresholds_543, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 562 'load' 'threshs_m_thresholds_544' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_545 = getelementptr [3 x i8]* @threshs_m_thresholds_202, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 563 'getelementptr' 'threshs_m_thresholds_545' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 564 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_546 = load i8* %threshs_m_thresholds_545, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 564 'load' 'threshs_m_thresholds_546' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_547 = getelementptr [3 x i8]* @threshs_m_thresholds_201, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 565 'getelementptr' 'threshs_m_thresholds_547' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 566 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_548 = load i8* %threshs_m_thresholds_547, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 566 'load' 'threshs_m_thresholds_548' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_549 = getelementptr [3 x i8]* @threshs_m_thresholds_200, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 567 'getelementptr' 'threshs_m_thresholds_549' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 568 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_550 = load i8* %threshs_m_thresholds_549, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 568 'load' 'threshs_m_thresholds_550' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_551 = getelementptr [3 x i8]* @threshs_m_thresholds_199, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 569 'getelementptr' 'threshs_m_thresholds_551' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 570 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_552 = load i8* %threshs_m_thresholds_551, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 570 'load' 'threshs_m_thresholds_552' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_553 = getelementptr [3 x i8]* @threshs_m_thresholds_198, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 571 'getelementptr' 'threshs_m_thresholds_553' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 572 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_554 = load i8* %threshs_m_thresholds_553, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 572 'load' 'threshs_m_thresholds_554' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_555 = getelementptr [3 x i8]* @threshs_m_thresholds_196, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 573 'getelementptr' 'threshs_m_thresholds_555' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 574 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_556 = load i8* %threshs_m_thresholds_555, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 574 'load' 'threshs_m_thresholds_556' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_557 = getelementptr [3 x i8]* @threshs_m_thresholds_195, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 575 'getelementptr' 'threshs_m_thresholds_557' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 576 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_558 = load i8* %threshs_m_thresholds_557, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 576 'load' 'threshs_m_thresholds_558' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_559 = getelementptr [3 x i8]* @threshs_m_thresholds_194, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 577 'getelementptr' 'threshs_m_thresholds_559' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 578 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_560 = load i8* %threshs_m_thresholds_559, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 578 'load' 'threshs_m_thresholds_560' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_561 = getelementptr [3 x i8]* @threshs_m_thresholds_193, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 579 'getelementptr' 'threshs_m_thresholds_561' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 580 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_562 = load i8* %threshs_m_thresholds_561, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 580 'load' 'threshs_m_thresholds_562' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_563 = getelementptr [3 x i8]* @threshs_m_thresholds_192, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 581 'getelementptr' 'threshs_m_thresholds_563' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 582 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_564 = load i8* %threshs_m_thresholds_563, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 582 'load' 'threshs_m_thresholds_564' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_565 = getelementptr [3 x i8]* @threshs_m_thresholds_191, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 583 'getelementptr' 'threshs_m_thresholds_565' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 584 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_566 = load i8* %threshs_m_thresholds_565, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 584 'load' 'threshs_m_thresholds_566' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_567 = getelementptr [3 x i8]* @threshs_m_thresholds_190, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 585 'getelementptr' 'threshs_m_thresholds_567' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 586 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_568 = load i8* %threshs_m_thresholds_567, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 586 'load' 'threshs_m_thresholds_568' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_569 = getelementptr [3 x i8]* @threshs_m_thresholds_189, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 587 'getelementptr' 'threshs_m_thresholds_569' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 588 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_570 = load i8* %threshs_m_thresholds_569, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 588 'load' 'threshs_m_thresholds_570' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_571 = getelementptr [3 x i8]* @threshs_m_thresholds_188, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 589 'getelementptr' 'threshs_m_thresholds_571' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 590 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_572 = load i8* %threshs_m_thresholds_571, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 590 'load' 'threshs_m_thresholds_572' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_573 = getelementptr [3 x i8]* @threshs_m_thresholds_187, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 591 'getelementptr' 'threshs_m_thresholds_573' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 592 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_574 = load i8* %threshs_m_thresholds_573, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 592 'load' 'threshs_m_thresholds_574' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_575 = getelementptr [3 x i8]* @threshs_m_thresholds_185, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 593 'getelementptr' 'threshs_m_thresholds_575' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 594 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_576 = load i8* %threshs_m_thresholds_575, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 594 'load' 'threshs_m_thresholds_576' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_577 = getelementptr [3 x i8]* @threshs_m_thresholds_184, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 595 'getelementptr' 'threshs_m_thresholds_577' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 596 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_578 = load i8* %threshs_m_thresholds_577, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 596 'load' 'threshs_m_thresholds_578' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_579 = getelementptr [3 x i8]* @threshs_m_thresholds_183, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 597 'getelementptr' 'threshs_m_thresholds_579' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 598 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_580 = load i8* %threshs_m_thresholds_579, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 598 'load' 'threshs_m_thresholds_580' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_581 = getelementptr [3 x i8]* @threshs_m_thresholds_182, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 599 'getelementptr' 'threshs_m_thresholds_581' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 600 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_582 = load i8* %threshs_m_thresholds_581, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 600 'load' 'threshs_m_thresholds_582' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_583 = getelementptr [3 x i8]* @threshs_m_thresholds_181, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 601 'getelementptr' 'threshs_m_thresholds_583' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 602 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_584 = load i8* %threshs_m_thresholds_583, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 602 'load' 'threshs_m_thresholds_584' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_585 = getelementptr [3 x i8]* @threshs_m_thresholds_180, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 603 'getelementptr' 'threshs_m_thresholds_585' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 604 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_586 = load i8* %threshs_m_thresholds_585, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 604 'load' 'threshs_m_thresholds_586' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_587 = getelementptr [3 x i8]* @threshs_m_thresholds_179, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 605 'getelementptr' 'threshs_m_thresholds_587' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 606 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_588 = load i8* %threshs_m_thresholds_587, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 606 'load' 'threshs_m_thresholds_588' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_589 = getelementptr [3 x i8]* @threshs_m_thresholds_178, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 607 'getelementptr' 'threshs_m_thresholds_589' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 608 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_590 = load i8* %threshs_m_thresholds_589, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 608 'load' 'threshs_m_thresholds_590' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_591 = getelementptr [3 x i8]* @threshs_m_thresholds_177, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 609 'getelementptr' 'threshs_m_thresholds_591' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 610 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_592 = load i8* %threshs_m_thresholds_591, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 610 'load' 'threshs_m_thresholds_592' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_593 = getelementptr [3 x i8]* @threshs_m_thresholds_176, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 611 'getelementptr' 'threshs_m_thresholds_593' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 612 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_594 = load i8* %threshs_m_thresholds_593, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 612 'load' 'threshs_m_thresholds_594' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_595 = getelementptr [3 x i8]* @threshs_m_thresholds_174, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 613 'getelementptr' 'threshs_m_thresholds_595' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 614 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_596 = load i8* %threshs_m_thresholds_595, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 614 'load' 'threshs_m_thresholds_596' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_597 = getelementptr [3 x i8]* @threshs_m_thresholds_173, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 615 'getelementptr' 'threshs_m_thresholds_597' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 616 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_598 = load i8* %threshs_m_thresholds_597, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 616 'load' 'threshs_m_thresholds_598' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_599 = getelementptr [3 x i8]* @threshs_m_thresholds_172, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 617 'getelementptr' 'threshs_m_thresholds_599' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 618 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_600 = load i8* %threshs_m_thresholds_599, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 618 'load' 'threshs_m_thresholds_600' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_601 = getelementptr [3 x i8]* @threshs_m_thresholds_171, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 619 'getelementptr' 'threshs_m_thresholds_601' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 620 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_602 = load i8* %threshs_m_thresholds_601, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 620 'load' 'threshs_m_thresholds_602' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_603 = getelementptr [3 x i8]* @threshs_m_thresholds_170, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 621 'getelementptr' 'threshs_m_thresholds_603' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 622 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_604 = load i8* %threshs_m_thresholds_603, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 622 'load' 'threshs_m_thresholds_604' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_605 = getelementptr [3 x i8]* @threshs_m_thresholds_169, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 623 'getelementptr' 'threshs_m_thresholds_605' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 624 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_606 = load i8* %threshs_m_thresholds_605, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 624 'load' 'threshs_m_thresholds_606' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_607 = getelementptr [3 x i8]* @threshs_m_thresholds_168, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 625 'getelementptr' 'threshs_m_thresholds_607' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 626 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_608 = load i8* %threshs_m_thresholds_607, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 626 'load' 'threshs_m_thresholds_608' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_609 = getelementptr [3 x i8]* @threshs_m_thresholds_167, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 627 'getelementptr' 'threshs_m_thresholds_609' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 628 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_610 = load i8* %threshs_m_thresholds_609, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 628 'load' 'threshs_m_thresholds_610' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_611 = getelementptr [3 x i8]* @threshs_m_thresholds_166, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 629 'getelementptr' 'threshs_m_thresholds_611' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 630 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_612 = load i8* %threshs_m_thresholds_611, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 630 'load' 'threshs_m_thresholds_612' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_613 = getelementptr [3 x i8]* @threshs_m_thresholds_165, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 631 'getelementptr' 'threshs_m_thresholds_613' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 632 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_614 = load i8* %threshs_m_thresholds_613, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 632 'load' 'threshs_m_thresholds_614' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_615 = getelementptr [3 x i8]* @threshs_m_thresholds_163, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 633 'getelementptr' 'threshs_m_thresholds_615' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 634 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_616 = load i8* %threshs_m_thresholds_615, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 634 'load' 'threshs_m_thresholds_616' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_617 = getelementptr [3 x i8]* @threshs_m_thresholds_162, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 635 'getelementptr' 'threshs_m_thresholds_617' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 636 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_618 = load i8* %threshs_m_thresholds_617, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 636 'load' 'threshs_m_thresholds_618' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_619 = getelementptr [3 x i8]* @threshs_m_thresholds_161, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 637 'getelementptr' 'threshs_m_thresholds_619' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 638 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_620 = load i8* %threshs_m_thresholds_619, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 638 'load' 'threshs_m_thresholds_620' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_621 = getelementptr [3 x i8]* @threshs_m_thresholds_160, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 639 'getelementptr' 'threshs_m_thresholds_621' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 640 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_622 = load i8* %threshs_m_thresholds_621, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 640 'load' 'threshs_m_thresholds_622' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_623 = getelementptr [3 x i8]* @threshs_m_thresholds_159, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 641 'getelementptr' 'threshs_m_thresholds_623' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 642 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_624 = load i8* %threshs_m_thresholds_623, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 642 'load' 'threshs_m_thresholds_624' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_625 = getelementptr [3 x i8]* @threshs_m_thresholds_158, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 643 'getelementptr' 'threshs_m_thresholds_625' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 644 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_626 = load i8* %threshs_m_thresholds_625, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 644 'load' 'threshs_m_thresholds_626' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_627 = getelementptr [3 x i8]* @threshs_m_thresholds_157, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 645 'getelementptr' 'threshs_m_thresholds_627' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 646 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_628 = load i8* %threshs_m_thresholds_627, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 646 'load' 'threshs_m_thresholds_628' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_629 = getelementptr [3 x i8]* @threshs_m_thresholds_156, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 647 'getelementptr' 'threshs_m_thresholds_629' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 648 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_630 = load i8* %threshs_m_thresholds_629, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 648 'load' 'threshs_m_thresholds_630' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_631 = getelementptr [3 x i8]* @threshs_m_thresholds_155, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 649 'getelementptr' 'threshs_m_thresholds_631' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 650 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_632 = load i8* %threshs_m_thresholds_631, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 650 'load' 'threshs_m_thresholds_632' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_633 = getelementptr [3 x i8]* @threshs_m_thresholds_154, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 651 'getelementptr' 'threshs_m_thresholds_633' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 652 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_634 = load i8* %threshs_m_thresholds_633, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 652 'load' 'threshs_m_thresholds_634' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_635 = getelementptr [3 x i8]* @threshs_m_thresholds_152, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 653 'getelementptr' 'threshs_m_thresholds_635' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 654 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_636 = load i8* %threshs_m_thresholds_635, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 654 'load' 'threshs_m_thresholds_636' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_637 = getelementptr [3 x i8]* @threshs_m_thresholds_151, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 655 'getelementptr' 'threshs_m_thresholds_637' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 656 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_638 = load i8* %threshs_m_thresholds_637, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 656 'load' 'threshs_m_thresholds_638' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_639 = getelementptr [3 x i7]* @threshs_m_thresholds_150, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 657 'getelementptr' 'threshs_m_thresholds_639' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 658 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_640 = load i7* %threshs_m_thresholds_639, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 658 'load' 'threshs_m_thresholds_640' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_641 = getelementptr [3 x i7]* @threshs_m_thresholds_149, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 659 'getelementptr' 'threshs_m_thresholds_641' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 660 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_642 = load i7* %threshs_m_thresholds_641, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 660 'load' 'threshs_m_thresholds_642' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_643 = getelementptr [3 x i7]* @threshs_m_thresholds_148, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 661 'getelementptr' 'threshs_m_thresholds_643' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 662 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_644 = load i7* %threshs_m_thresholds_643, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 662 'load' 'threshs_m_thresholds_644' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_645 = getelementptr [3 x i7]* @threshs_m_thresholds_147, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 663 'getelementptr' 'threshs_m_thresholds_645' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 664 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_646 = load i7* %threshs_m_thresholds_645, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 664 'load' 'threshs_m_thresholds_646' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_647 = getelementptr [3 x i7]* @threshs_m_thresholds_146, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 665 'getelementptr' 'threshs_m_thresholds_647' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 666 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_648 = load i7* %threshs_m_thresholds_647, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 666 'load' 'threshs_m_thresholds_648' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_649 = getelementptr [3 x i7]* @threshs_m_thresholds_145, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 667 'getelementptr' 'threshs_m_thresholds_649' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 668 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_650 = load i7* %threshs_m_thresholds_649, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 668 'load' 'threshs_m_thresholds_650' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_651 = getelementptr [3 x i7]* @threshs_m_thresholds_144, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 669 'getelementptr' 'threshs_m_thresholds_651' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 670 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_652 = load i7* %threshs_m_thresholds_651, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 670 'load' 'threshs_m_thresholds_652' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_653 = getelementptr [3 x i7]* @threshs_m_thresholds_143, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 671 'getelementptr' 'threshs_m_thresholds_653' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 672 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_654 = load i7* %threshs_m_thresholds_653, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 672 'load' 'threshs_m_thresholds_654' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_655 = getelementptr [3 x i7]* @threshs_m_thresholds_140, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 673 'getelementptr' 'threshs_m_thresholds_655' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 674 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_656 = load i7* %threshs_m_thresholds_655, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 674 'load' 'threshs_m_thresholds_656' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_657 = getelementptr [3 x i7]* @threshs_m_thresholds_139, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 675 'getelementptr' 'threshs_m_thresholds_657' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 676 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_658 = load i7* %threshs_m_thresholds_657, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 676 'load' 'threshs_m_thresholds_658' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_659 = getelementptr [3 x i7]* @threshs_m_thresholds_138, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 677 'getelementptr' 'threshs_m_thresholds_659' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 678 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_660 = load i7* %threshs_m_thresholds_659, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 678 'load' 'threshs_m_thresholds_660' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_661 = getelementptr [3 x i7]* @threshs_m_thresholds_137, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 679 'getelementptr' 'threshs_m_thresholds_661' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 680 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_662 = load i7* %threshs_m_thresholds_661, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 680 'load' 'threshs_m_thresholds_662' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_663 = getelementptr [3 x i7]* @threshs_m_thresholds_136, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 681 'getelementptr' 'threshs_m_thresholds_663' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 682 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_664 = load i7* %threshs_m_thresholds_663, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 682 'load' 'threshs_m_thresholds_664' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_665 = getelementptr [3 x i7]* @threshs_m_thresholds_135, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 683 'getelementptr' 'threshs_m_thresholds_665' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 684 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_666 = load i7* %threshs_m_thresholds_665, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 684 'load' 'threshs_m_thresholds_666' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_667 = getelementptr [3 x i7]* @threshs_m_thresholds_134, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 685 'getelementptr' 'threshs_m_thresholds_667' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 686 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_668 = load i7* %threshs_m_thresholds_667, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 686 'load' 'threshs_m_thresholds_668' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_669 = getelementptr [3 x i7]* @threshs_m_thresholds_133, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 687 'getelementptr' 'threshs_m_thresholds_669' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 688 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_670 = load i7* %threshs_m_thresholds_669, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 688 'load' 'threshs_m_thresholds_670' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_671 = getelementptr [3 x i7]* @threshs_m_thresholds_132, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 689 'getelementptr' 'threshs_m_thresholds_671' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 690 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_672 = load i7* %threshs_m_thresholds_671, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 690 'load' 'threshs_m_thresholds_672' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_673 = getelementptr [3 x i7]* @threshs_m_thresholds_131, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 691 'getelementptr' 'threshs_m_thresholds_673' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 692 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_674 = load i7* %threshs_m_thresholds_673, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 692 'load' 'threshs_m_thresholds_674' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_675 = getelementptr [3 x i7]* @threshs_m_thresholds_129, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 693 'getelementptr' 'threshs_m_thresholds_675' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 694 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_676 = load i7* %threshs_m_thresholds_675, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 694 'load' 'threshs_m_thresholds_676' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_677 = getelementptr [3 x i7]* @threshs_m_thresholds_128, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 695 'getelementptr' 'threshs_m_thresholds_677' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 696 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_678 = load i7* %threshs_m_thresholds_677, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 696 'load' 'threshs_m_thresholds_678' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_679 = getelementptr [3 x i7]* @threshs_m_thresholds_127, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 697 'getelementptr' 'threshs_m_thresholds_679' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 698 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_680 = load i7* %threshs_m_thresholds_679, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 698 'load' 'threshs_m_thresholds_680' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_681 = getelementptr [3 x i7]* @threshs_m_thresholds_126, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 699 'getelementptr' 'threshs_m_thresholds_681' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 700 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_682 = load i7* %threshs_m_thresholds_681, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 700 'load' 'threshs_m_thresholds_682' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_683 = getelementptr [3 x i7]* @threshs_m_thresholds_125, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 701 'getelementptr' 'threshs_m_thresholds_683' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 702 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_684 = load i7* %threshs_m_thresholds_683, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 702 'load' 'threshs_m_thresholds_684' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_685 = getelementptr [3 x i7]* @threshs_m_thresholds_124, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 703 'getelementptr' 'threshs_m_thresholds_685' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 704 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_686 = load i7* %threshs_m_thresholds_685, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 704 'load' 'threshs_m_thresholds_686' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_687 = getelementptr [3 x i7]* @threshs_m_thresholds_123, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 705 'getelementptr' 'threshs_m_thresholds_687' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 706 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_688 = load i7* %threshs_m_thresholds_687, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 706 'load' 'threshs_m_thresholds_688' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_689 = getelementptr [3 x i7]* @threshs_m_thresholds_122, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 707 'getelementptr' 'threshs_m_thresholds_689' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 708 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_690 = load i7* %threshs_m_thresholds_689, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 708 'load' 'threshs_m_thresholds_690' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_691 = getelementptr [3 x i7]* @threshs_m_thresholds_121, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 709 'getelementptr' 'threshs_m_thresholds_691' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 710 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_692 = load i7* %threshs_m_thresholds_691, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 710 'load' 'threshs_m_thresholds_692' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_693 = getelementptr [3 x i7]* @threshs_m_thresholds_120, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 711 'getelementptr' 'threshs_m_thresholds_693' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 712 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_694 = load i7* %threshs_m_thresholds_693, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 712 'load' 'threshs_m_thresholds_694' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_695 = getelementptr [3 x i7]* @threshs_m_thresholds_118, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 713 'getelementptr' 'threshs_m_thresholds_695' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 714 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_696 = load i7* %threshs_m_thresholds_695, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 714 'load' 'threshs_m_thresholds_696' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_697 = getelementptr [3 x i7]* @threshs_m_thresholds_117, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 715 'getelementptr' 'threshs_m_thresholds_697' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 716 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_698 = load i7* %threshs_m_thresholds_697, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 716 'load' 'threshs_m_thresholds_698' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_699 = getelementptr [3 x i7]* @threshs_m_thresholds_116, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 717 'getelementptr' 'threshs_m_thresholds_699' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 718 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_700 = load i7* %threshs_m_thresholds_699, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 718 'load' 'threshs_m_thresholds_700' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_701 = getelementptr [3 x i7]* @threshs_m_thresholds_115, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 719 'getelementptr' 'threshs_m_thresholds_701' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 720 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_702 = load i7* %threshs_m_thresholds_701, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 720 'load' 'threshs_m_thresholds_702' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_703 = getelementptr [3 x i6]* @threshs_m_thresholds_114, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 721 'getelementptr' 'threshs_m_thresholds_703' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 722 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_704 = load i6* %threshs_m_thresholds_703, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 722 'load' 'threshs_m_thresholds_704' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_705 = getelementptr [3 x i6]* @threshs_m_thresholds_113, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 723 'getelementptr' 'threshs_m_thresholds_705' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 724 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_706 = load i6* %threshs_m_thresholds_705, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 724 'load' 'threshs_m_thresholds_706' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_707 = getelementptr [3 x i6]* @threshs_m_thresholds_112, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 725 'getelementptr' 'threshs_m_thresholds_707' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 726 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_708 = load i6* %threshs_m_thresholds_707, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 726 'load' 'threshs_m_thresholds_708' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_709 = getelementptr [3 x i6]* @threshs_m_thresholds_111, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 727 'getelementptr' 'threshs_m_thresholds_709' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 728 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_710 = load i6* %threshs_m_thresholds_709, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 728 'load' 'threshs_m_thresholds_710' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_711 = getelementptr [3 x i6]* @threshs_m_thresholds_110, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 729 'getelementptr' 'threshs_m_thresholds_711' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 730 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_712 = load i6* %threshs_m_thresholds_711, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 730 'load' 'threshs_m_thresholds_712' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_713 = getelementptr [3 x i6]* @threshs_m_thresholds_109, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 731 'getelementptr' 'threshs_m_thresholds_713' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 732 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_714 = load i6* %threshs_m_thresholds_713, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 732 'load' 'threshs_m_thresholds_714' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_715 = getelementptr [3 x i6]* @threshs_m_thresholds_107, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 733 'getelementptr' 'threshs_m_thresholds_715' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 734 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_716 = load i6* %threshs_m_thresholds_715, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 734 'load' 'threshs_m_thresholds_716' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_717 = getelementptr [3 x i6]* @threshs_m_thresholds_106, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 735 'getelementptr' 'threshs_m_thresholds_717' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 736 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_718 = load i6* %threshs_m_thresholds_717, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 736 'load' 'threshs_m_thresholds_718' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_719 = getelementptr [3 x i6]* @threshs_m_thresholds_105, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 737 'getelementptr' 'threshs_m_thresholds_719' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 738 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_720 = load i6* %threshs_m_thresholds_719, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 738 'load' 'threshs_m_thresholds_720' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_721 = getelementptr [3 x i6]* @threshs_m_thresholds_104, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 739 'getelementptr' 'threshs_m_thresholds_721' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 740 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_722 = load i6* %threshs_m_thresholds_721, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 740 'load' 'threshs_m_thresholds_722' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_723 = getelementptr [3 x i6]* @threshs_m_thresholds_103, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 741 'getelementptr' 'threshs_m_thresholds_723' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 742 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_724 = load i6* %threshs_m_thresholds_723, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 742 'load' 'threshs_m_thresholds_724' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_725 = getelementptr [3 x i6]* @threshs_m_thresholds_102, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 743 'getelementptr' 'threshs_m_thresholds_725' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 744 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_726 = load i6* %threshs_m_thresholds_725, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 744 'load' 'threshs_m_thresholds_726' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_727 = getelementptr [3 x i6]* @threshs_m_thresholds_101, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 745 'getelementptr' 'threshs_m_thresholds_727' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 746 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_728 = load i6* %threshs_m_thresholds_727, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 746 'load' 'threshs_m_thresholds_728' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_729 = getelementptr [3 x i6]* @threshs_m_thresholds_100, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 747 'getelementptr' 'threshs_m_thresholds_729' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 748 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_730 = load i6* %threshs_m_thresholds_729, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 748 'load' 'threshs_m_thresholds_730' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_731 = getelementptr [3 x i6]* @threshs_m_thresholds_99, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 749 'getelementptr' 'threshs_m_thresholds_731' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 750 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_732 = load i6* %threshs_m_thresholds_731, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 750 'load' 'threshs_m_thresholds_732' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_733 = getelementptr [3 x i6]* @threshs_m_thresholds_98, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 751 'getelementptr' 'threshs_m_thresholds_733' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 752 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_734 = load i6* %threshs_m_thresholds_733, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 752 'load' 'threshs_m_thresholds_734' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_735 = getelementptr [3 x i5]* @threshs_m_thresholds_96, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 753 'getelementptr' 'threshs_m_thresholds_735' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 754 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_736 = load i5* %threshs_m_thresholds_735, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 754 'load' 'threshs_m_thresholds_736' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_737 = getelementptr [3 x i5]* @threshs_m_thresholds_95, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 755 'getelementptr' 'threshs_m_thresholds_737' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 756 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_738 = load i5* %threshs_m_thresholds_737, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 756 'load' 'threshs_m_thresholds_738' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_739 = getelementptr [3 x i5]* @threshs_m_thresholds_94, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 757 'getelementptr' 'threshs_m_thresholds_739' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 758 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_740 = load i5* %threshs_m_thresholds_739, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 758 'load' 'threshs_m_thresholds_740' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_741 = getelementptr [3 x i5]* @threshs_m_thresholds_93, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 759 'getelementptr' 'threshs_m_thresholds_741' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 760 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_742 = load i5* %threshs_m_thresholds_741, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 760 'load' 'threshs_m_thresholds_742' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_743 = getelementptr [3 x i5]* @threshs_m_thresholds_92, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 761 'getelementptr' 'threshs_m_thresholds_743' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 762 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_744 = load i5* %threshs_m_thresholds_743, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 762 'load' 'threshs_m_thresholds_744' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_745 = getelementptr [3 x i5]* @threshs_m_thresholds_91, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 763 'getelementptr' 'threshs_m_thresholds_745' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 764 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_746 = load i5* %threshs_m_thresholds_745, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 764 'load' 'threshs_m_thresholds_746' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_747 = getelementptr [3 x i5]* @threshs_m_thresholds_90, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 765 'getelementptr' 'threshs_m_thresholds_747' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 766 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_748 = load i5* %threshs_m_thresholds_747, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 766 'load' 'threshs_m_thresholds_748' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_749 = getelementptr [3 x i5]* @threshs_m_thresholds_89, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 767 'getelementptr' 'threshs_m_thresholds_749' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 768 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_750 = load i5* %threshs_m_thresholds_749, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 768 'load' 'threshs_m_thresholds_750' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_751 = getelementptr [3 x i4]* @threshs_m_thresholds_88, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 769 'getelementptr' 'threshs_m_thresholds_751' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 770 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_752 = load i4* %threshs_m_thresholds_751, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 770 'load' 'threshs_m_thresholds_752' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_753 = getelementptr [3 x i4]* @threshs_m_thresholds_87, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 771 'getelementptr' 'threshs_m_thresholds_753' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 772 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_754 = load i4* %threshs_m_thresholds_753, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 772 'load' 'threshs_m_thresholds_754' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_755 = getelementptr [3 x i4]* @threshs_m_thresholds_85, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 773 'getelementptr' 'threshs_m_thresholds_755' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 774 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_756 = load i4* %threshs_m_thresholds_755, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 774 'load' 'threshs_m_thresholds_756' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_757 = getelementptr [3 x i4]* @threshs_m_thresholds_84, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 775 'getelementptr' 'threshs_m_thresholds_757' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 776 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_758 = load i4* %threshs_m_thresholds_757, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 776 'load' 'threshs_m_thresholds_758' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_759 = getelementptr [3 x i3]* @threshs_m_thresholds_83, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 777 'getelementptr' 'threshs_m_thresholds_759' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 778 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_760 = load i3* %threshs_m_thresholds_759, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 778 'load' 'threshs_m_thresholds_760' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_761 = getelementptr [3 x i3]* @threshs_m_thresholds_82, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 779 'getelementptr' 'threshs_m_thresholds_761' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 780 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_762 = load i3* %threshs_m_thresholds_761, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 780 'load' 'threshs_m_thresholds_762' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_763 = getelementptr [3 x i2]* @threshs_m_thresholds_81, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 781 'getelementptr' 'threshs_m_thresholds_763' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 782 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_764 = load i2* %threshs_m_thresholds_763, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 782 'load' 'threshs_m_thresholds_764' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 783 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_assign, 1" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 783 'add' 'nf' <Predicate = (!icmp_ln221)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (2.47ns)   --->   "%icmp_ln235 = icmp eq i32 %nf, 3" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 784 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln221)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.69ns)   --->   "%nf_1 = select i1 %icmp_ln235, i32 0, i32 %nf" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 785 'select' 'nf_1' <Predicate = (!icmp_ln221)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.93>
ST_3 : Operation 786 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_256 = load i1* %threshs_m_thresholds_255, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 786 'load' 'threshs_m_thresholds_256' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i1 %threshs_m_thresholds_256 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 787 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (1.55ns)   --->   "%icmp_ln899 = icmp ult i8 %tmp_V_1, %zext_ln142_1" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 788 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_258 = load i2* %threshs_m_thresholds_257, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 789 'load' 'threshs_m_thresholds_258' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i2 %threshs_m_thresholds_258 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 790 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (1.55ns)   --->   "%icmp_ln899_1 = icmp ult i8 %tmp_V_1, %zext_ln142_2" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 791 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_260 = load i1* %threshs_m_thresholds_259, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 792 'load' 'threshs_m_thresholds_260' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%select_ln142 = select i1 %threshs_m_thresholds_260, i8 3, i8 0" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 793 'select' 'select_ln142' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln899_2 = icmp ult i8 %tmp_V_1, %select_ln142" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 794 'icmp' 'icmp_ln899_2' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 795 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_262 = load i3* %threshs_m_thresholds_261, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 795 'load' 'threshs_m_thresholds_262' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln142_5 = zext i3 %threshs_m_thresholds_262 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 796 'zext' 'zext_ln142_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (1.55ns)   --->   "%icmp_ln899_3 = icmp ult i8 %tmp_V_1, %zext_ln142_5" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 797 'icmp' 'icmp_ln899_3' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%xor_ln899_3 = xor i1 %icmp_ln899_3, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 798 'xor' 'xor_ln899_3' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%zext_ln142_6 = zext i1 %xor_ln899_3 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 799 'zext' 'zext_ln142_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 800 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_264 = load i3* %threshs_m_thresholds_263, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 800 'load' 'threshs_m_thresholds_264' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln142_7 = zext i3 %threshs_m_thresholds_264 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 801 'zext' 'zext_ln142_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (1.55ns)   --->   "%icmp_ln899_4 = icmp ult i8 %tmp_V_1, %zext_ln142_7" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 802 'icmp' 'icmp_ln899_4' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%xor_ln899_4 = xor i1 %icmp_ln899_4, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 803 'xor' 'xor_ln899_4' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%zext_ln142_8 = zext i1 %xor_ln899_4 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 804 'zext' 'zext_ln142_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 805 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_266 = load i2* %threshs_m_thresholds_265, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 805 'load' 'threshs_m_thresholds_266' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i2 %threshs_m_thresholds_266 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 806 'sext' 'sext_ln142' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln142_9 = zext i3 %sext_ln142 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 807 'zext' 'zext_ln142_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (1.55ns)   --->   "%icmp_ln899_5 = icmp ult i8 %tmp_V_1, %zext_ln142_9" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 808 'icmp' 'icmp_ln899_5' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%xor_ln899_5 = xor i1 %icmp_ln899_5, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 809 'xor' 'xor_ln899_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%zext_ln142_10 = zext i1 %xor_ln899_5 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 810 'zext' 'zext_ln142_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 811 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_268 = load i1* %threshs_m_thresholds_267, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 811 'load' 'threshs_m_thresholds_268' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_6)   --->   "%select_ln142_1 = select i1 %threshs_m_thresholds_268, i8 7, i8 0" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 812 'select' 'select_ln142_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln899_6 = icmp ult i8 %tmp_V_1, %select_ln142_1" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 813 'icmp' 'icmp_ln899_6' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%xor_ln899_6 = xor i1 %icmp_ln899_6, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 814 'xor' 'xor_ln899_6' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%zext_ln142_11 = zext i1 %xor_ln899_6 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 815 'zext' 'zext_ln142_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 816 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_270 = load i4* %threshs_m_thresholds_269, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 816 'load' 'threshs_m_thresholds_270' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln142_12 = zext i4 %threshs_m_thresholds_270 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 817 'zext' 'zext_ln142_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (1.55ns)   --->   "%icmp_ln899_7 = icmp ult i8 %tmp_V_1, %zext_ln142_12" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 818 'icmp' 'icmp_ln899_7' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%xor_ln899_7 = xor i1 %icmp_ln899_7, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 819 'xor' 'xor_ln899_7' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%zext_ln142_13 = zext i1 %xor_ln899_7 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 820 'zext' 'zext_ln142_13' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 821 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_272 = load i4* %threshs_m_thresholds_271, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 821 'load' 'threshs_m_thresholds_272' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln142_14 = zext i4 %threshs_m_thresholds_272 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 822 'zext' 'zext_ln142_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (1.55ns)   --->   "%icmp_ln899_8 = icmp ult i8 %tmp_V_1, %zext_ln142_14" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 823 'icmp' 'icmp_ln899_8' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%xor_ln899_8 = xor i1 %icmp_ln899_8, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 824 'xor' 'xor_ln899_8' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%zext_ln142_15 = zext i1 %xor_ln899_8 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 825 'zext' 'zext_ln142_15' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 826 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_274 = load i4* %threshs_m_thresholds_273, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 826 'load' 'threshs_m_thresholds_274' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln142_16 = zext i4 %threshs_m_thresholds_274 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 827 'zext' 'zext_ln142_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (1.55ns)   --->   "%icmp_ln899_9 = icmp ult i8 %tmp_V_1, %zext_ln142_16" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 828 'icmp' 'icmp_ln899_9' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%xor_ln899_9 = xor i1 %icmp_ln899_9, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 829 'xor' 'xor_ln899_9' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%zext_ln142_17 = zext i1 %xor_ln899_9 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 830 'zext' 'zext_ln142_17' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 831 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_276 = load i4* %threshs_m_thresholds_275, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 831 'load' 'threshs_m_thresholds_276' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln142_18 = zext i4 %threshs_m_thresholds_276 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 832 'zext' 'zext_ln142_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (1.55ns)   --->   "%icmp_ln899_10 = icmp ult i8 %tmp_V_1, %zext_ln142_18" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 833 'icmp' 'icmp_ln899_10' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%xor_ln899_10 = xor i1 %icmp_ln899_10, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 834 'xor' 'xor_ln899_10' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%zext_ln142_19 = zext i1 %xor_ln899_10 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 835 'zext' 'zext_ln142_19' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 836 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_278 = load i3* %threshs_m_thresholds_277, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 836 'load' 'threshs_m_thresholds_278' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln142_1 = sext i3 %threshs_m_thresholds_278 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 837 'sext' 'sext_ln142_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln142_20 = zext i4 %sext_ln142_1 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 838 'zext' 'zext_ln142_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (1.55ns)   --->   "%icmp_ln899_11 = icmp ult i8 %tmp_V_1, %zext_ln142_20" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 839 'icmp' 'icmp_ln899_11' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%xor_ln899_11 = xor i1 %icmp_ln899_11, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 840 'xor' 'xor_ln899_11' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%zext_ln142_21 = zext i1 %xor_ln899_11 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 841 'zext' 'zext_ln142_21' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 842 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_280 = load i3* %threshs_m_thresholds_279, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 842 'load' 'threshs_m_thresholds_280' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln142_2 = sext i3 %threshs_m_thresholds_280 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 843 'sext' 'sext_ln142_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln142_22 = zext i4 %sext_ln142_2 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 844 'zext' 'zext_ln142_22' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 845 [1/1] (1.55ns)   --->   "%icmp_ln899_12 = icmp ult i8 %tmp_V_1, %zext_ln142_22" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 845 'icmp' 'icmp_ln899_12' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%xor_ln899_12 = xor i1 %icmp_ln899_12, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 846 'xor' 'xor_ln899_12' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%zext_ln142_23 = zext i1 %xor_ln899_12 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 847 'zext' 'zext_ln142_23' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 848 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_282 = load i2* %threshs_m_thresholds_281, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 848 'load' 'threshs_m_thresholds_282' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln142_3 = sext i2 %threshs_m_thresholds_282 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 849 'sext' 'sext_ln142_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln142_24 = zext i4 %sext_ln142_3 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 850 'zext' 'zext_ln142_24' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (1.55ns)   --->   "%icmp_ln899_13 = icmp ult i8 %tmp_V_1, %zext_ln142_24" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 851 'icmp' 'icmp_ln899_13' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_10)   --->   "%xor_ln899_13 = xor i1 %icmp_ln899_13, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 852 'xor' 'xor_ln899_13' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_10)   --->   "%zext_ln142_25 = zext i1 %xor_ln899_13 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 853 'zext' 'zext_ln142_25' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 854 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_284 = load i1* %threshs_m_thresholds_283, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 854 'load' 'threshs_m_thresholds_284' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_14)   --->   "%select_ln142_2 = select i1 %threshs_m_thresholds_284, i8 15, i8 0" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 855 'select' 'select_ln142_2' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 856 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln899_14 = icmp ult i8 %tmp_V_1, %select_ln142_2" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 856 'icmp' 'icmp_ln899_14' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_10)   --->   "%xor_ln899_14 = xor i1 %icmp_ln899_14, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 857 'xor' 'xor_ln899_14' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_10)   --->   "%zext_ln142_26 = zext i1 %xor_ln899_14 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 858 'zext' 'zext_ln142_26' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 859 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_286 = load i5* %threshs_m_thresholds_285, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 859 'load' 'threshs_m_thresholds_286' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln142_27 = zext i5 %threshs_m_thresholds_286 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 860 'zext' 'zext_ln142_27' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (1.55ns)   --->   "%icmp_ln899_15 = icmp ult i8 %tmp_V_1, %zext_ln142_27" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 861 'icmp' 'icmp_ln899_15' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_14)   --->   "%xor_ln899_15 = xor i1 %icmp_ln899_15, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 862 'xor' 'xor_ln899_15' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_14)   --->   "%zext_ln142_28 = zext i1 %xor_ln899_15 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 863 'zext' 'zext_ln142_28' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 864 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_288 = load i5* %threshs_m_thresholds_287, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 864 'load' 'threshs_m_thresholds_288' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln142_29 = zext i5 %threshs_m_thresholds_288 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 865 'zext' 'zext_ln142_29' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (1.55ns)   --->   "%icmp_ln899_16 = icmp ult i8 %tmp_V_1, %zext_ln142_29" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 866 'icmp' 'icmp_ln899_16' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_14)   --->   "%xor_ln899_16 = xor i1 %icmp_ln899_16, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 867 'xor' 'xor_ln899_16' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_14)   --->   "%zext_ln142_30 = zext i1 %xor_ln899_16 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 868 'zext' 'zext_ln142_30' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 869 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_290 = load i5* %threshs_m_thresholds_289, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 869 'load' 'threshs_m_thresholds_290' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln142_31 = zext i5 %threshs_m_thresholds_290 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 870 'zext' 'zext_ln142_31' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (1.55ns)   --->   "%icmp_ln899_17 = icmp ult i8 %tmp_V_1, %zext_ln142_31" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 871 'icmp' 'icmp_ln899_17' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%xor_ln899_17 = xor i1 %icmp_ln899_17, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 872 'xor' 'xor_ln899_17' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%zext_ln142_32 = zext i1 %xor_ln899_17 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 873 'zext' 'zext_ln142_32' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 874 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_292 = load i5* %threshs_m_thresholds_291, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 874 'load' 'threshs_m_thresholds_292' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln142_33 = zext i5 %threshs_m_thresholds_292 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 875 'zext' 'zext_ln142_33' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (1.55ns)   --->   "%icmp_ln899_18 = icmp ult i8 %tmp_V_1, %zext_ln142_33" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 876 'icmp' 'icmp_ln899_18' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%xor_ln899_18 = xor i1 %icmp_ln899_18, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 877 'xor' 'xor_ln899_18' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%zext_ln142_34 = zext i1 %xor_ln899_18 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 878 'zext' 'zext_ln142_34' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 879 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_294 = load i5* %threshs_m_thresholds_293, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 879 'load' 'threshs_m_thresholds_294' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln142_35 = zext i5 %threshs_m_thresholds_294 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 880 'zext' 'zext_ln142_35' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (1.55ns)   --->   "%icmp_ln899_19 = icmp ult i8 %tmp_V_1, %zext_ln142_35" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 881 'icmp' 'icmp_ln899_19' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_17)   --->   "%xor_ln899_19 = xor i1 %icmp_ln899_19, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 882 'xor' 'xor_ln899_19' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_17)   --->   "%zext_ln142_36 = zext i1 %xor_ln899_19 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 883 'zext' 'zext_ln142_36' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 884 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_296 = load i5* %threshs_m_thresholds_295, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 884 'load' 'threshs_m_thresholds_296' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln142_37 = zext i5 %threshs_m_thresholds_296 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 885 'zext' 'zext_ln142_37' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 886 [1/1] (1.55ns)   --->   "%icmp_ln899_20 = icmp ult i8 %tmp_V_1, %zext_ln142_37" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 886 'icmp' 'icmp_ln899_20' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_17)   --->   "%xor_ln899_20 = xor i1 %icmp_ln899_20, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 887 'xor' 'xor_ln899_20' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_17)   --->   "%zext_ln142_38 = zext i1 %xor_ln899_20 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 888 'zext' 'zext_ln142_38' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 889 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_298 = load i5* %threshs_m_thresholds_297, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 889 'load' 'threshs_m_thresholds_298' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln142_39 = zext i5 %threshs_m_thresholds_298 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 890 'zext' 'zext_ln142_39' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (1.55ns)   --->   "%icmp_ln899_21 = icmp ult i8 %tmp_V_1, %zext_ln142_39" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 891 'icmp' 'icmp_ln899_21' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_18)   --->   "%xor_ln899_21 = xor i1 %icmp_ln899_21, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 892 'xor' 'xor_ln899_21' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_18)   --->   "%zext_ln142_40 = zext i1 %xor_ln899_21 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 893 'zext' 'zext_ln142_40' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 894 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_300 = load i5* %threshs_m_thresholds_299, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 894 'load' 'threshs_m_thresholds_300' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln142_41 = zext i5 %threshs_m_thresholds_300 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 895 'zext' 'zext_ln142_41' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (1.55ns)   --->   "%icmp_ln899_22 = icmp ult i8 %tmp_V_1, %zext_ln142_41" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 896 'icmp' 'icmp_ln899_22' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_18)   --->   "%xor_ln899_22 = xor i1 %icmp_ln899_22, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 897 'xor' 'xor_ln899_22' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_18)   --->   "%zext_ln142_42 = zext i1 %xor_ln899_22 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 898 'zext' 'zext_ln142_42' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 899 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_302 = load i4* %threshs_m_thresholds_301, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 899 'load' 'threshs_m_thresholds_302' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln142_4 = sext i4 %threshs_m_thresholds_302 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 900 'sext' 'sext_ln142_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln142_43 = zext i5 %sext_ln142_4 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 901 'zext' 'zext_ln142_43' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (1.55ns)   --->   "%icmp_ln899_23 = icmp ult i8 %tmp_V_1, %zext_ln142_43" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 902 'icmp' 'icmp_ln899_23' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_21)   --->   "%xor_ln899_23 = xor i1 %icmp_ln899_23, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 903 'xor' 'xor_ln899_23' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_21)   --->   "%zext_ln142_44 = zext i1 %xor_ln899_23 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 904 'zext' 'zext_ln142_44' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 905 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_304 = load i4* %threshs_m_thresholds_303, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 905 'load' 'threshs_m_thresholds_304' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln142_5 = sext i4 %threshs_m_thresholds_304 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 906 'sext' 'sext_ln142_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln142_45 = zext i5 %sext_ln142_5 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 907 'zext' 'zext_ln142_45' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (1.55ns)   --->   "%icmp_ln899_24 = icmp ult i8 %tmp_V_1, %zext_ln142_45" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 908 'icmp' 'icmp_ln899_24' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_21)   --->   "%xor_ln899_24 = xor i1 %icmp_ln899_24, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 909 'xor' 'xor_ln899_24' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_21)   --->   "%zext_ln142_46 = zext i1 %xor_ln899_24 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 910 'zext' 'zext_ln142_46' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 911 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_306 = load i4* %threshs_m_thresholds_305, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 911 'load' 'threshs_m_thresholds_306' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln142_6 = sext i4 %threshs_m_thresholds_306 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 912 'sext' 'sext_ln142_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln142_47 = zext i5 %sext_ln142_6 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 913 'zext' 'zext_ln142_47' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (1.55ns)   --->   "%icmp_ln899_25 = icmp ult i8 %tmp_V_1, %zext_ln142_47" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 914 'icmp' 'icmp_ln899_25' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_22)   --->   "%xor_ln899_25 = xor i1 %icmp_ln899_25, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 915 'xor' 'xor_ln899_25' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_22)   --->   "%zext_ln142_48 = zext i1 %xor_ln899_25 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 916 'zext' 'zext_ln142_48' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 917 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_308 = load i4* %threshs_m_thresholds_307, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 917 'load' 'threshs_m_thresholds_308' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln142_7 = sext i4 %threshs_m_thresholds_308 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 918 'sext' 'sext_ln142_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln142_49 = zext i5 %sext_ln142_7 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 919 'zext' 'zext_ln142_49' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (1.55ns)   --->   "%icmp_ln899_26 = icmp ult i8 %tmp_V_1, %zext_ln142_49" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 920 'icmp' 'icmp_ln899_26' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_22)   --->   "%xor_ln899_26 = xor i1 %icmp_ln899_26, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 921 'xor' 'xor_ln899_26' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_22)   --->   "%zext_ln142_50 = zext i1 %xor_ln899_26 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 922 'zext' 'zext_ln142_50' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 923 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_310 = load i3* %threshs_m_thresholds_309, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 923 'load' 'threshs_m_thresholds_310' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln142_8 = sext i3 %threshs_m_thresholds_310 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 924 'sext' 'sext_ln142_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln142_51 = zext i5 %sext_ln142_8 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 925 'zext' 'zext_ln142_51' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (1.55ns)   --->   "%icmp_ln899_27 = icmp ult i8 %tmp_V_1, %zext_ln142_51" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 926 'icmp' 'icmp_ln899_27' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_24)   --->   "%xor_ln899_27 = xor i1 %icmp_ln899_27, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 927 'xor' 'xor_ln899_27' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_24)   --->   "%zext_ln142_52 = zext i1 %xor_ln899_27 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 928 'zext' 'zext_ln142_52' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 929 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_312 = load i3* %threshs_m_thresholds_311, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 929 'load' 'threshs_m_thresholds_312' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln142_9 = sext i3 %threshs_m_thresholds_312 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 930 'sext' 'sext_ln142_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln142_53 = zext i5 %sext_ln142_9 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 931 'zext' 'zext_ln142_53' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (1.55ns)   --->   "%icmp_ln899_28 = icmp ult i8 %tmp_V_1, %zext_ln142_53" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 932 'icmp' 'icmp_ln899_28' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_24)   --->   "%xor_ln899_28 = xor i1 %icmp_ln899_28, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 933 'xor' 'xor_ln899_28' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_24)   --->   "%zext_ln142_54 = zext i1 %xor_ln899_28 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 934 'zext' 'zext_ln142_54' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 935 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_314 = load i2* %threshs_m_thresholds_313, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 935 'load' 'threshs_m_thresholds_314' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln142_10 = sext i2 %threshs_m_thresholds_314 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 936 'sext' 'sext_ln142_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln142_55 = zext i5 %sext_ln142_10 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 937 'zext' 'zext_ln142_55' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (1.55ns)   --->   "%icmp_ln899_29 = icmp ult i8 %tmp_V_1, %zext_ln142_55" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 938 'icmp' 'icmp_ln899_29' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_25)   --->   "%xor_ln899_29 = xor i1 %icmp_ln899_29, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 939 'xor' 'xor_ln899_29' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_25)   --->   "%zext_ln142_56 = zext i1 %xor_ln899_29 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 940 'zext' 'zext_ln142_56' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 941 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_316 = load i1* %threshs_m_thresholds_315, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 941 'load' 'threshs_m_thresholds_316' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_30)   --->   "%select_ln142_3 = select i1 %threshs_m_thresholds_316, i8 31, i8 0" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 942 'select' 'select_ln142_3' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln899_30 = icmp ult i8 %tmp_V_1, %select_ln142_3" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 943 'icmp' 'icmp_ln899_30' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_25)   --->   "%xor_ln899_30 = xor i1 %icmp_ln899_30, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 944 'xor' 'xor_ln899_30' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_25)   --->   "%zext_ln142_57 = zext i1 %xor_ln899_30 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 945 'zext' 'zext_ln142_57' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 946 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_318 = load i6* %threshs_m_thresholds_317, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 946 'load' 'threshs_m_thresholds_318' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln142_58 = zext i6 %threshs_m_thresholds_318 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 947 'zext' 'zext_ln142_58' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (1.55ns)   --->   "%icmp_ln899_31 = icmp ult i8 %tmp_V_1, %zext_ln142_58" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 948 'icmp' 'icmp_ln899_31' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_30)   --->   "%xor_ln899_31 = xor i1 %icmp_ln899_31, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 949 'xor' 'xor_ln899_31' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_30)   --->   "%zext_ln142_59 = zext i1 %xor_ln899_31 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 950 'zext' 'zext_ln142_59' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 951 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_320 = load i6* %threshs_m_thresholds_319, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 951 'load' 'threshs_m_thresholds_320' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln142_60 = zext i6 %threshs_m_thresholds_320 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 952 'zext' 'zext_ln142_60' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 953 [1/1] (1.55ns)   --->   "%icmp_ln899_32 = icmp ult i8 %tmp_V_1, %zext_ln142_60" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 953 'icmp' 'icmp_ln899_32' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_30)   --->   "%xor_ln899_32 = xor i1 %icmp_ln899_32, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 954 'xor' 'xor_ln899_32' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_30)   --->   "%zext_ln142_61 = zext i1 %xor_ln899_32 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 955 'zext' 'zext_ln142_61' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 956 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_322 = load i6* %threshs_m_thresholds_321, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 956 'load' 'threshs_m_thresholds_322' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln142_62 = zext i6 %threshs_m_thresholds_322 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 957 'zext' 'zext_ln142_62' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 958 [1/1] (1.55ns)   --->   "%icmp_ln899_33 = icmp ult i8 %tmp_V_1, %zext_ln142_62" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 958 'icmp' 'icmp_ln899_33' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_31)   --->   "%xor_ln899_33 = xor i1 %icmp_ln899_33, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 959 'xor' 'xor_ln899_33' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_31)   --->   "%zext_ln142_63 = zext i1 %xor_ln899_33 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 960 'zext' 'zext_ln142_63' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 961 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_324 = load i6* %threshs_m_thresholds_323, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 961 'load' 'threshs_m_thresholds_324' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln142_64 = zext i6 %threshs_m_thresholds_324 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 962 'zext' 'zext_ln142_64' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (1.55ns)   --->   "%icmp_ln899_34 = icmp ult i8 %tmp_V_1, %zext_ln142_64" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 963 'icmp' 'icmp_ln899_34' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_31)   --->   "%xor_ln899_34 = xor i1 %icmp_ln899_34, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 964 'xor' 'xor_ln899_34' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_31)   --->   "%zext_ln142_65 = zext i1 %xor_ln899_34 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 965 'zext' 'zext_ln142_65' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 966 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_326 = load i6* %threshs_m_thresholds_325, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 966 'load' 'threshs_m_thresholds_326' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln142_66 = zext i6 %threshs_m_thresholds_326 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 967 'zext' 'zext_ln142_66' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (1.55ns)   --->   "%icmp_ln899_35 = icmp ult i8 %tmp_V_1, %zext_ln142_66" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 968 'icmp' 'icmp_ln899_35' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_33)   --->   "%xor_ln899_35 = xor i1 %icmp_ln899_35, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 969 'xor' 'xor_ln899_35' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_33)   --->   "%zext_ln142_67 = zext i1 %xor_ln899_35 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 970 'zext' 'zext_ln142_67' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 971 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_328 = load i6* %threshs_m_thresholds_327, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 971 'load' 'threshs_m_thresholds_328' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln142_68 = zext i6 %threshs_m_thresholds_328 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 972 'zext' 'zext_ln142_68' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (1.55ns)   --->   "%icmp_ln899_36 = icmp ult i8 %tmp_V_1, %zext_ln142_68" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 973 'icmp' 'icmp_ln899_36' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_33)   --->   "%xor_ln899_36 = xor i1 %icmp_ln899_36, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 974 'xor' 'xor_ln899_36' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_33)   --->   "%zext_ln142_69 = zext i1 %xor_ln899_36 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 975 'zext' 'zext_ln142_69' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 976 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_330 = load i6* %threshs_m_thresholds_329, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 976 'load' 'threshs_m_thresholds_330' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln142_70 = zext i6 %threshs_m_thresholds_330 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 977 'zext' 'zext_ln142_70' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 978 [1/1] (1.55ns)   --->   "%icmp_ln899_37 = icmp ult i8 %tmp_V_1, %zext_ln142_70" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 978 'icmp' 'icmp_ln899_37' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%xor_ln899_37 = xor i1 %icmp_ln899_37, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 979 'xor' 'xor_ln899_37' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%zext_ln142_71 = zext i1 %xor_ln899_37 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 980 'zext' 'zext_ln142_71' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 981 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_332 = load i6* %threshs_m_thresholds_331, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 981 'load' 'threshs_m_thresholds_332' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln142_72 = zext i6 %threshs_m_thresholds_332 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 982 'zext' 'zext_ln142_72' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (1.55ns)   --->   "%icmp_ln899_38 = icmp ult i8 %tmp_V_1, %zext_ln142_72" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 983 'icmp' 'icmp_ln899_38' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%xor_ln899_38 = xor i1 %icmp_ln899_38, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 984 'xor' 'xor_ln899_38' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_34)   --->   "%zext_ln142_73 = zext i1 %xor_ln899_38 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 985 'zext' 'zext_ln142_73' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 986 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_334 = load i6* %threshs_m_thresholds_333, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 986 'load' 'threshs_m_thresholds_334' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln142_74 = zext i6 %threshs_m_thresholds_334 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 987 'zext' 'zext_ln142_74' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (1.55ns)   --->   "%icmp_ln899_39 = icmp ult i8 %tmp_V_1, %zext_ln142_74" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 988 'icmp' 'icmp_ln899_39' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_37)   --->   "%xor_ln899_39 = xor i1 %icmp_ln899_39, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 989 'xor' 'xor_ln899_39' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_37)   --->   "%zext_ln142_75 = zext i1 %xor_ln899_39 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 990 'zext' 'zext_ln142_75' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 991 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_336 = load i6* %threshs_m_thresholds_335, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 991 'load' 'threshs_m_thresholds_336' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln142_76 = zext i6 %threshs_m_thresholds_336 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 992 'zext' 'zext_ln142_76' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (1.55ns)   --->   "%icmp_ln899_40 = icmp ult i8 %tmp_V_1, %zext_ln142_76" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 993 'icmp' 'icmp_ln899_40' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_37)   --->   "%xor_ln899_40 = xor i1 %icmp_ln899_40, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 994 'xor' 'xor_ln899_40' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_37)   --->   "%zext_ln142_77 = zext i1 %xor_ln899_40 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 995 'zext' 'zext_ln142_77' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 996 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_338 = load i6* %threshs_m_thresholds_337, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 996 'load' 'threshs_m_thresholds_338' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln142_78 = zext i6 %threshs_m_thresholds_338 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 997 'zext' 'zext_ln142_78' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (1.55ns)   --->   "%icmp_ln899_41 = icmp ult i8 %tmp_V_1, %zext_ln142_78" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 998 'icmp' 'icmp_ln899_41' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_38)   --->   "%xor_ln899_41 = xor i1 %icmp_ln899_41, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 999 'xor' 'xor_ln899_41' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_38)   --->   "%zext_ln142_79 = zext i1 %xor_ln899_41 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1000 'zext' 'zext_ln142_79' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1001 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_340 = load i6* %threshs_m_thresholds_339, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1001 'load' 'threshs_m_thresholds_340' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln142_80 = zext i6 %threshs_m_thresholds_340 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1002 'zext' 'zext_ln142_80' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1003 [1/1] (1.55ns)   --->   "%icmp_ln899_42 = icmp ult i8 %tmp_V_1, %zext_ln142_80" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1003 'icmp' 'icmp_ln899_42' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_38)   --->   "%xor_ln899_42 = xor i1 %icmp_ln899_42, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1004 'xor' 'xor_ln899_42' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_38)   --->   "%zext_ln142_81 = zext i1 %xor_ln899_42 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1005 'zext' 'zext_ln142_81' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1006 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_342 = load i6* %threshs_m_thresholds_341, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1006 'load' 'threshs_m_thresholds_342' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln142_82 = zext i6 %threshs_m_thresholds_342 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1007 'zext' 'zext_ln142_82' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (1.55ns)   --->   "%icmp_ln899_43 = icmp ult i8 %tmp_V_1, %zext_ln142_82" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1008 'icmp' 'icmp_ln899_43' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%xor_ln899_43 = xor i1 %icmp_ln899_43, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1009 'xor' 'xor_ln899_43' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%zext_ln142_83 = zext i1 %xor_ln899_43 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1010 'zext' 'zext_ln142_83' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1011 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_344 = load i6* %threshs_m_thresholds_343, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1011 'load' 'threshs_m_thresholds_344' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln142_84 = zext i6 %threshs_m_thresholds_344 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1012 'zext' 'zext_ln142_84' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1013 [1/1] (1.55ns)   --->   "%icmp_ln899_44 = icmp ult i8 %tmp_V_1, %zext_ln142_84" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1013 'icmp' 'icmp_ln899_44' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%xor_ln899_44 = xor i1 %icmp_ln899_44, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1014 'xor' 'xor_ln899_44' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_40)   --->   "%zext_ln142_85 = zext i1 %xor_ln899_44 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1015 'zext' 'zext_ln142_85' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1016 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_346 = load i6* %threshs_m_thresholds_345, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1016 'load' 'threshs_m_thresholds_346' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln142_86 = zext i6 %threshs_m_thresholds_346 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1017 'zext' 'zext_ln142_86' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (1.55ns)   --->   "%icmp_ln899_45 = icmp ult i8 %tmp_V_1, %zext_ln142_86" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1018 'icmp' 'icmp_ln899_45' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%xor_ln899_45 = xor i1 %icmp_ln899_45, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1019 'xor' 'xor_ln899_45' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%zext_ln142_87 = zext i1 %xor_ln899_45 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1020 'zext' 'zext_ln142_87' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1021 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_348 = load i6* %threshs_m_thresholds_347, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1021 'load' 'threshs_m_thresholds_348' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln142_88 = zext i6 %threshs_m_thresholds_348 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1022 'zext' 'zext_ln142_88' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (1.55ns)   --->   "%icmp_ln899_46 = icmp ult i8 %tmp_V_1, %zext_ln142_88" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1023 'icmp' 'icmp_ln899_46' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%xor_ln899_46 = xor i1 %icmp_ln899_46, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1024 'xor' 'xor_ln899_46' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_41)   --->   "%zext_ln142_89 = zext i1 %xor_ln899_46 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1025 'zext' 'zext_ln142_89' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1026 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_350 = load i5* %threshs_m_thresholds_349, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1026 'load' 'threshs_m_thresholds_350' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln142_11 = sext i5 %threshs_m_thresholds_350 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1027 'sext' 'sext_ln142_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln142_90 = zext i6 %sext_ln142_11 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1028 'zext' 'zext_ln142_90' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1029 [1/1] (1.55ns)   --->   "%icmp_ln899_47 = icmp ult i8 %tmp_V_1, %zext_ln142_90" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1029 'icmp' 'icmp_ln899_47' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%xor_ln899_47 = xor i1 %icmp_ln899_47, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1030 'xor' 'xor_ln899_47' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%zext_ln142_91 = zext i1 %xor_ln899_47 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1031 'zext' 'zext_ln142_91' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1032 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_352 = load i5* %threshs_m_thresholds_351, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1032 'load' 'threshs_m_thresholds_352' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln142_12 = sext i5 %threshs_m_thresholds_352 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1033 'sext' 'sext_ln142_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln142_92 = zext i6 %sext_ln142_12 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1034 'zext' 'zext_ln142_92' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (1.55ns)   --->   "%icmp_ln899_48 = icmp ult i8 %tmp_V_1, %zext_ln142_92" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1035 'icmp' 'icmp_ln899_48' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%xor_ln899_48 = xor i1 %icmp_ln899_48, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1036 'xor' 'xor_ln899_48' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_45)   --->   "%zext_ln142_93 = zext i1 %xor_ln899_48 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1037 'zext' 'zext_ln142_93' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1038 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_354 = load i5* %threshs_m_thresholds_353, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1038 'load' 'threshs_m_thresholds_354' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln142_13 = sext i5 %threshs_m_thresholds_354 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1039 'sext' 'sext_ln142_13' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln142_94 = zext i6 %sext_ln142_13 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1040 'zext' 'zext_ln142_94' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (1.55ns)   --->   "%icmp_ln899_49 = icmp ult i8 %tmp_V_1, %zext_ln142_94" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1041 'icmp' 'icmp_ln899_49' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_46)   --->   "%xor_ln899_49 = xor i1 %icmp_ln899_49, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1042 'xor' 'xor_ln899_49' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_46)   --->   "%zext_ln142_95 = zext i1 %xor_ln899_49 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1043 'zext' 'zext_ln142_95' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1044 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_356 = load i5* %threshs_m_thresholds_355, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1044 'load' 'threshs_m_thresholds_356' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln142_14 = sext i5 %threshs_m_thresholds_356 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1045 'sext' 'sext_ln142_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln142_96 = zext i6 %sext_ln142_14 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1046 'zext' 'zext_ln142_96' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (1.55ns)   --->   "%icmp_ln899_50 = icmp ult i8 %tmp_V_1, %zext_ln142_96" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1047 'icmp' 'icmp_ln899_50' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_46)   --->   "%xor_ln899_50 = xor i1 %icmp_ln899_50, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1048 'xor' 'xor_ln899_50' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_46)   --->   "%zext_ln142_97 = zext i1 %xor_ln899_50 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1049 'zext' 'zext_ln142_97' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1050 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_358 = load i5* %threshs_m_thresholds_357, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1050 'load' 'threshs_m_thresholds_358' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln142_15 = sext i5 %threshs_m_thresholds_358 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1051 'sext' 'sext_ln142_15' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln142_98 = zext i6 %sext_ln142_15 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1052 'zext' 'zext_ln142_98' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (1.55ns)   --->   "%icmp_ln899_51 = icmp ult i8 %tmp_V_1, %zext_ln142_98" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1053 'icmp' 'icmp_ln899_51' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%xor_ln899_51 = xor i1 %icmp_ln899_51, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1054 'xor' 'xor_ln899_51' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%zext_ln142_99 = zext i1 %xor_ln899_51 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1055 'zext' 'zext_ln142_99' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1056 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_360 = load i5* %threshs_m_thresholds_359, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1056 'load' 'threshs_m_thresholds_360' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln142_16 = sext i5 %threshs_m_thresholds_360 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1057 'sext' 'sext_ln142_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln142_100 = zext i6 %sext_ln142_16 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1058 'zext' 'zext_ln142_100' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1059 [1/1] (1.55ns)   --->   "%icmp_ln899_52 = icmp ult i8 %tmp_V_1, %zext_ln142_100" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1059 'icmp' 'icmp_ln899_52' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%xor_ln899_52 = xor i1 %icmp_ln899_52, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1060 'xor' 'xor_ln899_52' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_48)   --->   "%zext_ln142_101 = zext i1 %xor_ln899_52 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1061 'zext' 'zext_ln142_101' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1062 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_362 = load i5* %threshs_m_thresholds_361, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1062 'load' 'threshs_m_thresholds_362' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln142_17 = sext i5 %threshs_m_thresholds_362 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1063 'sext' 'sext_ln142_17' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln142_102 = zext i6 %sext_ln142_17 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1064 'zext' 'zext_ln142_102' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (1.55ns)   --->   "%icmp_ln899_53 = icmp ult i8 %tmp_V_1, %zext_ln142_102" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1065 'icmp' 'icmp_ln899_53' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_49)   --->   "%xor_ln899_53 = xor i1 %icmp_ln899_53, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1066 'xor' 'xor_ln899_53' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_49)   --->   "%zext_ln142_103 = zext i1 %xor_ln899_53 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1067 'zext' 'zext_ln142_103' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1068 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_364 = load i5* %threshs_m_thresholds_363, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1068 'load' 'threshs_m_thresholds_364' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln142_18 = sext i5 %threshs_m_thresholds_364 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1069 'sext' 'sext_ln142_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln142_104 = zext i6 %sext_ln142_18 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1070 'zext' 'zext_ln142_104' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (1.55ns)   --->   "%icmp_ln899_54 = icmp ult i8 %tmp_V_1, %zext_ln142_104" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1071 'icmp' 'icmp_ln899_54' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_49)   --->   "%xor_ln899_54 = xor i1 %icmp_ln899_54, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1072 'xor' 'xor_ln899_54' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_49)   --->   "%zext_ln142_105 = zext i1 %xor_ln899_54 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1073 'zext' 'zext_ln142_105' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1074 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_366 = load i4* %threshs_m_thresholds_365, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1074 'load' 'threshs_m_thresholds_366' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln142_19 = sext i4 %threshs_m_thresholds_366 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1075 'sext' 'sext_ln142_19' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln142_106 = zext i6 %sext_ln142_19 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1076 'zext' 'zext_ln142_106' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (1.55ns)   --->   "%icmp_ln899_55 = icmp ult i8 %tmp_V_1, %zext_ln142_106" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1077 'icmp' 'icmp_ln899_55' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_52)   --->   "%xor_ln899_55 = xor i1 %icmp_ln899_55, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1078 'xor' 'xor_ln899_55' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_52)   --->   "%zext_ln142_107 = zext i1 %xor_ln899_55 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1079 'zext' 'zext_ln142_107' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1080 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_368 = load i4* %threshs_m_thresholds_367, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1080 'load' 'threshs_m_thresholds_368' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln142_20 = sext i4 %threshs_m_thresholds_368 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1081 'sext' 'sext_ln142_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln142_108 = zext i6 %sext_ln142_20 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1082 'zext' 'zext_ln142_108' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (1.55ns)   --->   "%icmp_ln899_56 = icmp ult i8 %tmp_V_1, %zext_ln142_108" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1083 'icmp' 'icmp_ln899_56' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_52)   --->   "%xor_ln899_56 = xor i1 %icmp_ln899_56, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1084 'xor' 'xor_ln899_56' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_52)   --->   "%zext_ln142_109 = zext i1 %xor_ln899_56 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1085 'zext' 'zext_ln142_109' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1086 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_370 = load i4* %threshs_m_thresholds_369, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1086 'load' 'threshs_m_thresholds_370' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln142_21 = sext i4 %threshs_m_thresholds_370 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1087 'sext' 'sext_ln142_21' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln142_110 = zext i6 %sext_ln142_21 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1088 'zext' 'zext_ln142_110' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (1.55ns)   --->   "%icmp_ln899_57 = icmp ult i8 %tmp_V_1, %zext_ln142_110" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1089 'icmp' 'icmp_ln899_57' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%xor_ln899_57 = xor i1 %icmp_ln899_57, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1090 'xor' 'xor_ln899_57' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%zext_ln142_111 = zext i1 %xor_ln899_57 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1091 'zext' 'zext_ln142_111' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1092 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_372 = load i4* %threshs_m_thresholds_371, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1092 'load' 'threshs_m_thresholds_372' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln142_22 = sext i4 %threshs_m_thresholds_372 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1093 'sext' 'sext_ln142_22' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln142_112 = zext i6 %sext_ln142_22 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1094 'zext' 'zext_ln142_112' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (1.55ns)   --->   "%icmp_ln899_58 = icmp ult i8 %tmp_V_1, %zext_ln142_112" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1095 'icmp' 'icmp_ln899_58' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%xor_ln899_58 = xor i1 %icmp_ln899_58, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1096 'xor' 'xor_ln899_58' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_53)   --->   "%zext_ln142_113 = zext i1 %xor_ln899_58 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1097 'zext' 'zext_ln142_113' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1098 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_374 = load i3* %threshs_m_thresholds_373, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1098 'load' 'threshs_m_thresholds_374' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln142_23 = sext i3 %threshs_m_thresholds_374 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1099 'sext' 'sext_ln142_23' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln142_114 = zext i6 %sext_ln142_23 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1100 'zext' 'zext_ln142_114' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (1.55ns)   --->   "%icmp_ln899_59 = icmp ult i8 %tmp_V_1, %zext_ln142_114" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1101 'icmp' 'icmp_ln899_59' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_55)   --->   "%xor_ln899_59 = xor i1 %icmp_ln899_59, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1102 'xor' 'xor_ln899_59' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_55)   --->   "%zext_ln142_115 = zext i1 %xor_ln899_59 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1103 'zext' 'zext_ln142_115' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1104 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_376 = load i3* %threshs_m_thresholds_375, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1104 'load' 'threshs_m_thresholds_376' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln142_24 = sext i3 %threshs_m_thresholds_376 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1105 'sext' 'sext_ln142_24' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln142_116 = zext i6 %sext_ln142_24 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1106 'zext' 'zext_ln142_116' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1107 [1/1] (1.55ns)   --->   "%icmp_ln899_60 = icmp ult i8 %tmp_V_1, %zext_ln142_116" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1107 'icmp' 'icmp_ln899_60' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_55)   --->   "%xor_ln899_60 = xor i1 %icmp_ln899_60, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1108 'xor' 'xor_ln899_60' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_55)   --->   "%zext_ln142_117 = zext i1 %xor_ln899_60 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1109 'zext' 'zext_ln142_117' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1110 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_378 = load i2* %threshs_m_thresholds_377, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1110 'load' 'threshs_m_thresholds_378' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln142_25 = sext i2 %threshs_m_thresholds_378 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1111 'sext' 'sext_ln142_25' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln142_118 = zext i6 %sext_ln142_25 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1112 'zext' 'zext_ln142_118' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (1.55ns)   --->   "%icmp_ln899_61 = icmp ult i8 %tmp_V_1, %zext_ln142_118" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1113 'icmp' 'icmp_ln899_61' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_56)   --->   "%xor_ln899_61 = xor i1 %icmp_ln899_61, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1114 'xor' 'xor_ln899_61' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_56)   --->   "%zext_ln142_119 = zext i1 %xor_ln899_61 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1115 'zext' 'zext_ln142_119' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1116 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_380 = load i1* %threshs_m_thresholds_379, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1116 'load' 'threshs_m_thresholds_380' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_62)   --->   "%select_ln142_4 = select i1 %threshs_m_thresholds_380, i8 63, i8 0" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1117 'select' 'select_ln142_4' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln899_62 = icmp ult i8 %tmp_V_1, %select_ln142_4" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1118 'icmp' 'icmp_ln899_62' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_56)   --->   "%xor_ln899_62 = xor i1 %icmp_ln899_62, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1119 'xor' 'xor_ln899_62' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_56)   --->   "%zext_ln142_120 = zext i1 %xor_ln899_62 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1120 'zext' 'zext_ln142_120' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1121 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_382 = load i7* %threshs_m_thresholds_381, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1121 'load' 'threshs_m_thresholds_382' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln142_121 = zext i7 %threshs_m_thresholds_382 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1122 'zext' 'zext_ln142_121' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (1.55ns)   --->   "%icmp_ln899_63 = icmp ult i8 %tmp_V_1, %zext_ln142_121" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1123 'icmp' 'icmp_ln899_63' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_62)   --->   "%xor_ln899_63 = xor i1 %icmp_ln899_63, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1124 'xor' 'xor_ln899_63' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_62)   --->   "%zext_ln142_122 = zext i1 %xor_ln899_63 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1125 'zext' 'zext_ln142_122' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1126 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_384 = load i7* %threshs_m_thresholds_383, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1126 'load' 'threshs_m_thresholds_384' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln142_123 = zext i7 %threshs_m_thresholds_384 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1127 'zext' 'zext_ln142_123' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (1.55ns)   --->   "%icmp_ln899_64 = icmp ult i8 %tmp_V_1, %zext_ln142_123" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1128 'icmp' 'icmp_ln899_64' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_62)   --->   "%xor_ln899_64 = xor i1 %icmp_ln899_64, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1129 'xor' 'xor_ln899_64' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_62)   --->   "%zext_ln142_124 = zext i1 %xor_ln899_64 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1130 'zext' 'zext_ln142_124' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1131 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_386 = load i7* %threshs_m_thresholds_385, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1131 'load' 'threshs_m_thresholds_386' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln142_125 = zext i7 %threshs_m_thresholds_386 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1132 'zext' 'zext_ln142_125' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (1.55ns)   --->   "%icmp_ln899_65 = icmp ult i8 %tmp_V_1, %zext_ln142_125" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1133 'icmp' 'icmp_ln899_65' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_63)   --->   "%xor_ln899_65 = xor i1 %icmp_ln899_65, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1134 'xor' 'xor_ln899_65' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_63)   --->   "%zext_ln142_126 = zext i1 %xor_ln899_65 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1135 'zext' 'zext_ln142_126' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1136 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_388 = load i7* %threshs_m_thresholds_387, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1136 'load' 'threshs_m_thresholds_388' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln142_127 = zext i7 %threshs_m_thresholds_388 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1137 'zext' 'zext_ln142_127' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (1.55ns)   --->   "%icmp_ln899_66 = icmp ult i8 %tmp_V_1, %zext_ln142_127" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1138 'icmp' 'icmp_ln899_66' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_63)   --->   "%xor_ln899_66 = xor i1 %icmp_ln899_66, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1139 'xor' 'xor_ln899_66' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_63)   --->   "%zext_ln142_128 = zext i1 %xor_ln899_66 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1140 'zext' 'zext_ln142_128' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1141 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_390 = load i7* %threshs_m_thresholds_389, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1141 'load' 'threshs_m_thresholds_390' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln142_129 = zext i7 %threshs_m_thresholds_390 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1142 'zext' 'zext_ln142_129' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1143 [1/1] (1.55ns)   --->   "%icmp_ln899_67 = icmp ult i8 %tmp_V_1, %zext_ln142_129" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1143 'icmp' 'icmp_ln899_67' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_65)   --->   "%xor_ln899_67 = xor i1 %icmp_ln899_67, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1144 'xor' 'xor_ln899_67' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_65)   --->   "%zext_ln142_130 = zext i1 %xor_ln899_67 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1145 'zext' 'zext_ln142_130' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1146 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_392 = load i7* %threshs_m_thresholds_391, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1146 'load' 'threshs_m_thresholds_392' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln142_131 = zext i7 %threshs_m_thresholds_392 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1147 'zext' 'zext_ln142_131' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (1.55ns)   --->   "%icmp_ln899_68 = icmp ult i8 %tmp_V_1, %zext_ln142_131" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1148 'icmp' 'icmp_ln899_68' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_65)   --->   "%xor_ln899_68 = xor i1 %icmp_ln899_68, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1149 'xor' 'xor_ln899_68' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_65)   --->   "%zext_ln142_132 = zext i1 %xor_ln899_68 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1150 'zext' 'zext_ln142_132' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1151 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_394 = load i7* %threshs_m_thresholds_393, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1151 'load' 'threshs_m_thresholds_394' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln142_133 = zext i7 %threshs_m_thresholds_394 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1152 'zext' 'zext_ln142_133' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (1.55ns)   --->   "%icmp_ln899_69 = icmp ult i8 %tmp_V_1, %zext_ln142_133" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1153 'icmp' 'icmp_ln899_69' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%xor_ln899_69 = xor i1 %icmp_ln899_69, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1154 'xor' 'xor_ln899_69' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%zext_ln142_134 = zext i1 %xor_ln899_69 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1155 'zext' 'zext_ln142_134' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1156 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_396 = load i7* %threshs_m_thresholds_395, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1156 'load' 'threshs_m_thresholds_396' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln142_135 = zext i7 %threshs_m_thresholds_396 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1157 'zext' 'zext_ln142_135' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (1.55ns)   --->   "%icmp_ln899_70 = icmp ult i8 %tmp_V_1, %zext_ln142_135" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1158 'icmp' 'icmp_ln899_70' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%xor_ln899_70 = xor i1 %icmp_ln899_70, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1159 'xor' 'xor_ln899_70' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_66)   --->   "%zext_ln142_136 = zext i1 %xor_ln899_70 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1160 'zext' 'zext_ln142_136' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1161 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_398 = load i7* %threshs_m_thresholds_397, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1161 'load' 'threshs_m_thresholds_398' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln142_137 = zext i7 %threshs_m_thresholds_398 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1162 'zext' 'zext_ln142_137' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (1.55ns)   --->   "%icmp_ln899_71 = icmp ult i8 %tmp_V_1, %zext_ln142_137" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1163 'icmp' 'icmp_ln899_71' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_69)   --->   "%xor_ln899_71 = xor i1 %icmp_ln899_71, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1164 'xor' 'xor_ln899_71' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_69)   --->   "%zext_ln142_138 = zext i1 %xor_ln899_71 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1165 'zext' 'zext_ln142_138' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1166 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_400 = load i7* %threshs_m_thresholds_399, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1166 'load' 'threshs_m_thresholds_400' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln142_139 = zext i7 %threshs_m_thresholds_400 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1167 'zext' 'zext_ln142_139' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1168 [1/1] (1.55ns)   --->   "%icmp_ln899_72 = icmp ult i8 %tmp_V_1, %zext_ln142_139" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1168 'icmp' 'icmp_ln899_72' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_69)   --->   "%xor_ln899_72 = xor i1 %icmp_ln899_72, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1169 'xor' 'xor_ln899_72' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_69)   --->   "%zext_ln142_140 = zext i1 %xor_ln899_72 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1170 'zext' 'zext_ln142_140' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1171 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_402 = load i7* %threshs_m_thresholds_401, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1171 'load' 'threshs_m_thresholds_402' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln142_141 = zext i7 %threshs_m_thresholds_402 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1172 'zext' 'zext_ln142_141' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (1.55ns)   --->   "%icmp_ln899_73 = icmp ult i8 %tmp_V_1, %zext_ln142_141" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1173 'icmp' 'icmp_ln899_73' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_70)   --->   "%xor_ln899_73 = xor i1 %icmp_ln899_73, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1174 'xor' 'xor_ln899_73' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_70)   --->   "%zext_ln142_142 = zext i1 %xor_ln899_73 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1175 'zext' 'zext_ln142_142' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1176 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_404 = load i7* %threshs_m_thresholds_403, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1176 'load' 'threshs_m_thresholds_404' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln142_143 = zext i7 %threshs_m_thresholds_404 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1177 'zext' 'zext_ln142_143' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (1.55ns)   --->   "%icmp_ln899_74 = icmp ult i8 %tmp_V_1, %zext_ln142_143" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1178 'icmp' 'icmp_ln899_74' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_70)   --->   "%xor_ln899_74 = xor i1 %icmp_ln899_74, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1179 'xor' 'xor_ln899_74' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_70)   --->   "%zext_ln142_144 = zext i1 %xor_ln899_74 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1180 'zext' 'zext_ln142_144' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1181 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_406 = load i7* %threshs_m_thresholds_405, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1181 'load' 'threshs_m_thresholds_406' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln142_145 = zext i7 %threshs_m_thresholds_406 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1182 'zext' 'zext_ln142_145' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (1.55ns)   --->   "%icmp_ln899_75 = icmp ult i8 %tmp_V_1, %zext_ln142_145" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1183 'icmp' 'icmp_ln899_75' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_72)   --->   "%xor_ln899_75 = xor i1 %icmp_ln899_75, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1184 'xor' 'xor_ln899_75' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_72)   --->   "%zext_ln142_146 = zext i1 %xor_ln899_75 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1185 'zext' 'zext_ln142_146' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1186 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_408 = load i7* %threshs_m_thresholds_407, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1186 'load' 'threshs_m_thresholds_408' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln142_147 = zext i7 %threshs_m_thresholds_408 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1187 'zext' 'zext_ln142_147' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (1.55ns)   --->   "%icmp_ln899_76 = icmp ult i8 %tmp_V_1, %zext_ln142_147" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1188 'icmp' 'icmp_ln899_76' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_72)   --->   "%xor_ln899_76 = xor i1 %icmp_ln899_76, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1189 'xor' 'xor_ln899_76' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_72)   --->   "%zext_ln142_148 = zext i1 %xor_ln899_76 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1190 'zext' 'zext_ln142_148' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1191 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_410 = load i7* %threshs_m_thresholds_409, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1191 'load' 'threshs_m_thresholds_410' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln142_149 = zext i7 %threshs_m_thresholds_410 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1192 'zext' 'zext_ln142_149' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (1.55ns)   --->   "%icmp_ln899_77 = icmp ult i8 %tmp_V_1, %zext_ln142_149" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1193 'icmp' 'icmp_ln899_77' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%xor_ln899_77 = xor i1 %icmp_ln899_77, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1194 'xor' 'xor_ln899_77' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%zext_ln142_150 = zext i1 %xor_ln899_77 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1195 'zext' 'zext_ln142_150' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1196 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_412 = load i7* %threshs_m_thresholds_411, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1196 'load' 'threshs_m_thresholds_412' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln142_151 = zext i7 %threshs_m_thresholds_412 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1197 'zext' 'zext_ln142_151' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (1.55ns)   --->   "%icmp_ln899_78 = icmp ult i8 %tmp_V_1, %zext_ln142_151" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1198 'icmp' 'icmp_ln899_78' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%xor_ln899_78 = xor i1 %icmp_ln899_78, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1199 'xor' 'xor_ln899_78' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_73)   --->   "%zext_ln142_152 = zext i1 %xor_ln899_78 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1200 'zext' 'zext_ln142_152' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1201 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_414 = load i7* %threshs_m_thresholds_413, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1201 'load' 'threshs_m_thresholds_414' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln142_153 = zext i7 %threshs_m_thresholds_414 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1202 'zext' 'zext_ln142_153' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (1.55ns)   --->   "%icmp_ln899_79 = icmp ult i8 %tmp_V_1, %zext_ln142_153" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1203 'icmp' 'icmp_ln899_79' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_77)   --->   "%xor_ln899_79 = xor i1 %icmp_ln899_79, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1204 'xor' 'xor_ln899_79' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_77)   --->   "%zext_ln142_154 = zext i1 %xor_ln899_79 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1205 'zext' 'zext_ln142_154' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1206 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_416 = load i7* %threshs_m_thresholds_415, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1206 'load' 'threshs_m_thresholds_416' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln142_155 = zext i7 %threshs_m_thresholds_416 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1207 'zext' 'zext_ln142_155' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (1.55ns)   --->   "%icmp_ln899_80 = icmp ult i8 %tmp_V_1, %zext_ln142_155" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1208 'icmp' 'icmp_ln899_80' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_77)   --->   "%xor_ln899_80 = xor i1 %icmp_ln899_80, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1209 'xor' 'xor_ln899_80' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_77)   --->   "%zext_ln142_156 = zext i1 %xor_ln899_80 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1210 'zext' 'zext_ln142_156' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1211 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_418 = load i7* %threshs_m_thresholds_417, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1211 'load' 'threshs_m_thresholds_418' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln142_157 = zext i7 %threshs_m_thresholds_418 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1212 'zext' 'zext_ln142_157' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (1.55ns)   --->   "%icmp_ln899_81 = icmp ult i8 %tmp_V_1, %zext_ln142_157" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1213 'icmp' 'icmp_ln899_81' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_78)   --->   "%xor_ln899_81 = xor i1 %icmp_ln899_81, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1214 'xor' 'xor_ln899_81' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_78)   --->   "%zext_ln142_158 = zext i1 %xor_ln899_81 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1215 'zext' 'zext_ln142_158' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1216 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_420 = load i7* %threshs_m_thresholds_419, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1216 'load' 'threshs_m_thresholds_420' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln142_159 = zext i7 %threshs_m_thresholds_420 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1217 'zext' 'zext_ln142_159' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (1.55ns)   --->   "%icmp_ln899_82 = icmp ult i8 %tmp_V_1, %zext_ln142_159" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1218 'icmp' 'icmp_ln899_82' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_78)   --->   "%xor_ln899_82 = xor i1 %icmp_ln899_82, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1219 'xor' 'xor_ln899_82' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_78)   --->   "%zext_ln142_160 = zext i1 %xor_ln899_82 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1220 'zext' 'zext_ln142_160' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1221 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_422 = load i7* %threshs_m_thresholds_421, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1221 'load' 'threshs_m_thresholds_422' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln142_161 = zext i7 %threshs_m_thresholds_422 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1222 'zext' 'zext_ln142_161' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (1.55ns)   --->   "%icmp_ln899_83 = icmp ult i8 %tmp_V_1, %zext_ln142_161" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1223 'icmp' 'icmp_ln899_83' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%xor_ln899_83 = xor i1 %icmp_ln899_83, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1224 'xor' 'xor_ln899_83' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%zext_ln142_162 = zext i1 %xor_ln899_83 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1225 'zext' 'zext_ln142_162' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1226 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_424 = load i7* %threshs_m_thresholds_423, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1226 'load' 'threshs_m_thresholds_424' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln142_163 = zext i7 %threshs_m_thresholds_424 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1227 'zext' 'zext_ln142_163' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1228 [1/1] (1.55ns)   --->   "%icmp_ln899_84 = icmp ult i8 %tmp_V_1, %zext_ln142_163" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1228 'icmp' 'icmp_ln899_84' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%xor_ln899_84 = xor i1 %icmp_ln899_84, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1229 'xor' 'xor_ln899_84' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_80)   --->   "%zext_ln142_164 = zext i1 %xor_ln899_84 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1230 'zext' 'zext_ln142_164' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1231 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_426 = load i7* %threshs_m_thresholds_425, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1231 'load' 'threshs_m_thresholds_426' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln142_165 = zext i7 %threshs_m_thresholds_426 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1232 'zext' 'zext_ln142_165' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (1.55ns)   --->   "%icmp_ln899_85 = icmp ult i8 %tmp_V_1, %zext_ln142_165" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1233 'icmp' 'icmp_ln899_85' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_81)   --->   "%xor_ln899_85 = xor i1 %icmp_ln899_85, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1234 'xor' 'xor_ln899_85' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_81)   --->   "%zext_ln142_166 = zext i1 %xor_ln899_85 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1235 'zext' 'zext_ln142_166' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1236 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_428 = load i7* %threshs_m_thresholds_427, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1236 'load' 'threshs_m_thresholds_428' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln142_167 = zext i7 %threshs_m_thresholds_428 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1237 'zext' 'zext_ln142_167' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (1.55ns)   --->   "%icmp_ln899_86 = icmp ult i8 %tmp_V_1, %zext_ln142_167" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1238 'icmp' 'icmp_ln899_86' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_81)   --->   "%xor_ln899_86 = xor i1 %icmp_ln899_86, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1239 'xor' 'xor_ln899_86' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_81)   --->   "%zext_ln142_168 = zext i1 %xor_ln899_86 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1240 'zext' 'zext_ln142_168' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1241 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_430 = load i7* %threshs_m_thresholds_429, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1241 'load' 'threshs_m_thresholds_430' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln142_169 = zext i7 %threshs_m_thresholds_430 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1242 'zext' 'zext_ln142_169' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (1.55ns)   --->   "%icmp_ln899_87 = icmp ult i8 %tmp_V_1, %zext_ln142_169" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1243 'icmp' 'icmp_ln899_87' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_84)   --->   "%xor_ln899_87 = xor i1 %icmp_ln899_87, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1244 'xor' 'xor_ln899_87' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_84)   --->   "%zext_ln142_170 = zext i1 %xor_ln899_87 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1245 'zext' 'zext_ln142_170' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1246 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_432 = load i7* %threshs_m_thresholds_431, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1246 'load' 'threshs_m_thresholds_432' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln142_171 = zext i7 %threshs_m_thresholds_432 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1247 'zext' 'zext_ln142_171' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (1.55ns)   --->   "%icmp_ln899_88 = icmp ult i8 %tmp_V_1, %zext_ln142_171" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1248 'icmp' 'icmp_ln899_88' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_84)   --->   "%xor_ln899_88 = xor i1 %icmp_ln899_88, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1249 'xor' 'xor_ln899_88' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_84)   --->   "%zext_ln142_172 = zext i1 %xor_ln899_88 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1250 'zext' 'zext_ln142_172' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1251 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_434 = load i7* %threshs_m_thresholds_433, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1251 'load' 'threshs_m_thresholds_434' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln142_173 = zext i7 %threshs_m_thresholds_434 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1252 'zext' 'zext_ln142_173' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (1.55ns)   --->   "%icmp_ln899_89 = icmp ult i8 %tmp_V_1, %zext_ln142_173" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1253 'icmp' 'icmp_ln899_89' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_85)   --->   "%xor_ln899_89 = xor i1 %icmp_ln899_89, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1254 'xor' 'xor_ln899_89' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_85)   --->   "%zext_ln142_174 = zext i1 %xor_ln899_89 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1255 'zext' 'zext_ln142_174' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1256 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_436 = load i7* %threshs_m_thresholds_435, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1256 'load' 'threshs_m_thresholds_436' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln142_175 = zext i7 %threshs_m_thresholds_436 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1257 'zext' 'zext_ln142_175' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (1.55ns)   --->   "%icmp_ln899_90 = icmp ult i8 %tmp_V_1, %zext_ln142_175" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1258 'icmp' 'icmp_ln899_90' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_85)   --->   "%xor_ln899_90 = xor i1 %icmp_ln899_90, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1259 'xor' 'xor_ln899_90' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_85)   --->   "%zext_ln142_176 = zext i1 %xor_ln899_90 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1260 'zext' 'zext_ln142_176' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1261 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_438 = load i7* %threshs_m_thresholds_437, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1261 'load' 'threshs_m_thresholds_438' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln142_177 = zext i7 %threshs_m_thresholds_438 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1262 'zext' 'zext_ln142_177' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1263 [1/1] (1.55ns)   --->   "%icmp_ln899_91 = icmp ult i8 %tmp_V_1, %zext_ln142_177" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1263 'icmp' 'icmp_ln899_91' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_87)   --->   "%xor_ln899_91 = xor i1 %icmp_ln899_91, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1264 'xor' 'xor_ln899_91' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_87)   --->   "%zext_ln142_178 = zext i1 %xor_ln899_91 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1265 'zext' 'zext_ln142_178' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1266 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_440 = load i7* %threshs_m_thresholds_439, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1266 'load' 'threshs_m_thresholds_440' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln142_179 = zext i7 %threshs_m_thresholds_440 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1267 'zext' 'zext_ln142_179' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (1.55ns)   --->   "%icmp_ln899_92 = icmp ult i8 %tmp_V_1, %zext_ln142_179" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1268 'icmp' 'icmp_ln899_92' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_87)   --->   "%xor_ln899_92 = xor i1 %icmp_ln899_92, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1269 'xor' 'xor_ln899_92' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_87)   --->   "%zext_ln142_180 = zext i1 %xor_ln899_92 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1270 'zext' 'zext_ln142_180' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1271 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_442 = load i7* %threshs_m_thresholds_441, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1271 'load' 'threshs_m_thresholds_442' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln142_181 = zext i7 %threshs_m_thresholds_442 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1272 'zext' 'zext_ln142_181' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (1.55ns)   --->   "%icmp_ln899_93 = icmp ult i8 %tmp_V_1, %zext_ln142_181" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1273 'icmp' 'icmp_ln899_93' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_88)   --->   "%xor_ln899_93 = xor i1 %icmp_ln899_93, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1274 'xor' 'xor_ln899_93' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_88)   --->   "%zext_ln142_182 = zext i1 %xor_ln899_93 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1275 'zext' 'zext_ln142_182' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1276 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_444 = load i7* %threshs_m_thresholds_443, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1276 'load' 'threshs_m_thresholds_444' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln142_183 = zext i7 %threshs_m_thresholds_444 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1277 'zext' 'zext_ln142_183' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (1.55ns)   --->   "%icmp_ln899_94 = icmp ult i8 %tmp_V_1, %zext_ln142_183" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1278 'icmp' 'icmp_ln899_94' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_88)   --->   "%xor_ln899_94 = xor i1 %icmp_ln899_94, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1279 'xor' 'xor_ln899_94' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_88)   --->   "%zext_ln142_184 = zext i1 %xor_ln899_94 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1280 'zext' 'zext_ln142_184' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1281 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_446 = load i6* %threshs_m_thresholds_445, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1281 'load' 'threshs_m_thresholds_446' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln142_26 = sext i6 %threshs_m_thresholds_446 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1282 'sext' 'sext_ln142_26' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln142_185 = zext i7 %sext_ln142_26 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1283 'zext' 'zext_ln142_185' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (1.55ns)   --->   "%icmp_ln899_95 = icmp ult i8 %tmp_V_1, %zext_ln142_185" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1284 'icmp' 'icmp_ln899_95' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_93)   --->   "%xor_ln899_95 = xor i1 %icmp_ln899_95, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1285 'xor' 'xor_ln899_95' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_93)   --->   "%zext_ln142_186 = zext i1 %xor_ln899_95 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1286 'zext' 'zext_ln142_186' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1287 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_448 = load i6* %threshs_m_thresholds_447, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1287 'load' 'threshs_m_thresholds_448' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln142_27 = sext i6 %threshs_m_thresholds_448 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1288 'sext' 'sext_ln142_27' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln142_187 = zext i7 %sext_ln142_27 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1289 'zext' 'zext_ln142_187' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (1.55ns)   --->   "%icmp_ln899_96 = icmp ult i8 %tmp_V_1, %zext_ln142_187" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1290 'icmp' 'icmp_ln899_96' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_93)   --->   "%xor_ln899_96 = xor i1 %icmp_ln899_96, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1291 'xor' 'xor_ln899_96' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_93)   --->   "%zext_ln142_188 = zext i1 %xor_ln899_96 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1292 'zext' 'zext_ln142_188' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1293 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_450 = load i6* %threshs_m_thresholds_449, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1293 'load' 'threshs_m_thresholds_450' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln142_28 = sext i6 %threshs_m_thresholds_450 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1294 'sext' 'sext_ln142_28' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln142_189 = zext i7 %sext_ln142_28 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1295 'zext' 'zext_ln142_189' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (1.55ns)   --->   "%icmp_ln899_97 = icmp ult i8 %tmp_V_1, %zext_ln142_189" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1296 'icmp' 'icmp_ln899_97' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_94)   --->   "%xor_ln899_97 = xor i1 %icmp_ln899_97, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1297 'xor' 'xor_ln899_97' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_94)   --->   "%zext_ln142_190 = zext i1 %xor_ln899_97 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1298 'zext' 'zext_ln142_190' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1299 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_452 = load i6* %threshs_m_thresholds_451, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1299 'load' 'threshs_m_thresholds_452' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln142_29 = sext i6 %threshs_m_thresholds_452 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1300 'sext' 'sext_ln142_29' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln142_191 = zext i7 %sext_ln142_29 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1301 'zext' 'zext_ln142_191' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (1.55ns)   --->   "%icmp_ln899_98 = icmp ult i8 %tmp_V_1, %zext_ln142_191" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1302 'icmp' 'icmp_ln899_98' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_94)   --->   "%xor_ln899_98 = xor i1 %icmp_ln899_98, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1303 'xor' 'xor_ln899_98' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_94)   --->   "%zext_ln142_192 = zext i1 %xor_ln899_98 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1304 'zext' 'zext_ln142_192' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1305 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_454 = load i6* %threshs_m_thresholds_453, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1305 'load' 'threshs_m_thresholds_454' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln142_30 = sext i6 %threshs_m_thresholds_454 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1306 'sext' 'sext_ln142_30' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln142_193 = zext i7 %sext_ln142_30 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1307 'zext' 'zext_ln142_193' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (1.55ns)   --->   "%icmp_ln899_99 = icmp ult i8 %tmp_V_1, %zext_ln142_193" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1308 'icmp' 'icmp_ln899_99' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_96)   --->   "%xor_ln899_99 = xor i1 %icmp_ln899_99, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1309 'xor' 'xor_ln899_99' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_96)   --->   "%zext_ln142_194 = zext i1 %xor_ln899_99 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1310 'zext' 'zext_ln142_194' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1311 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_456 = load i6* %threshs_m_thresholds_455, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1311 'load' 'threshs_m_thresholds_456' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln142_31 = sext i6 %threshs_m_thresholds_456 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1312 'sext' 'sext_ln142_31' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln142_195 = zext i7 %sext_ln142_31 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1313 'zext' 'zext_ln142_195' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (1.55ns)   --->   "%icmp_ln899_100 = icmp ult i8 %tmp_V_1, %zext_ln142_195" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1314 'icmp' 'icmp_ln899_100' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_96)   --->   "%xor_ln899_100 = xor i1 %icmp_ln899_100, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1315 'xor' 'xor_ln899_100' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_96)   --->   "%zext_ln142_196 = zext i1 %xor_ln899_100 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1316 'zext' 'zext_ln142_196' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1317 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_458 = load i6* %threshs_m_thresholds_457, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1317 'load' 'threshs_m_thresholds_458' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln142_32 = sext i6 %threshs_m_thresholds_458 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1318 'sext' 'sext_ln142_32' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln142_197 = zext i7 %sext_ln142_32 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1319 'zext' 'zext_ln142_197' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (1.55ns)   --->   "%icmp_ln899_101 = icmp ult i8 %tmp_V_1, %zext_ln142_197" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1320 'icmp' 'icmp_ln899_101' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_97)   --->   "%xor_ln899_101 = xor i1 %icmp_ln899_101, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1321 'xor' 'xor_ln899_101' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_97)   --->   "%zext_ln142_198 = zext i1 %xor_ln899_101 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1322 'zext' 'zext_ln142_198' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1323 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_460 = load i6* %threshs_m_thresholds_459, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1323 'load' 'threshs_m_thresholds_460' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln142_33 = sext i6 %threshs_m_thresholds_460 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1324 'sext' 'sext_ln142_33' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln142_199 = zext i7 %sext_ln142_33 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1325 'zext' 'zext_ln142_199' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (1.55ns)   --->   "%icmp_ln899_102 = icmp ult i8 %tmp_V_1, %zext_ln142_199" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1326 'icmp' 'icmp_ln899_102' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_97)   --->   "%xor_ln899_102 = xor i1 %icmp_ln899_102, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1327 'xor' 'xor_ln899_102' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_97)   --->   "%zext_ln142_200 = zext i1 %xor_ln899_102 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1328 'zext' 'zext_ln142_200' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1329 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_462 = load i6* %threshs_m_thresholds_461, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1329 'load' 'threshs_m_thresholds_462' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln142_34 = sext i6 %threshs_m_thresholds_462 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1330 'sext' 'sext_ln142_34' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln142_201 = zext i7 %sext_ln142_34 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1331 'zext' 'zext_ln142_201' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1332 [1/1] (1.55ns)   --->   "%icmp_ln899_103 = icmp ult i8 %tmp_V_1, %zext_ln142_201" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1332 'icmp' 'icmp_ln899_103' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_100)   --->   "%xor_ln899_103 = xor i1 %icmp_ln899_103, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1333 'xor' 'xor_ln899_103' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_100)   --->   "%zext_ln142_202 = zext i1 %xor_ln899_103 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1334 'zext' 'zext_ln142_202' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1335 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_464 = load i6* %threshs_m_thresholds_463, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1335 'load' 'threshs_m_thresholds_464' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln142_35 = sext i6 %threshs_m_thresholds_464 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1336 'sext' 'sext_ln142_35' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln142_203 = zext i7 %sext_ln142_35 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1337 'zext' 'zext_ln142_203' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (1.55ns)   --->   "%icmp_ln899_104 = icmp ult i8 %tmp_V_1, %zext_ln142_203" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1338 'icmp' 'icmp_ln899_104' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_100)   --->   "%xor_ln899_104 = xor i1 %icmp_ln899_104, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1339 'xor' 'xor_ln899_104' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_100)   --->   "%zext_ln142_204 = zext i1 %xor_ln899_104 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1340 'zext' 'zext_ln142_204' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1341 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_466 = load i6* %threshs_m_thresholds_465, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1341 'load' 'threshs_m_thresholds_466' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln142_36 = sext i6 %threshs_m_thresholds_466 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1342 'sext' 'sext_ln142_36' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln142_205 = zext i7 %sext_ln142_36 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1343 'zext' 'zext_ln142_205' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (1.55ns)   --->   "%icmp_ln899_105 = icmp ult i8 %tmp_V_1, %zext_ln142_205" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1344 'icmp' 'icmp_ln899_105' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_101)   --->   "%xor_ln899_105 = xor i1 %icmp_ln899_105, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1345 'xor' 'xor_ln899_105' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_101)   --->   "%zext_ln142_206 = zext i1 %xor_ln899_105 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1346 'zext' 'zext_ln142_206' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1347 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_468 = load i6* %threshs_m_thresholds_467, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1347 'load' 'threshs_m_thresholds_468' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln142_37 = sext i6 %threshs_m_thresholds_468 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1348 'sext' 'sext_ln142_37' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln142_207 = zext i7 %sext_ln142_37 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1349 'zext' 'zext_ln142_207' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (1.55ns)   --->   "%icmp_ln899_106 = icmp ult i8 %tmp_V_1, %zext_ln142_207" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1350 'icmp' 'icmp_ln899_106' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_101)   --->   "%xor_ln899_106 = xor i1 %icmp_ln899_106, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1351 'xor' 'xor_ln899_106' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_101)   --->   "%zext_ln142_208 = zext i1 %xor_ln899_106 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1352 'zext' 'zext_ln142_208' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1353 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_470 = load i6* %threshs_m_thresholds_469, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1353 'load' 'threshs_m_thresholds_470' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln142_38 = sext i6 %threshs_m_thresholds_470 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1354 'sext' 'sext_ln142_38' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln142_209 = zext i7 %sext_ln142_38 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1355 'zext' 'zext_ln142_209' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (1.55ns)   --->   "%icmp_ln899_107 = icmp ult i8 %tmp_V_1, %zext_ln142_209" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1356 'icmp' 'icmp_ln899_107' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_103)   --->   "%xor_ln899_107 = xor i1 %icmp_ln899_107, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1357 'xor' 'xor_ln899_107' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_103)   --->   "%zext_ln142_210 = zext i1 %xor_ln899_107 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1358 'zext' 'zext_ln142_210' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1359 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_472 = load i6* %threshs_m_thresholds_471, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1359 'load' 'threshs_m_thresholds_472' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln142_39 = sext i6 %threshs_m_thresholds_472 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1360 'sext' 'sext_ln142_39' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln142_211 = zext i7 %sext_ln142_39 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1361 'zext' 'zext_ln142_211' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (1.55ns)   --->   "%icmp_ln899_108 = icmp ult i8 %tmp_V_1, %zext_ln142_211" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1362 'icmp' 'icmp_ln899_108' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_103)   --->   "%xor_ln899_108 = xor i1 %icmp_ln899_108, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1363 'xor' 'xor_ln899_108' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_103)   --->   "%zext_ln142_212 = zext i1 %xor_ln899_108 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1364 'zext' 'zext_ln142_212' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1365 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_474 = load i6* %threshs_m_thresholds_473, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1365 'load' 'threshs_m_thresholds_474' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln142_40 = sext i6 %threshs_m_thresholds_474 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1366 'sext' 'sext_ln142_40' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln142_213 = zext i7 %sext_ln142_40 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1367 'zext' 'zext_ln142_213' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (1.55ns)   --->   "%icmp_ln899_109 = icmp ult i8 %tmp_V_1, %zext_ln142_213" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1368 'icmp' 'icmp_ln899_109' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_104)   --->   "%xor_ln899_109 = xor i1 %icmp_ln899_109, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1369 'xor' 'xor_ln899_109' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_104)   --->   "%zext_ln142_214 = zext i1 %xor_ln899_109 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1370 'zext' 'zext_ln142_214' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1371 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_476 = load i6* %threshs_m_thresholds_475, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1371 'load' 'threshs_m_thresholds_476' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln142_41 = sext i6 %threshs_m_thresholds_476 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1372 'sext' 'sext_ln142_41' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln142_215 = zext i7 %sext_ln142_41 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1373 'zext' 'zext_ln142_215' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (1.55ns)   --->   "%icmp_ln899_110 = icmp ult i8 %tmp_V_1, %zext_ln142_215" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1374 'icmp' 'icmp_ln899_110' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_104)   --->   "%xor_ln899_110 = xor i1 %icmp_ln899_110, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1375 'xor' 'xor_ln899_110' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_104)   --->   "%zext_ln142_216 = zext i1 %xor_ln899_110 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1376 'zext' 'zext_ln142_216' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1377 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_478 = load i5* %threshs_m_thresholds_477, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1377 'load' 'threshs_m_thresholds_478' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln142_42 = sext i5 %threshs_m_thresholds_478 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1378 'sext' 'sext_ln142_42' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln142_217 = zext i7 %sext_ln142_42 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1379 'zext' 'zext_ln142_217' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (1.55ns)   --->   "%icmp_ln899_111 = icmp ult i8 %tmp_V_1, %zext_ln142_217" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1380 'icmp' 'icmp_ln899_111' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_108)   --->   "%xor_ln899_111 = xor i1 %icmp_ln899_111, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1381 'xor' 'xor_ln899_111' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_108)   --->   "%zext_ln142_218 = zext i1 %xor_ln899_111 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1382 'zext' 'zext_ln142_218' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1383 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_480 = load i5* %threshs_m_thresholds_479, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1383 'load' 'threshs_m_thresholds_480' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln142_43 = sext i5 %threshs_m_thresholds_480 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1384 'sext' 'sext_ln142_43' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln142_219 = zext i7 %sext_ln142_43 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1385 'zext' 'zext_ln142_219' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1386 [1/1] (1.55ns)   --->   "%icmp_ln899_112 = icmp ult i8 %tmp_V_1, %zext_ln142_219" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1386 'icmp' 'icmp_ln899_112' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_108)   --->   "%xor_ln899_112 = xor i1 %icmp_ln899_112, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1387 'xor' 'xor_ln899_112' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_108)   --->   "%zext_ln142_220 = zext i1 %xor_ln899_112 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1388 'zext' 'zext_ln142_220' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1389 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_482 = load i5* %threshs_m_thresholds_481, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1389 'load' 'threshs_m_thresholds_482' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln142_44 = sext i5 %threshs_m_thresholds_482 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1390 'sext' 'sext_ln142_44' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln142_221 = zext i7 %sext_ln142_44 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1391 'zext' 'zext_ln142_221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (1.55ns)   --->   "%icmp_ln899_113 = icmp ult i8 %tmp_V_1, %zext_ln142_221" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1392 'icmp' 'icmp_ln899_113' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_109)   --->   "%xor_ln899_113 = xor i1 %icmp_ln899_113, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1393 'xor' 'xor_ln899_113' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_109)   --->   "%zext_ln142_222 = zext i1 %xor_ln899_113 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1394 'zext' 'zext_ln142_222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1395 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_484 = load i5* %threshs_m_thresholds_483, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1395 'load' 'threshs_m_thresholds_484' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln142_45 = sext i5 %threshs_m_thresholds_484 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1396 'sext' 'sext_ln142_45' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln142_223 = zext i7 %sext_ln142_45 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1397 'zext' 'zext_ln142_223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (1.55ns)   --->   "%icmp_ln899_114 = icmp ult i8 %tmp_V_1, %zext_ln142_223" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1398 'icmp' 'icmp_ln899_114' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_109)   --->   "%xor_ln899_114 = xor i1 %icmp_ln899_114, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1399 'xor' 'xor_ln899_114' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_109)   --->   "%zext_ln142_224 = zext i1 %xor_ln899_114 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1400 'zext' 'zext_ln142_224' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1401 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_486 = load i5* %threshs_m_thresholds_485, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1401 'load' 'threshs_m_thresholds_486' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln142_46 = sext i5 %threshs_m_thresholds_486 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1402 'sext' 'sext_ln142_46' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln142_225 = zext i7 %sext_ln142_46 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1403 'zext' 'zext_ln142_225' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (1.55ns)   --->   "%icmp_ln899_115 = icmp ult i8 %tmp_V_1, %zext_ln142_225" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1404 'icmp' 'icmp_ln899_115' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_111)   --->   "%xor_ln899_115 = xor i1 %icmp_ln899_115, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1405 'xor' 'xor_ln899_115' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_111)   --->   "%zext_ln142_226 = zext i1 %xor_ln899_115 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1406 'zext' 'zext_ln142_226' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1407 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_488 = load i5* %threshs_m_thresholds_487, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1407 'load' 'threshs_m_thresholds_488' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln142_47 = sext i5 %threshs_m_thresholds_488 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1408 'sext' 'sext_ln142_47' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln142_227 = zext i7 %sext_ln142_47 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1409 'zext' 'zext_ln142_227' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (1.55ns)   --->   "%icmp_ln899_116 = icmp ult i8 %tmp_V_1, %zext_ln142_227" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1410 'icmp' 'icmp_ln899_116' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_111)   --->   "%xor_ln899_116 = xor i1 %icmp_ln899_116, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1411 'xor' 'xor_ln899_116' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_111)   --->   "%zext_ln142_228 = zext i1 %xor_ln899_116 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1412 'zext' 'zext_ln142_228' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1413 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_490 = load i5* %threshs_m_thresholds_489, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1413 'load' 'threshs_m_thresholds_490' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln142_48 = sext i5 %threshs_m_thresholds_490 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1414 'sext' 'sext_ln142_48' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln142_229 = zext i7 %sext_ln142_48 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1415 'zext' 'zext_ln142_229' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (1.55ns)   --->   "%icmp_ln899_117 = icmp ult i8 %tmp_V_1, %zext_ln142_229" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1416 'icmp' 'icmp_ln899_117' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_112)   --->   "%xor_ln899_117 = xor i1 %icmp_ln899_117, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1417 'xor' 'xor_ln899_117' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_112)   --->   "%zext_ln142_230 = zext i1 %xor_ln899_117 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1418 'zext' 'zext_ln142_230' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1419 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_492 = load i5* %threshs_m_thresholds_491, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1419 'load' 'threshs_m_thresholds_492' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln142_49 = sext i5 %threshs_m_thresholds_492 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1420 'sext' 'sext_ln142_49' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln142_231 = zext i7 %sext_ln142_49 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1421 'zext' 'zext_ln142_231' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (1.55ns)   --->   "%icmp_ln899_118 = icmp ult i8 %tmp_V_1, %zext_ln142_231" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1422 'icmp' 'icmp_ln899_118' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_112)   --->   "%xor_ln899_118 = xor i1 %icmp_ln899_118, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1423 'xor' 'xor_ln899_118' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_112)   --->   "%zext_ln142_232 = zext i1 %xor_ln899_118 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1424 'zext' 'zext_ln142_232' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1425 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_494 = load i4* %threshs_m_thresholds_493, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1425 'load' 'threshs_m_thresholds_494' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln142_50 = sext i4 %threshs_m_thresholds_494 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1426 'sext' 'sext_ln142_50' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln142_233 = zext i7 %sext_ln142_50 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1427 'zext' 'zext_ln142_233' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1428 [1/1] (1.55ns)   --->   "%icmp_ln899_119 = icmp ult i8 %tmp_V_1, %zext_ln142_233" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1428 'icmp' 'icmp_ln899_119' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_115)   --->   "%xor_ln899_119 = xor i1 %icmp_ln899_119, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1429 'xor' 'xor_ln899_119' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_115)   --->   "%zext_ln142_234 = zext i1 %xor_ln899_119 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1430 'zext' 'zext_ln142_234' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1431 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_496 = load i4* %threshs_m_thresholds_495, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1431 'load' 'threshs_m_thresholds_496' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln142_51 = sext i4 %threshs_m_thresholds_496 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1432 'sext' 'sext_ln142_51' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln142_235 = zext i7 %sext_ln142_51 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1433 'zext' 'zext_ln142_235' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1434 [1/1] (1.55ns)   --->   "%icmp_ln899_120 = icmp ult i8 %tmp_V_1, %zext_ln142_235" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1434 'icmp' 'icmp_ln899_120' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_115)   --->   "%xor_ln899_120 = xor i1 %icmp_ln899_120, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1435 'xor' 'xor_ln899_120' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_115)   --->   "%zext_ln142_236 = zext i1 %xor_ln899_120 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1436 'zext' 'zext_ln142_236' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1437 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_498 = load i4* %threshs_m_thresholds_497, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1437 'load' 'threshs_m_thresholds_498' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln142_52 = sext i4 %threshs_m_thresholds_498 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1438 'sext' 'sext_ln142_52' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln142_237 = zext i7 %sext_ln142_52 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1439 'zext' 'zext_ln142_237' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (1.55ns)   --->   "%icmp_ln899_121 = icmp ult i8 %tmp_V_1, %zext_ln142_237" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1440 'icmp' 'icmp_ln899_121' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_116)   --->   "%xor_ln899_121 = xor i1 %icmp_ln899_121, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1441 'xor' 'xor_ln899_121' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_116)   --->   "%zext_ln142_238 = zext i1 %xor_ln899_121 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1442 'zext' 'zext_ln142_238' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1443 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_500 = load i4* %threshs_m_thresholds_499, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1443 'load' 'threshs_m_thresholds_500' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln142_53 = sext i4 %threshs_m_thresholds_500 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1444 'sext' 'sext_ln142_53' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln142_239 = zext i7 %sext_ln142_53 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1445 'zext' 'zext_ln142_239' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1446 [1/1] (1.55ns)   --->   "%icmp_ln899_122 = icmp ult i8 %tmp_V_1, %zext_ln142_239" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1446 'icmp' 'icmp_ln899_122' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_116)   --->   "%xor_ln899_122 = xor i1 %icmp_ln899_122, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1447 'xor' 'xor_ln899_122' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_116)   --->   "%zext_ln142_240 = zext i1 %xor_ln899_122 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1448 'zext' 'zext_ln142_240' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1449 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_502 = load i3* %threshs_m_thresholds_501, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1449 'load' 'threshs_m_thresholds_502' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln142_54 = sext i3 %threshs_m_thresholds_502 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1450 'sext' 'sext_ln142_54' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln142_241 = zext i7 %sext_ln142_54 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1451 'zext' 'zext_ln142_241' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (1.55ns)   --->   "%icmp_ln899_123 = icmp ult i8 %tmp_V_1, %zext_ln142_241" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1452 'icmp' 'icmp_ln899_123' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_118)   --->   "%xor_ln899_123 = xor i1 %icmp_ln899_123, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1453 'xor' 'xor_ln899_123' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_118)   --->   "%zext_ln142_242 = zext i1 %xor_ln899_123 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1454 'zext' 'zext_ln142_242' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1455 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_504 = load i3* %threshs_m_thresholds_503, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1455 'load' 'threshs_m_thresholds_504' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln142_55 = sext i3 %threshs_m_thresholds_504 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1456 'sext' 'sext_ln142_55' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln142_243 = zext i7 %sext_ln142_55 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1457 'zext' 'zext_ln142_243' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1458 [1/1] (1.55ns)   --->   "%icmp_ln899_124 = icmp ult i8 %tmp_V_1, %zext_ln142_243" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1458 'icmp' 'icmp_ln899_124' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_118)   --->   "%xor_ln899_124 = xor i1 %icmp_ln899_124, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1459 'xor' 'xor_ln899_124' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_118)   --->   "%zext_ln142_244 = zext i1 %xor_ln899_124 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1460 'zext' 'zext_ln142_244' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1461 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_506 = load i2* %threshs_m_thresholds_505, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1461 'load' 'threshs_m_thresholds_506' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln142_56 = sext i2 %threshs_m_thresholds_506 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1462 'sext' 'sext_ln142_56' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln142_245 = zext i7 %sext_ln142_56 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1463 'zext' 'zext_ln142_245' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (1.55ns)   --->   "%icmp_ln899_125 = icmp ult i8 %tmp_V_1, %zext_ln142_245" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1464 'icmp' 'icmp_ln899_125' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_119)   --->   "%xor_ln899_125 = xor i1 %icmp_ln899_125, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1465 'xor' 'xor_ln899_125' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_119)   --->   "%zext_ln142_246 = zext i1 %xor_ln899_125 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1466 'zext' 'zext_ln142_246' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1467 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_508 = load i1* %threshs_m_thresholds_507, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1467 'load' 'threshs_m_thresholds_508' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_126)   --->   "%select_ln142_5 = select i1 %threshs_m_thresholds_508, i8 127, i8 0" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1468 'select' 'select_ln142_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln899_126 = icmp ult i8 %tmp_V_1, %select_ln142_5" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1469 'icmp' 'icmp_ln899_126' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_119)   --->   "%xor_ln899_126 = xor i1 %icmp_ln899_126, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1470 'xor' 'xor_ln899_126' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_119)   --->   "%zext_ln142_247 = zext i1 %xor_ln899_126 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1471 'zext' 'zext_ln142_247' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1472 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_510 = load i8* %threshs_m_thresholds_509, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1472 'load' 'threshs_m_thresholds_510' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1473 [1/1] (1.55ns)   --->   "%icmp_ln899_127 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_510" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1473 'icmp' 'icmp_ln899_127' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_126)   --->   "%xor_ln899_127 = xor i1 %icmp_ln899_127, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1474 'xor' 'xor_ln899_127' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_126)   --->   "%zext_ln142_248 = zext i1 %xor_ln899_127 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1475 'zext' 'zext_ln142_248' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1476 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_512 = load i8* %threshs_m_thresholds_511, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1476 'load' 'threshs_m_thresholds_512' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1477 [1/1] (1.55ns)   --->   "%icmp_ln899_128 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_512" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1477 'icmp' 'icmp_ln899_128' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_126)   --->   "%xor_ln899_128 = xor i1 %icmp_ln899_128, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1478 'xor' 'xor_ln899_128' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_126)   --->   "%zext_ln142_249 = zext i1 %xor_ln899_128 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1479 'zext' 'zext_ln142_249' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1480 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_514 = load i8* %threshs_m_thresholds_513, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1480 'load' 'threshs_m_thresholds_514' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1481 [1/1] (1.55ns)   --->   "%icmp_ln899_129 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_514" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1481 'icmp' 'icmp_ln899_129' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_127)   --->   "%xor_ln899_129 = xor i1 %icmp_ln899_129, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1482 'xor' 'xor_ln899_129' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_127)   --->   "%zext_ln142_250 = zext i1 %xor_ln899_129 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1483 'zext' 'zext_ln142_250' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1484 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_516 = load i8* %threshs_m_thresholds_515, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1484 'load' 'threshs_m_thresholds_516' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1485 [1/1] (1.55ns)   --->   "%icmp_ln899_130 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_516" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1485 'icmp' 'icmp_ln899_130' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_127)   --->   "%xor_ln899_130 = xor i1 %icmp_ln899_130, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1486 'xor' 'xor_ln899_130' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_127)   --->   "%zext_ln142_251 = zext i1 %xor_ln899_130 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1487 'zext' 'zext_ln142_251' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1488 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_518 = load i8* %threshs_m_thresholds_517, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1488 'load' 'threshs_m_thresholds_518' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1489 [1/1] (1.55ns)   --->   "%icmp_ln899_131 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_518" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1489 'icmp' 'icmp_ln899_131' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_129)   --->   "%xor_ln899_131 = xor i1 %icmp_ln899_131, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1490 'xor' 'xor_ln899_131' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_129)   --->   "%zext_ln142_252 = zext i1 %xor_ln899_131 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1491 'zext' 'zext_ln142_252' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1492 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_520 = load i8* %threshs_m_thresholds_519, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1492 'load' 'threshs_m_thresholds_520' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1493 [1/1] (1.55ns)   --->   "%icmp_ln899_132 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_520" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1493 'icmp' 'icmp_ln899_132' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_129)   --->   "%xor_ln899_132 = xor i1 %icmp_ln899_132, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1494 'xor' 'xor_ln899_132' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_129)   --->   "%zext_ln142_253 = zext i1 %xor_ln899_132 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1495 'zext' 'zext_ln142_253' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1496 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_522 = load i8* %threshs_m_thresholds_521, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1496 'load' 'threshs_m_thresholds_522' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1497 [1/1] (1.55ns)   --->   "%icmp_ln899_133 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_522" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1497 'icmp' 'icmp_ln899_133' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_130)   --->   "%xor_ln899_133 = xor i1 %icmp_ln899_133, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1498 'xor' 'xor_ln899_133' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_130)   --->   "%zext_ln142_254 = zext i1 %xor_ln899_133 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1499 'zext' 'zext_ln142_254' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1500 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_524 = load i8* %threshs_m_thresholds_523, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1500 'load' 'threshs_m_thresholds_524' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1501 [1/1] (1.55ns)   --->   "%icmp_ln899_134 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_524" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1501 'icmp' 'icmp_ln899_134' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_130)   --->   "%xor_ln899_134 = xor i1 %icmp_ln899_134, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1502 'xor' 'xor_ln899_134' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_130)   --->   "%zext_ln142_255 = zext i1 %xor_ln899_134 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1503 'zext' 'zext_ln142_255' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1504 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_526 = load i8* %threshs_m_thresholds_525, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1504 'load' 'threshs_m_thresholds_526' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1505 [1/1] (1.55ns)   --->   "%icmp_ln899_135 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_526" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1505 'icmp' 'icmp_ln899_135' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_133)   --->   "%xor_ln899_135 = xor i1 %icmp_ln899_135, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1506 'xor' 'xor_ln899_135' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_133)   --->   "%zext_ln142_256 = zext i1 %xor_ln899_135 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1507 'zext' 'zext_ln142_256' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1508 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_528 = load i8* %threshs_m_thresholds_527, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1508 'load' 'threshs_m_thresholds_528' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1509 [1/1] (1.55ns)   --->   "%icmp_ln899_136 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_528" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1509 'icmp' 'icmp_ln899_136' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_133)   --->   "%xor_ln899_136 = xor i1 %icmp_ln899_136, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1510 'xor' 'xor_ln899_136' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_133)   --->   "%zext_ln142_257 = zext i1 %xor_ln899_136 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1511 'zext' 'zext_ln142_257' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1512 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_530 = load i8* %threshs_m_thresholds_529, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1512 'load' 'threshs_m_thresholds_530' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1513 [1/1] (1.55ns)   --->   "%icmp_ln899_137 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_530" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1513 'icmp' 'icmp_ln899_137' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_134)   --->   "%xor_ln899_137 = xor i1 %icmp_ln899_137, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1514 'xor' 'xor_ln899_137' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_134)   --->   "%zext_ln142_258 = zext i1 %xor_ln899_137 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1515 'zext' 'zext_ln142_258' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1516 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_532 = load i8* %threshs_m_thresholds_531, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1516 'load' 'threshs_m_thresholds_532' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1517 [1/1] (1.55ns)   --->   "%icmp_ln899_138 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_532" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1517 'icmp' 'icmp_ln899_138' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_134)   --->   "%xor_ln899_138 = xor i1 %icmp_ln899_138, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1518 'xor' 'xor_ln899_138' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_134)   --->   "%zext_ln142_259 = zext i1 %xor_ln899_138 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1519 'zext' 'zext_ln142_259' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1520 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_534 = load i8* %threshs_m_thresholds_533, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1520 'load' 'threshs_m_thresholds_534' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1521 [1/1] (1.55ns)   --->   "%icmp_ln899_139 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_534" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1521 'icmp' 'icmp_ln899_139' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_136)   --->   "%xor_ln899_139 = xor i1 %icmp_ln899_139, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1522 'xor' 'xor_ln899_139' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_136)   --->   "%zext_ln142_260 = zext i1 %xor_ln899_139 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1523 'zext' 'zext_ln142_260' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1524 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_536 = load i8* %threshs_m_thresholds_535, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1524 'load' 'threshs_m_thresholds_536' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1525 [1/1] (1.55ns)   --->   "%icmp_ln899_140 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_536" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1525 'icmp' 'icmp_ln899_140' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_136)   --->   "%xor_ln899_140 = xor i1 %icmp_ln899_140, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1526 'xor' 'xor_ln899_140' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_136)   --->   "%zext_ln142_261 = zext i1 %xor_ln899_140 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1527 'zext' 'zext_ln142_261' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1528 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_538 = load i8* %threshs_m_thresholds_537, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1528 'load' 'threshs_m_thresholds_538' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1529 [1/1] (1.55ns)   --->   "%icmp_ln899_141 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_538" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1529 'icmp' 'icmp_ln899_141' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_137)   --->   "%xor_ln899_141 = xor i1 %icmp_ln899_141, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1530 'xor' 'xor_ln899_141' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_137)   --->   "%zext_ln142_262 = zext i1 %xor_ln899_141 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1531 'zext' 'zext_ln142_262' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1532 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_540 = load i8* %threshs_m_thresholds_539, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1532 'load' 'threshs_m_thresholds_540' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1533 [1/1] (1.55ns)   --->   "%icmp_ln899_142 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_540" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1533 'icmp' 'icmp_ln899_142' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_137)   --->   "%xor_ln899_142 = xor i1 %icmp_ln899_142, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1534 'xor' 'xor_ln899_142' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_137)   --->   "%zext_ln142_263 = zext i1 %xor_ln899_142 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1535 'zext' 'zext_ln142_263' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1536 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_542 = load i8* %threshs_m_thresholds_541, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1536 'load' 'threshs_m_thresholds_542' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1537 [1/1] (1.55ns)   --->   "%icmp_ln899_143 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_542" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1537 'icmp' 'icmp_ln899_143' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_141)   --->   "%xor_ln899_143 = xor i1 %icmp_ln899_143, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1538 'xor' 'xor_ln899_143' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_141)   --->   "%zext_ln142_264 = zext i1 %xor_ln899_143 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1539 'zext' 'zext_ln142_264' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1540 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_544 = load i8* %threshs_m_thresholds_543, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1540 'load' 'threshs_m_thresholds_544' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1541 [1/1] (1.55ns)   --->   "%icmp_ln899_144 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_544" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1541 'icmp' 'icmp_ln899_144' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_141)   --->   "%xor_ln899_144 = xor i1 %icmp_ln899_144, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1542 'xor' 'xor_ln899_144' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_141)   --->   "%zext_ln142_265 = zext i1 %xor_ln899_144 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1543 'zext' 'zext_ln142_265' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1544 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_546 = load i8* %threshs_m_thresholds_545, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1544 'load' 'threshs_m_thresholds_546' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1545 [1/1] (1.55ns)   --->   "%icmp_ln899_145 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_546" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1545 'icmp' 'icmp_ln899_145' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_142)   --->   "%xor_ln899_145 = xor i1 %icmp_ln899_145, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1546 'xor' 'xor_ln899_145' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_142)   --->   "%zext_ln142_266 = zext i1 %xor_ln899_145 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1547 'zext' 'zext_ln142_266' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1548 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_548 = load i8* %threshs_m_thresholds_547, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1548 'load' 'threshs_m_thresholds_548' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1549 [1/1] (1.55ns)   --->   "%icmp_ln899_146 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_548" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1549 'icmp' 'icmp_ln899_146' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_142)   --->   "%xor_ln899_146 = xor i1 %icmp_ln899_146, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1550 'xor' 'xor_ln899_146' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_142)   --->   "%zext_ln142_267 = zext i1 %xor_ln899_146 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1551 'zext' 'zext_ln142_267' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1552 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_550 = load i8* %threshs_m_thresholds_549, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1552 'load' 'threshs_m_thresholds_550' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1553 [1/1] (1.55ns)   --->   "%icmp_ln899_147 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_550" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1553 'icmp' 'icmp_ln899_147' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_144)   --->   "%xor_ln899_147 = xor i1 %icmp_ln899_147, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1554 'xor' 'xor_ln899_147' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_144)   --->   "%zext_ln142_268 = zext i1 %xor_ln899_147 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1555 'zext' 'zext_ln142_268' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1556 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_552 = load i8* %threshs_m_thresholds_551, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1556 'load' 'threshs_m_thresholds_552' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1557 [1/1] (1.55ns)   --->   "%icmp_ln899_148 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_552" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1557 'icmp' 'icmp_ln899_148' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_144)   --->   "%xor_ln899_148 = xor i1 %icmp_ln899_148, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1558 'xor' 'xor_ln899_148' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_144)   --->   "%zext_ln142_269 = zext i1 %xor_ln899_148 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1559 'zext' 'zext_ln142_269' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1560 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_554 = load i8* %threshs_m_thresholds_553, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1560 'load' 'threshs_m_thresholds_554' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1561 [1/1] (1.55ns)   --->   "%icmp_ln899_149 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_554" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1561 'icmp' 'icmp_ln899_149' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_145)   --->   "%xor_ln899_149 = xor i1 %icmp_ln899_149, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1562 'xor' 'xor_ln899_149' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_145)   --->   "%zext_ln142_270 = zext i1 %xor_ln899_149 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1563 'zext' 'zext_ln142_270' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1564 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_556 = load i8* %threshs_m_thresholds_555, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1564 'load' 'threshs_m_thresholds_556' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1565 [1/1] (1.55ns)   --->   "%icmp_ln899_150 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_556" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1565 'icmp' 'icmp_ln899_150' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_145)   --->   "%xor_ln899_150 = xor i1 %icmp_ln899_150, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1566 'xor' 'xor_ln899_150' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_145)   --->   "%zext_ln142_271 = zext i1 %xor_ln899_150 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1567 'zext' 'zext_ln142_271' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1568 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_558 = load i8* %threshs_m_thresholds_557, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1568 'load' 'threshs_m_thresholds_558' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1569 [1/1] (1.55ns)   --->   "%icmp_ln899_151 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_558" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1569 'icmp' 'icmp_ln899_151' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_148)   --->   "%xor_ln899_151 = xor i1 %icmp_ln899_151, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1570 'xor' 'xor_ln899_151' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_148)   --->   "%zext_ln142_272 = zext i1 %xor_ln899_151 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1571 'zext' 'zext_ln142_272' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1572 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_560 = load i8* %threshs_m_thresholds_559, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1572 'load' 'threshs_m_thresholds_560' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1573 [1/1] (1.55ns)   --->   "%icmp_ln899_152 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_560" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1573 'icmp' 'icmp_ln899_152' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_148)   --->   "%xor_ln899_152 = xor i1 %icmp_ln899_152, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1574 'xor' 'xor_ln899_152' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_148)   --->   "%zext_ln142_273 = zext i1 %xor_ln899_152 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1575 'zext' 'zext_ln142_273' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1576 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_562 = load i8* %threshs_m_thresholds_561, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1576 'load' 'threshs_m_thresholds_562' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1577 [1/1] (1.55ns)   --->   "%icmp_ln899_153 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_562" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1577 'icmp' 'icmp_ln899_153' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_149)   --->   "%xor_ln899_153 = xor i1 %icmp_ln899_153, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1578 'xor' 'xor_ln899_153' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_149)   --->   "%zext_ln142_274 = zext i1 %xor_ln899_153 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1579 'zext' 'zext_ln142_274' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1580 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_564 = load i8* %threshs_m_thresholds_563, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1580 'load' 'threshs_m_thresholds_564' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1581 [1/1] (1.55ns)   --->   "%icmp_ln899_154 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_564" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1581 'icmp' 'icmp_ln899_154' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_149)   --->   "%xor_ln899_154 = xor i1 %icmp_ln899_154, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1582 'xor' 'xor_ln899_154' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_149)   --->   "%zext_ln142_275 = zext i1 %xor_ln899_154 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1583 'zext' 'zext_ln142_275' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1584 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_566 = load i8* %threshs_m_thresholds_565, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1584 'load' 'threshs_m_thresholds_566' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1585 [1/1] (1.55ns)   --->   "%icmp_ln899_155 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_566" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1585 'icmp' 'icmp_ln899_155' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_151)   --->   "%xor_ln899_155 = xor i1 %icmp_ln899_155, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1586 'xor' 'xor_ln899_155' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_151)   --->   "%zext_ln142_276 = zext i1 %xor_ln899_155 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1587 'zext' 'zext_ln142_276' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1588 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_568 = load i8* %threshs_m_thresholds_567, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1588 'load' 'threshs_m_thresholds_568' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1589 [1/1] (1.55ns)   --->   "%icmp_ln899_156 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_568" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1589 'icmp' 'icmp_ln899_156' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_151)   --->   "%xor_ln899_156 = xor i1 %icmp_ln899_156, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1590 'xor' 'xor_ln899_156' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_151)   --->   "%zext_ln142_277 = zext i1 %xor_ln899_156 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1591 'zext' 'zext_ln142_277' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1592 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_570 = load i8* %threshs_m_thresholds_569, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1592 'load' 'threshs_m_thresholds_570' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1593 [1/1] (1.55ns)   --->   "%icmp_ln899_157 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_570" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1593 'icmp' 'icmp_ln899_157' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_152)   --->   "%xor_ln899_157 = xor i1 %icmp_ln899_157, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1594 'xor' 'xor_ln899_157' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_152)   --->   "%zext_ln142_278 = zext i1 %xor_ln899_157 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1595 'zext' 'zext_ln142_278' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1596 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_572 = load i8* %threshs_m_thresholds_571, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1596 'load' 'threshs_m_thresholds_572' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1597 [1/1] (1.55ns)   --->   "%icmp_ln899_158 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_572" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1597 'icmp' 'icmp_ln899_158' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_152)   --->   "%xor_ln899_158 = xor i1 %icmp_ln899_158, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1598 'xor' 'xor_ln899_158' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_152)   --->   "%zext_ln142_279 = zext i1 %xor_ln899_158 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1599 'zext' 'zext_ln142_279' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1600 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_574 = load i8* %threshs_m_thresholds_573, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1600 'load' 'threshs_m_thresholds_574' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1601 [1/1] (1.55ns)   --->   "%icmp_ln899_159 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_574" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1601 'icmp' 'icmp_ln899_159' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_157)   --->   "%xor_ln899_159 = xor i1 %icmp_ln899_159, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1602 'xor' 'xor_ln899_159' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_157)   --->   "%zext_ln142_280 = zext i1 %xor_ln899_159 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1603 'zext' 'zext_ln142_280' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1604 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_576 = load i8* %threshs_m_thresholds_575, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1604 'load' 'threshs_m_thresholds_576' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1605 [1/1] (1.55ns)   --->   "%icmp_ln899_160 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_576" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1605 'icmp' 'icmp_ln899_160' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_157)   --->   "%xor_ln899_160 = xor i1 %icmp_ln899_160, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1606 'xor' 'xor_ln899_160' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_157)   --->   "%zext_ln142_281 = zext i1 %xor_ln899_160 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1607 'zext' 'zext_ln142_281' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1608 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_578 = load i8* %threshs_m_thresholds_577, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1608 'load' 'threshs_m_thresholds_578' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1609 [1/1] (1.55ns)   --->   "%icmp_ln899_161 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_578" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1609 'icmp' 'icmp_ln899_161' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_158)   --->   "%xor_ln899_161 = xor i1 %icmp_ln899_161, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1610 'xor' 'xor_ln899_161' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_158)   --->   "%zext_ln142_282 = zext i1 %xor_ln899_161 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1611 'zext' 'zext_ln142_282' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1612 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_580 = load i8* %threshs_m_thresholds_579, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1612 'load' 'threshs_m_thresholds_580' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1613 [1/1] (1.55ns)   --->   "%icmp_ln899_162 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_580" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1613 'icmp' 'icmp_ln899_162' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_158)   --->   "%xor_ln899_162 = xor i1 %icmp_ln899_162, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1614 'xor' 'xor_ln899_162' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_158)   --->   "%zext_ln142_283 = zext i1 %xor_ln899_162 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1615 'zext' 'zext_ln142_283' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1616 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_582 = load i8* %threshs_m_thresholds_581, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1616 'load' 'threshs_m_thresholds_582' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1617 [1/1] (1.55ns)   --->   "%icmp_ln899_163 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_582" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1617 'icmp' 'icmp_ln899_163' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_160)   --->   "%xor_ln899_163 = xor i1 %icmp_ln899_163, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1618 'xor' 'xor_ln899_163' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_160)   --->   "%zext_ln142_284 = zext i1 %xor_ln899_163 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1619 'zext' 'zext_ln142_284' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1620 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_584 = load i8* %threshs_m_thresholds_583, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1620 'load' 'threshs_m_thresholds_584' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1621 [1/1] (1.55ns)   --->   "%icmp_ln899_164 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_584" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1621 'icmp' 'icmp_ln899_164' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_160)   --->   "%xor_ln899_164 = xor i1 %icmp_ln899_164, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1622 'xor' 'xor_ln899_164' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_160)   --->   "%zext_ln142_285 = zext i1 %xor_ln899_164 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1623 'zext' 'zext_ln142_285' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1624 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_586 = load i8* %threshs_m_thresholds_585, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1624 'load' 'threshs_m_thresholds_586' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1625 [1/1] (1.55ns)   --->   "%icmp_ln899_165 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_586" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1625 'icmp' 'icmp_ln899_165' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_161)   --->   "%xor_ln899_165 = xor i1 %icmp_ln899_165, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1626 'xor' 'xor_ln899_165' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_161)   --->   "%zext_ln142_286 = zext i1 %xor_ln899_165 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1627 'zext' 'zext_ln142_286' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1628 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_588 = load i8* %threshs_m_thresholds_587, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1628 'load' 'threshs_m_thresholds_588' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1629 [1/1] (1.55ns)   --->   "%icmp_ln899_166 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_588" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1629 'icmp' 'icmp_ln899_166' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_161)   --->   "%xor_ln899_166 = xor i1 %icmp_ln899_166, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1630 'xor' 'xor_ln899_166' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_161)   --->   "%zext_ln142_287 = zext i1 %xor_ln899_166 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1631 'zext' 'zext_ln142_287' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1632 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_590 = load i8* %threshs_m_thresholds_589, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1632 'load' 'threshs_m_thresholds_590' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1633 [1/1] (1.55ns)   --->   "%icmp_ln899_167 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_590" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1633 'icmp' 'icmp_ln899_167' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_164)   --->   "%xor_ln899_167 = xor i1 %icmp_ln899_167, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1634 'xor' 'xor_ln899_167' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_164)   --->   "%zext_ln142_288 = zext i1 %xor_ln899_167 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1635 'zext' 'zext_ln142_288' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1636 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_592 = load i8* %threshs_m_thresholds_591, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1636 'load' 'threshs_m_thresholds_592' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1637 [1/1] (1.55ns)   --->   "%icmp_ln899_168 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_592" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1637 'icmp' 'icmp_ln899_168' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_164)   --->   "%xor_ln899_168 = xor i1 %icmp_ln899_168, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1638 'xor' 'xor_ln899_168' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_164)   --->   "%zext_ln142_289 = zext i1 %xor_ln899_168 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1639 'zext' 'zext_ln142_289' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1640 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_594 = load i8* %threshs_m_thresholds_593, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1640 'load' 'threshs_m_thresholds_594' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1641 [1/1] (1.55ns)   --->   "%icmp_ln899_169 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_594" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1641 'icmp' 'icmp_ln899_169' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_165)   --->   "%xor_ln899_169 = xor i1 %icmp_ln899_169, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1642 'xor' 'xor_ln899_169' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_165)   --->   "%zext_ln142_290 = zext i1 %xor_ln899_169 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1643 'zext' 'zext_ln142_290' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1644 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_596 = load i8* %threshs_m_thresholds_595, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1644 'load' 'threshs_m_thresholds_596' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1645 [1/1] (1.55ns)   --->   "%icmp_ln899_170 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_596" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1645 'icmp' 'icmp_ln899_170' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_165)   --->   "%xor_ln899_170 = xor i1 %icmp_ln899_170, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1646 'xor' 'xor_ln899_170' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_165)   --->   "%zext_ln142_291 = zext i1 %xor_ln899_170 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1647 'zext' 'zext_ln142_291' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1648 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_598 = load i8* %threshs_m_thresholds_597, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1648 'load' 'threshs_m_thresholds_598' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1649 [1/1] (1.55ns)   --->   "%icmp_ln899_171 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_598" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1649 'icmp' 'icmp_ln899_171' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_167)   --->   "%xor_ln899_171 = xor i1 %icmp_ln899_171, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1650 'xor' 'xor_ln899_171' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_167)   --->   "%zext_ln142_292 = zext i1 %xor_ln899_171 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1651 'zext' 'zext_ln142_292' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1652 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_600 = load i8* %threshs_m_thresholds_599, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1652 'load' 'threshs_m_thresholds_600' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1653 [1/1] (1.55ns)   --->   "%icmp_ln899_172 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_600" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1653 'icmp' 'icmp_ln899_172' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_167)   --->   "%xor_ln899_172 = xor i1 %icmp_ln899_172, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1654 'xor' 'xor_ln899_172' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_167)   --->   "%zext_ln142_293 = zext i1 %xor_ln899_172 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1655 'zext' 'zext_ln142_293' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1656 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_602 = load i8* %threshs_m_thresholds_601, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1656 'load' 'threshs_m_thresholds_602' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1657 [1/1] (1.55ns)   --->   "%icmp_ln899_173 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_602" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1657 'icmp' 'icmp_ln899_173' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_168)   --->   "%xor_ln899_173 = xor i1 %icmp_ln899_173, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1658 'xor' 'xor_ln899_173' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_168)   --->   "%zext_ln142_294 = zext i1 %xor_ln899_173 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1659 'zext' 'zext_ln142_294' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1660 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_604 = load i8* %threshs_m_thresholds_603, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1660 'load' 'threshs_m_thresholds_604' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1661 [1/1] (1.55ns)   --->   "%icmp_ln899_174 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_604" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1661 'icmp' 'icmp_ln899_174' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_168)   --->   "%xor_ln899_174 = xor i1 %icmp_ln899_174, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1662 'xor' 'xor_ln899_174' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_168)   --->   "%zext_ln142_295 = zext i1 %xor_ln899_174 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1663 'zext' 'zext_ln142_295' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1664 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_606 = load i8* %threshs_m_thresholds_605, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1664 'load' 'threshs_m_thresholds_606' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1665 [1/1] (1.55ns)   --->   "%icmp_ln899_175 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_606" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1665 'icmp' 'icmp_ln899_175' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_172)   --->   "%xor_ln899_175 = xor i1 %icmp_ln899_175, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1666 'xor' 'xor_ln899_175' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_172)   --->   "%zext_ln142_296 = zext i1 %xor_ln899_175 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1667 'zext' 'zext_ln142_296' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1668 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_608 = load i8* %threshs_m_thresholds_607, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1668 'load' 'threshs_m_thresholds_608' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1669 [1/1] (1.55ns)   --->   "%icmp_ln899_176 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_608" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1669 'icmp' 'icmp_ln899_176' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_172)   --->   "%xor_ln899_176 = xor i1 %icmp_ln899_176, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1670 'xor' 'xor_ln899_176' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_172)   --->   "%zext_ln142_297 = zext i1 %xor_ln899_176 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1671 'zext' 'zext_ln142_297' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1672 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_610 = load i8* %threshs_m_thresholds_609, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1672 'load' 'threshs_m_thresholds_610' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1673 [1/1] (1.55ns)   --->   "%icmp_ln899_177 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_610" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1673 'icmp' 'icmp_ln899_177' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_173)   --->   "%xor_ln899_177 = xor i1 %icmp_ln899_177, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1674 'xor' 'xor_ln899_177' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_173)   --->   "%zext_ln142_298 = zext i1 %xor_ln899_177 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1675 'zext' 'zext_ln142_298' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1676 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_612 = load i8* %threshs_m_thresholds_611, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1676 'load' 'threshs_m_thresholds_612' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1677 [1/1] (1.55ns)   --->   "%icmp_ln899_178 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_612" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1677 'icmp' 'icmp_ln899_178' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_173)   --->   "%xor_ln899_178 = xor i1 %icmp_ln899_178, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1678 'xor' 'xor_ln899_178' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_173)   --->   "%zext_ln142_299 = zext i1 %xor_ln899_178 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1679 'zext' 'zext_ln142_299' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1680 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_614 = load i8* %threshs_m_thresholds_613, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1680 'load' 'threshs_m_thresholds_614' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1681 [1/1] (1.55ns)   --->   "%icmp_ln899_179 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_614" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1681 'icmp' 'icmp_ln899_179' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_175)   --->   "%xor_ln899_179 = xor i1 %icmp_ln899_179, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1682 'xor' 'xor_ln899_179' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_175)   --->   "%zext_ln142_300 = zext i1 %xor_ln899_179 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1683 'zext' 'zext_ln142_300' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1684 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_616 = load i8* %threshs_m_thresholds_615, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1684 'load' 'threshs_m_thresholds_616' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1685 [1/1] (1.55ns)   --->   "%icmp_ln899_180 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_616" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1685 'icmp' 'icmp_ln899_180' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_175)   --->   "%xor_ln899_180 = xor i1 %icmp_ln899_180, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1686 'xor' 'xor_ln899_180' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_175)   --->   "%zext_ln142_301 = zext i1 %xor_ln899_180 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1687 'zext' 'zext_ln142_301' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1688 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_618 = load i8* %threshs_m_thresholds_617, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1688 'load' 'threshs_m_thresholds_618' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1689 [1/1] (1.55ns)   --->   "%icmp_ln899_181 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_618" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1689 'icmp' 'icmp_ln899_181' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_176)   --->   "%xor_ln899_181 = xor i1 %icmp_ln899_181, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1690 'xor' 'xor_ln899_181' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_176)   --->   "%zext_ln142_302 = zext i1 %xor_ln899_181 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1691 'zext' 'zext_ln142_302' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1692 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_620 = load i8* %threshs_m_thresholds_619, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1692 'load' 'threshs_m_thresholds_620' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1693 [1/1] (1.55ns)   --->   "%icmp_ln899_182 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_620" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1693 'icmp' 'icmp_ln899_182' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_176)   --->   "%xor_ln899_182 = xor i1 %icmp_ln899_182, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1694 'xor' 'xor_ln899_182' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_176)   --->   "%zext_ln142_303 = zext i1 %xor_ln899_182 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1695 'zext' 'zext_ln142_303' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1696 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_622 = load i8* %threshs_m_thresholds_621, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1696 'load' 'threshs_m_thresholds_622' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1697 [1/1] (1.55ns)   --->   "%icmp_ln899_183 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_622" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1697 'icmp' 'icmp_ln899_183' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_179)   --->   "%xor_ln899_183 = xor i1 %icmp_ln899_183, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1698 'xor' 'xor_ln899_183' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_179)   --->   "%zext_ln142_304 = zext i1 %xor_ln899_183 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1699 'zext' 'zext_ln142_304' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1700 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_624 = load i8* %threshs_m_thresholds_623, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1700 'load' 'threshs_m_thresholds_624' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1701 [1/1] (1.55ns)   --->   "%icmp_ln899_184 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_624" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1701 'icmp' 'icmp_ln899_184' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_179)   --->   "%xor_ln899_184 = xor i1 %icmp_ln899_184, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1702 'xor' 'xor_ln899_184' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_179)   --->   "%zext_ln142_305 = zext i1 %xor_ln899_184 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1703 'zext' 'zext_ln142_305' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1704 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_626 = load i8* %threshs_m_thresholds_625, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1704 'load' 'threshs_m_thresholds_626' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1705 [1/1] (1.55ns)   --->   "%icmp_ln899_185 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_626" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1705 'icmp' 'icmp_ln899_185' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_180)   --->   "%xor_ln899_185 = xor i1 %icmp_ln899_185, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1706 'xor' 'xor_ln899_185' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_180)   --->   "%zext_ln142_306 = zext i1 %xor_ln899_185 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1707 'zext' 'zext_ln142_306' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1708 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_628 = load i8* %threshs_m_thresholds_627, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1708 'load' 'threshs_m_thresholds_628' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1709 [1/1] (1.55ns)   --->   "%icmp_ln899_186 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_628" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1709 'icmp' 'icmp_ln899_186' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_180)   --->   "%xor_ln899_186 = xor i1 %icmp_ln899_186, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1710 'xor' 'xor_ln899_186' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_180)   --->   "%zext_ln142_307 = zext i1 %xor_ln899_186 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1711 'zext' 'zext_ln142_307' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1712 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_630 = load i8* %threshs_m_thresholds_629, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1712 'load' 'threshs_m_thresholds_630' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1713 [1/1] (1.55ns)   --->   "%icmp_ln899_187 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_630" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1713 'icmp' 'icmp_ln899_187' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_182)   --->   "%xor_ln899_187 = xor i1 %icmp_ln899_187, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1714 'xor' 'xor_ln899_187' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_182)   --->   "%zext_ln142_308 = zext i1 %xor_ln899_187 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1715 'zext' 'zext_ln142_308' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1716 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_632 = load i8* %threshs_m_thresholds_631, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1716 'load' 'threshs_m_thresholds_632' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1717 [1/1] (1.55ns)   --->   "%icmp_ln899_188 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_632" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1717 'icmp' 'icmp_ln899_188' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_182)   --->   "%xor_ln899_188 = xor i1 %icmp_ln899_188, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1718 'xor' 'xor_ln899_188' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_182)   --->   "%zext_ln142_309 = zext i1 %xor_ln899_188 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1719 'zext' 'zext_ln142_309' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1720 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_634 = load i8* %threshs_m_thresholds_633, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1720 'load' 'threshs_m_thresholds_634' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1721 [1/1] (1.55ns)   --->   "%icmp_ln899_189 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_634" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1721 'icmp' 'icmp_ln899_189' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_183)   --->   "%xor_ln899_189 = xor i1 %icmp_ln899_189, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1722 'xor' 'xor_ln899_189' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_183)   --->   "%zext_ln142_310 = zext i1 %xor_ln899_189 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1723 'zext' 'zext_ln142_310' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1724 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_636 = load i8* %threshs_m_thresholds_635, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1724 'load' 'threshs_m_thresholds_636' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1725 [1/1] (1.55ns)   --->   "%icmp_ln899_190 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_636" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1725 'icmp' 'icmp_ln899_190' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_183)   --->   "%xor_ln899_190 = xor i1 %icmp_ln899_190, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1726 'xor' 'xor_ln899_190' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_183)   --->   "%zext_ln142_311 = zext i1 %xor_ln899_190 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1727 'zext' 'zext_ln142_311' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1728 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_638 = load i8* %threshs_m_thresholds_637, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1728 'load' 'threshs_m_thresholds_638' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1729 [1/1] (1.55ns)   --->   "%icmp_ln899_191 = icmp ult i8 %tmp_V_1, %threshs_m_thresholds_638" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1729 'icmp' 'icmp_ln899_191' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_189)   --->   "%xor_ln899_191 = xor i1 %icmp_ln899_191, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1730 'xor' 'xor_ln899_191' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_189)   --->   "%zext_ln142_312 = zext i1 %xor_ln899_191 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1731 'zext' 'zext_ln142_312' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1732 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_640 = load i7* %threshs_m_thresholds_639, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1732 'load' 'threshs_m_thresholds_640' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln142_57 = sext i7 %threshs_m_thresholds_640 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1733 'sext' 'sext_ln142_57' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (1.55ns)   --->   "%icmp_ln899_192 = icmp ult i8 %tmp_V_1, %sext_ln142_57" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1734 'icmp' 'icmp_ln899_192' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_189)   --->   "%xor_ln899_192 = xor i1 %icmp_ln899_192, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1735 'xor' 'xor_ln899_192' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_189)   --->   "%zext_ln142_313 = zext i1 %xor_ln899_192 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1736 'zext' 'zext_ln142_313' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1737 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_642 = load i7* %threshs_m_thresholds_641, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1737 'load' 'threshs_m_thresholds_642' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln142_58 = sext i7 %threshs_m_thresholds_642 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1738 'sext' 'sext_ln142_58' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1739 [1/1] (1.55ns)   --->   "%icmp_ln899_193 = icmp ult i8 %tmp_V_1, %sext_ln142_58" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1739 'icmp' 'icmp_ln899_193' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_190)   --->   "%xor_ln899_193 = xor i1 %icmp_ln899_193, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1740 'xor' 'xor_ln899_193' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_190)   --->   "%zext_ln142_314 = zext i1 %xor_ln899_193 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1741 'zext' 'zext_ln142_314' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1742 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_644 = load i7* %threshs_m_thresholds_643, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1742 'load' 'threshs_m_thresholds_644' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln142_59 = sext i7 %threshs_m_thresholds_644 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1743 'sext' 'sext_ln142_59' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (1.55ns)   --->   "%icmp_ln899_194 = icmp ult i8 %tmp_V_1, %sext_ln142_59" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1744 'icmp' 'icmp_ln899_194' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_190)   --->   "%xor_ln899_194 = xor i1 %icmp_ln899_194, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1745 'xor' 'xor_ln899_194' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_190)   --->   "%zext_ln142_315 = zext i1 %xor_ln899_194 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1746 'zext' 'zext_ln142_315' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1747 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_646 = load i7* %threshs_m_thresholds_645, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1747 'load' 'threshs_m_thresholds_646' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln142_60 = sext i7 %threshs_m_thresholds_646 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1748 'sext' 'sext_ln142_60' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (1.55ns)   --->   "%icmp_ln899_195 = icmp ult i8 %tmp_V_1, %sext_ln142_60" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1749 'icmp' 'icmp_ln899_195' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_192)   --->   "%xor_ln899_195 = xor i1 %icmp_ln899_195, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1750 'xor' 'xor_ln899_195' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_192)   --->   "%zext_ln142_316 = zext i1 %xor_ln899_195 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1751 'zext' 'zext_ln142_316' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1752 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_648 = load i7* %threshs_m_thresholds_647, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1752 'load' 'threshs_m_thresholds_648' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln142_61 = sext i7 %threshs_m_thresholds_648 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1753 'sext' 'sext_ln142_61' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (1.55ns)   --->   "%icmp_ln899_196 = icmp ult i8 %tmp_V_1, %sext_ln142_61" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1754 'icmp' 'icmp_ln899_196' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_192)   --->   "%xor_ln899_196 = xor i1 %icmp_ln899_196, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1755 'xor' 'xor_ln899_196' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_192)   --->   "%zext_ln142_317 = zext i1 %xor_ln899_196 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1756 'zext' 'zext_ln142_317' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1757 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_650 = load i7* %threshs_m_thresholds_649, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1757 'load' 'threshs_m_thresholds_650' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln142_62 = sext i7 %threshs_m_thresholds_650 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1758 'sext' 'sext_ln142_62' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1759 [1/1] (1.55ns)   --->   "%icmp_ln899_197 = icmp ult i8 %tmp_V_1, %sext_ln142_62" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1759 'icmp' 'icmp_ln899_197' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_193)   --->   "%xor_ln899_197 = xor i1 %icmp_ln899_197, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1760 'xor' 'xor_ln899_197' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_193)   --->   "%zext_ln142_318 = zext i1 %xor_ln899_197 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1761 'zext' 'zext_ln142_318' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1762 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_652 = load i7* %threshs_m_thresholds_651, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1762 'load' 'threshs_m_thresholds_652' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln142_63 = sext i7 %threshs_m_thresholds_652 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1763 'sext' 'sext_ln142_63' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (1.55ns)   --->   "%icmp_ln899_198 = icmp ult i8 %tmp_V_1, %sext_ln142_63" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1764 'icmp' 'icmp_ln899_198' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_193)   --->   "%xor_ln899_198 = xor i1 %icmp_ln899_198, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1765 'xor' 'xor_ln899_198' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_193)   --->   "%zext_ln142_319 = zext i1 %xor_ln899_198 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1766 'zext' 'zext_ln142_319' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1767 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_654 = load i7* %threshs_m_thresholds_653, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1767 'load' 'threshs_m_thresholds_654' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln142_64 = sext i7 %threshs_m_thresholds_654 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1768 'sext' 'sext_ln142_64' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (1.55ns)   --->   "%icmp_ln899_199 = icmp ult i8 %tmp_V_1, %sext_ln142_64" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1769 'icmp' 'icmp_ln899_199' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_196)   --->   "%xor_ln899_199 = xor i1 %icmp_ln899_199, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1770 'xor' 'xor_ln899_199' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_196)   --->   "%zext_ln142_320 = zext i1 %xor_ln899_199 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1771 'zext' 'zext_ln142_320' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1772 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_656 = load i7* %threshs_m_thresholds_655, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1772 'load' 'threshs_m_thresholds_656' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln142_65 = sext i7 %threshs_m_thresholds_656 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1773 'sext' 'sext_ln142_65' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (1.55ns)   --->   "%icmp_ln899_200 = icmp ult i8 %tmp_V_1, %sext_ln142_65" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1774 'icmp' 'icmp_ln899_200' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_196)   --->   "%xor_ln899_200 = xor i1 %icmp_ln899_200, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1775 'xor' 'xor_ln899_200' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_196)   --->   "%zext_ln142_321 = zext i1 %xor_ln899_200 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1776 'zext' 'zext_ln142_321' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1777 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_658 = load i7* %threshs_m_thresholds_657, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1777 'load' 'threshs_m_thresholds_658' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln142_66 = sext i7 %threshs_m_thresholds_658 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1778 'sext' 'sext_ln142_66' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1779 [1/1] (1.55ns)   --->   "%icmp_ln899_201 = icmp ult i8 %tmp_V_1, %sext_ln142_66" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1779 'icmp' 'icmp_ln899_201' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_197)   --->   "%xor_ln899_201 = xor i1 %icmp_ln899_201, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1780 'xor' 'xor_ln899_201' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_197)   --->   "%zext_ln142_322 = zext i1 %xor_ln899_201 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1781 'zext' 'zext_ln142_322' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1782 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_660 = load i7* %threshs_m_thresholds_659, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1782 'load' 'threshs_m_thresholds_660' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln142_67 = sext i7 %threshs_m_thresholds_660 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1783 'sext' 'sext_ln142_67' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1784 [1/1] (1.55ns)   --->   "%icmp_ln899_202 = icmp ult i8 %tmp_V_1, %sext_ln142_67" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1784 'icmp' 'icmp_ln899_202' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_197)   --->   "%xor_ln899_202 = xor i1 %icmp_ln899_202, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1785 'xor' 'xor_ln899_202' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_197)   --->   "%zext_ln142_323 = zext i1 %xor_ln899_202 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1786 'zext' 'zext_ln142_323' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1787 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_662 = load i7* %threshs_m_thresholds_661, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1787 'load' 'threshs_m_thresholds_662' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln142_68 = sext i7 %threshs_m_thresholds_662 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1788 'sext' 'sext_ln142_68' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (1.55ns)   --->   "%icmp_ln899_203 = icmp ult i8 %tmp_V_1, %sext_ln142_68" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1789 'icmp' 'icmp_ln899_203' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_199)   --->   "%xor_ln899_203 = xor i1 %icmp_ln899_203, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1790 'xor' 'xor_ln899_203' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_199)   --->   "%zext_ln142_324 = zext i1 %xor_ln899_203 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1791 'zext' 'zext_ln142_324' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1792 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_664 = load i7* %threshs_m_thresholds_663, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1792 'load' 'threshs_m_thresholds_664' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln142_69 = sext i7 %threshs_m_thresholds_664 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1793 'sext' 'sext_ln142_69' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1794 [1/1] (1.55ns)   --->   "%icmp_ln899_204 = icmp ult i8 %tmp_V_1, %sext_ln142_69" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1794 'icmp' 'icmp_ln899_204' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_199)   --->   "%xor_ln899_204 = xor i1 %icmp_ln899_204, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1795 'xor' 'xor_ln899_204' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_199)   --->   "%zext_ln142_325 = zext i1 %xor_ln899_204 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1796 'zext' 'zext_ln142_325' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1797 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_666 = load i7* %threshs_m_thresholds_665, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1797 'load' 'threshs_m_thresholds_666' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln142_70 = sext i7 %threshs_m_thresholds_666 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1798 'sext' 'sext_ln142_70' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1799 [1/1] (1.55ns)   --->   "%icmp_ln899_205 = icmp ult i8 %tmp_V_1, %sext_ln142_70" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1799 'icmp' 'icmp_ln899_205' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_200)   --->   "%xor_ln899_205 = xor i1 %icmp_ln899_205, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1800 'xor' 'xor_ln899_205' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_200)   --->   "%zext_ln142_326 = zext i1 %xor_ln899_205 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1801 'zext' 'zext_ln142_326' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1802 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_668 = load i7* %threshs_m_thresholds_667, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1802 'load' 'threshs_m_thresholds_668' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln142_71 = sext i7 %threshs_m_thresholds_668 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1803 'sext' 'sext_ln142_71' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1804 [1/1] (1.55ns)   --->   "%icmp_ln899_206 = icmp ult i8 %tmp_V_1, %sext_ln142_71" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1804 'icmp' 'icmp_ln899_206' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_200)   --->   "%xor_ln899_206 = xor i1 %icmp_ln899_206, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1805 'xor' 'xor_ln899_206' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_200)   --->   "%zext_ln142_327 = zext i1 %xor_ln899_206 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1806 'zext' 'zext_ln142_327' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1807 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_670 = load i7* %threshs_m_thresholds_669, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1807 'load' 'threshs_m_thresholds_670' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln142_72 = sext i7 %threshs_m_thresholds_670 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1808 'sext' 'sext_ln142_72' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (1.55ns)   --->   "%icmp_ln899_207 = icmp ult i8 %tmp_V_1, %sext_ln142_72" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1809 'icmp' 'icmp_ln899_207' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_204)   --->   "%xor_ln899_207 = xor i1 %icmp_ln899_207, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1810 'xor' 'xor_ln899_207' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_204)   --->   "%zext_ln142_328 = zext i1 %xor_ln899_207 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1811 'zext' 'zext_ln142_328' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1812 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_672 = load i7* %threshs_m_thresholds_671, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1812 'load' 'threshs_m_thresholds_672' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln142_73 = sext i7 %threshs_m_thresholds_672 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1813 'sext' 'sext_ln142_73' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (1.55ns)   --->   "%icmp_ln899_208 = icmp ult i8 %tmp_V_1, %sext_ln142_73" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1814 'icmp' 'icmp_ln899_208' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_204)   --->   "%xor_ln899_208 = xor i1 %icmp_ln899_208, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1815 'xor' 'xor_ln899_208' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_204)   --->   "%zext_ln142_329 = zext i1 %xor_ln899_208 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1816 'zext' 'zext_ln142_329' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1817 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_674 = load i7* %threshs_m_thresholds_673, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1817 'load' 'threshs_m_thresholds_674' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln142_74 = sext i7 %threshs_m_thresholds_674 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1818 'sext' 'sext_ln142_74' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (1.55ns)   --->   "%icmp_ln899_209 = icmp ult i8 %tmp_V_1, %sext_ln142_74" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1819 'icmp' 'icmp_ln899_209' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_205)   --->   "%xor_ln899_209 = xor i1 %icmp_ln899_209, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1820 'xor' 'xor_ln899_209' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_205)   --->   "%zext_ln142_330 = zext i1 %xor_ln899_209 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1821 'zext' 'zext_ln142_330' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1822 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_676 = load i7* %threshs_m_thresholds_675, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1822 'load' 'threshs_m_thresholds_676' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln142_75 = sext i7 %threshs_m_thresholds_676 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1823 'sext' 'sext_ln142_75' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1824 [1/1] (1.55ns)   --->   "%icmp_ln899_210 = icmp ult i8 %tmp_V_1, %sext_ln142_75" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1824 'icmp' 'icmp_ln899_210' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_205)   --->   "%xor_ln899_210 = xor i1 %icmp_ln899_210, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1825 'xor' 'xor_ln899_210' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_205)   --->   "%zext_ln142_331 = zext i1 %xor_ln899_210 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1826 'zext' 'zext_ln142_331' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1827 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_678 = load i7* %threshs_m_thresholds_677, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1827 'load' 'threshs_m_thresholds_678' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln142_76 = sext i7 %threshs_m_thresholds_678 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1828 'sext' 'sext_ln142_76' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1829 [1/1] (1.55ns)   --->   "%icmp_ln899_211 = icmp ult i8 %tmp_V_1, %sext_ln142_76" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1829 'icmp' 'icmp_ln899_211' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_207)   --->   "%xor_ln899_211 = xor i1 %icmp_ln899_211, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1830 'xor' 'xor_ln899_211' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_207)   --->   "%zext_ln142_332 = zext i1 %xor_ln899_211 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1831 'zext' 'zext_ln142_332' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1832 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_680 = load i7* %threshs_m_thresholds_679, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1832 'load' 'threshs_m_thresholds_680' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln142_77 = sext i7 %threshs_m_thresholds_680 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1833 'sext' 'sext_ln142_77' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (1.55ns)   --->   "%icmp_ln899_212 = icmp ult i8 %tmp_V_1, %sext_ln142_77" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1834 'icmp' 'icmp_ln899_212' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_207)   --->   "%xor_ln899_212 = xor i1 %icmp_ln899_212, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1835 'xor' 'xor_ln899_212' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_207)   --->   "%zext_ln142_333 = zext i1 %xor_ln899_212 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1836 'zext' 'zext_ln142_333' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1837 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_682 = load i7* %threshs_m_thresholds_681, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1837 'load' 'threshs_m_thresholds_682' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln142_78 = sext i7 %threshs_m_thresholds_682 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1838 'sext' 'sext_ln142_78' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1839 [1/1] (1.55ns)   --->   "%icmp_ln899_213 = icmp ult i8 %tmp_V_1, %sext_ln142_78" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1839 'icmp' 'icmp_ln899_213' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_208)   --->   "%xor_ln899_213 = xor i1 %icmp_ln899_213, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1840 'xor' 'xor_ln899_213' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_208)   --->   "%zext_ln142_334 = zext i1 %xor_ln899_213 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1841 'zext' 'zext_ln142_334' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1842 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_684 = load i7* %threshs_m_thresholds_683, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1842 'load' 'threshs_m_thresholds_684' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln142_79 = sext i7 %threshs_m_thresholds_684 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1843 'sext' 'sext_ln142_79' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (1.55ns)   --->   "%icmp_ln899_214 = icmp ult i8 %tmp_V_1, %sext_ln142_79" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1844 'icmp' 'icmp_ln899_214' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_208)   --->   "%xor_ln899_214 = xor i1 %icmp_ln899_214, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1845 'xor' 'xor_ln899_214' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_208)   --->   "%zext_ln142_335 = zext i1 %xor_ln899_214 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1846 'zext' 'zext_ln142_335' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1847 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_686 = load i7* %threshs_m_thresholds_685, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1847 'load' 'threshs_m_thresholds_686' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln142_80 = sext i7 %threshs_m_thresholds_686 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1848 'sext' 'sext_ln142_80' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (1.55ns)   --->   "%icmp_ln899_215 = icmp ult i8 %tmp_V_1, %sext_ln142_80" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1849 'icmp' 'icmp_ln899_215' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_211)   --->   "%xor_ln899_215 = xor i1 %icmp_ln899_215, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1850 'xor' 'xor_ln899_215' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_211)   --->   "%zext_ln142_336 = zext i1 %xor_ln899_215 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1851 'zext' 'zext_ln142_336' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1852 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_688 = load i7* %threshs_m_thresholds_687, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1852 'load' 'threshs_m_thresholds_688' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln142_81 = sext i7 %threshs_m_thresholds_688 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1853 'sext' 'sext_ln142_81' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1854 [1/1] (1.55ns)   --->   "%icmp_ln899_216 = icmp ult i8 %tmp_V_1, %sext_ln142_81" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1854 'icmp' 'icmp_ln899_216' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_211)   --->   "%xor_ln899_216 = xor i1 %icmp_ln899_216, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1855 'xor' 'xor_ln899_216' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_211)   --->   "%zext_ln142_337 = zext i1 %xor_ln899_216 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1856 'zext' 'zext_ln142_337' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1857 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_690 = load i7* %threshs_m_thresholds_689, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1857 'load' 'threshs_m_thresholds_690' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln142_82 = sext i7 %threshs_m_thresholds_690 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1858 'sext' 'sext_ln142_82' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (1.55ns)   --->   "%icmp_ln899_217 = icmp ult i8 %tmp_V_1, %sext_ln142_82" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1859 'icmp' 'icmp_ln899_217' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_212)   --->   "%xor_ln899_217 = xor i1 %icmp_ln899_217, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1860 'xor' 'xor_ln899_217' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_212)   --->   "%zext_ln142_338 = zext i1 %xor_ln899_217 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1861 'zext' 'zext_ln142_338' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1862 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_692 = load i7* %threshs_m_thresholds_691, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1862 'load' 'threshs_m_thresholds_692' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln142_83 = sext i7 %threshs_m_thresholds_692 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1863 'sext' 'sext_ln142_83' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1864 [1/1] (1.55ns)   --->   "%icmp_ln899_218 = icmp ult i8 %tmp_V_1, %sext_ln142_83" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1864 'icmp' 'icmp_ln899_218' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_212)   --->   "%xor_ln899_218 = xor i1 %icmp_ln899_218, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1865 'xor' 'xor_ln899_218' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_212)   --->   "%zext_ln142_339 = zext i1 %xor_ln899_218 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1866 'zext' 'zext_ln142_339' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1867 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_694 = load i7* %threshs_m_thresholds_693, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1867 'load' 'threshs_m_thresholds_694' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln142_84 = sext i7 %threshs_m_thresholds_694 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1868 'sext' 'sext_ln142_84' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1869 [1/1] (1.55ns)   --->   "%icmp_ln899_219 = icmp ult i8 %tmp_V_1, %sext_ln142_84" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1869 'icmp' 'icmp_ln899_219' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_214)   --->   "%xor_ln899_219 = xor i1 %icmp_ln899_219, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1870 'xor' 'xor_ln899_219' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_214)   --->   "%zext_ln142_340 = zext i1 %xor_ln899_219 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1871 'zext' 'zext_ln142_340' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1872 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_696 = load i7* %threshs_m_thresholds_695, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1872 'load' 'threshs_m_thresholds_696' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln142_85 = sext i7 %threshs_m_thresholds_696 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1873 'sext' 'sext_ln142_85' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (1.55ns)   --->   "%icmp_ln899_220 = icmp ult i8 %tmp_V_1, %sext_ln142_85" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1874 'icmp' 'icmp_ln899_220' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_214)   --->   "%xor_ln899_220 = xor i1 %icmp_ln899_220, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1875 'xor' 'xor_ln899_220' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_214)   --->   "%zext_ln142_341 = zext i1 %xor_ln899_220 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1876 'zext' 'zext_ln142_341' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1877 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_698 = load i7* %threshs_m_thresholds_697, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1877 'load' 'threshs_m_thresholds_698' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln142_86 = sext i7 %threshs_m_thresholds_698 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1878 'sext' 'sext_ln142_86' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (1.55ns)   --->   "%icmp_ln899_221 = icmp ult i8 %tmp_V_1, %sext_ln142_86" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1879 'icmp' 'icmp_ln899_221' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_215)   --->   "%xor_ln899_221 = xor i1 %icmp_ln899_221, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1880 'xor' 'xor_ln899_221' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_215)   --->   "%zext_ln142_342 = zext i1 %xor_ln899_221 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1881 'zext' 'zext_ln142_342' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1882 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_700 = load i7* %threshs_m_thresholds_699, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1882 'load' 'threshs_m_thresholds_700' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln142_87 = sext i7 %threshs_m_thresholds_700 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1883 'sext' 'sext_ln142_87' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1884 [1/1] (1.55ns)   --->   "%icmp_ln899_222 = icmp ult i8 %tmp_V_1, %sext_ln142_87" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1884 'icmp' 'icmp_ln899_222' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_215)   --->   "%xor_ln899_222 = xor i1 %icmp_ln899_222, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1885 'xor' 'xor_ln899_222' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_215)   --->   "%zext_ln142_343 = zext i1 %xor_ln899_222 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1886 'zext' 'zext_ln142_343' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1887 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_702 = load i7* %threshs_m_thresholds_701, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1887 'load' 'threshs_m_thresholds_702' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln142_88 = sext i7 %threshs_m_thresholds_702 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1888 'sext' 'sext_ln142_88' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1889 [1/1] (1.55ns)   --->   "%icmp_ln899_223 = icmp ult i8 %tmp_V_1, %sext_ln142_88" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1889 'icmp' 'icmp_ln899_223' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_220)   --->   "%xor_ln899_223 = xor i1 %icmp_ln899_223, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1890 'xor' 'xor_ln899_223' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_220)   --->   "%zext_ln142_344 = zext i1 %xor_ln899_223 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1891 'zext' 'zext_ln142_344' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1892 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_704 = load i6* %threshs_m_thresholds_703, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1892 'load' 'threshs_m_thresholds_704' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln142_89 = sext i6 %threshs_m_thresholds_704 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1893 'sext' 'sext_ln142_89' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (1.55ns)   --->   "%icmp_ln899_224 = icmp ult i8 %tmp_V_1, %sext_ln142_89" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1894 'icmp' 'icmp_ln899_224' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_220)   --->   "%xor_ln899_224 = xor i1 %icmp_ln899_224, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1895 'xor' 'xor_ln899_224' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_220)   --->   "%zext_ln142_345 = zext i1 %xor_ln899_224 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1896 'zext' 'zext_ln142_345' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1897 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_706 = load i6* %threshs_m_thresholds_705, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1897 'load' 'threshs_m_thresholds_706' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln142_90 = sext i6 %threshs_m_thresholds_706 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1898 'sext' 'sext_ln142_90' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (1.55ns)   --->   "%icmp_ln899_225 = icmp ult i8 %tmp_V_1, %sext_ln142_90" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1899 'icmp' 'icmp_ln899_225' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_221)   --->   "%xor_ln899_225 = xor i1 %icmp_ln899_225, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1900 'xor' 'xor_ln899_225' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_221)   --->   "%zext_ln142_346 = zext i1 %xor_ln899_225 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1901 'zext' 'zext_ln142_346' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1902 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_708 = load i6* %threshs_m_thresholds_707, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1902 'load' 'threshs_m_thresholds_708' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln142_91 = sext i6 %threshs_m_thresholds_708 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1903 'sext' 'sext_ln142_91' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1904 [1/1] (1.55ns)   --->   "%icmp_ln899_226 = icmp ult i8 %tmp_V_1, %sext_ln142_91" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1904 'icmp' 'icmp_ln899_226' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_221)   --->   "%xor_ln899_226 = xor i1 %icmp_ln899_226, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1905 'xor' 'xor_ln899_226' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_221)   --->   "%zext_ln142_347 = zext i1 %xor_ln899_226 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1906 'zext' 'zext_ln142_347' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1907 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_710 = load i6* %threshs_m_thresholds_709, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1907 'load' 'threshs_m_thresholds_710' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln142_92 = sext i6 %threshs_m_thresholds_710 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1908 'sext' 'sext_ln142_92' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1909 [1/1] (1.55ns)   --->   "%icmp_ln899_227 = icmp ult i8 %tmp_V_1, %sext_ln142_92" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1909 'icmp' 'icmp_ln899_227' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_223)   --->   "%xor_ln899_227 = xor i1 %icmp_ln899_227, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1910 'xor' 'xor_ln899_227' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_223)   --->   "%zext_ln142_348 = zext i1 %xor_ln899_227 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1911 'zext' 'zext_ln142_348' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1912 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_712 = load i6* %threshs_m_thresholds_711, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1912 'load' 'threshs_m_thresholds_712' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln142_93 = sext i6 %threshs_m_thresholds_712 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1913 'sext' 'sext_ln142_93' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (1.55ns)   --->   "%icmp_ln899_228 = icmp ult i8 %tmp_V_1, %sext_ln142_93" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1914 'icmp' 'icmp_ln899_228' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_223)   --->   "%xor_ln899_228 = xor i1 %icmp_ln899_228, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1915 'xor' 'xor_ln899_228' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_223)   --->   "%zext_ln142_349 = zext i1 %xor_ln899_228 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1916 'zext' 'zext_ln142_349' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1917 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_714 = load i6* %threshs_m_thresholds_713, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1917 'load' 'threshs_m_thresholds_714' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln142_94 = sext i6 %threshs_m_thresholds_714 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1918 'sext' 'sext_ln142_94' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (1.55ns)   --->   "%icmp_ln899_229 = icmp ult i8 %tmp_V_1, %sext_ln142_94" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1919 'icmp' 'icmp_ln899_229' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_224)   --->   "%xor_ln899_229 = xor i1 %icmp_ln899_229, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1920 'xor' 'xor_ln899_229' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_224)   --->   "%zext_ln142_350 = zext i1 %xor_ln899_229 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1921 'zext' 'zext_ln142_350' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1922 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_716 = load i6* %threshs_m_thresholds_715, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1922 'load' 'threshs_m_thresholds_716' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln142_95 = sext i6 %threshs_m_thresholds_716 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1923 'sext' 'sext_ln142_95' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1924 [1/1] (1.55ns)   --->   "%icmp_ln899_230 = icmp ult i8 %tmp_V_1, %sext_ln142_95" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1924 'icmp' 'icmp_ln899_230' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_224)   --->   "%xor_ln899_230 = xor i1 %icmp_ln899_230, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1925 'xor' 'xor_ln899_230' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_224)   --->   "%zext_ln142_351 = zext i1 %xor_ln899_230 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1926 'zext' 'zext_ln142_351' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1927 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_718 = load i6* %threshs_m_thresholds_717, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1927 'load' 'threshs_m_thresholds_718' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln142_96 = sext i6 %threshs_m_thresholds_718 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1928 'sext' 'sext_ln142_96' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (1.55ns)   --->   "%icmp_ln899_231 = icmp ult i8 %tmp_V_1, %sext_ln142_96" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1929 'icmp' 'icmp_ln899_231' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_227)   --->   "%xor_ln899_231 = xor i1 %icmp_ln899_231, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1930 'xor' 'xor_ln899_231' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_227)   --->   "%zext_ln142_352 = zext i1 %xor_ln899_231 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1931 'zext' 'zext_ln142_352' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1932 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_720 = load i6* %threshs_m_thresholds_719, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1932 'load' 'threshs_m_thresholds_720' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln142_97 = sext i6 %threshs_m_thresholds_720 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1933 'sext' 'sext_ln142_97' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (1.55ns)   --->   "%icmp_ln899_232 = icmp ult i8 %tmp_V_1, %sext_ln142_97" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1934 'icmp' 'icmp_ln899_232' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_227)   --->   "%xor_ln899_232 = xor i1 %icmp_ln899_232, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1935 'xor' 'xor_ln899_232' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_227)   --->   "%zext_ln142_353 = zext i1 %xor_ln899_232 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1936 'zext' 'zext_ln142_353' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1937 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_722 = load i6* %threshs_m_thresholds_721, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1937 'load' 'threshs_m_thresholds_722' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln142_98 = sext i6 %threshs_m_thresholds_722 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1938 'sext' 'sext_ln142_98' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (1.55ns)   --->   "%icmp_ln899_233 = icmp ult i8 %tmp_V_1, %sext_ln142_98" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1939 'icmp' 'icmp_ln899_233' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_228)   --->   "%xor_ln899_233 = xor i1 %icmp_ln899_233, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1940 'xor' 'xor_ln899_233' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_228)   --->   "%zext_ln142_354 = zext i1 %xor_ln899_233 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1941 'zext' 'zext_ln142_354' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1942 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_724 = load i6* %threshs_m_thresholds_723, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1942 'load' 'threshs_m_thresholds_724' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln142_99 = sext i6 %threshs_m_thresholds_724 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1943 'sext' 'sext_ln142_99' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (1.55ns)   --->   "%icmp_ln899_234 = icmp ult i8 %tmp_V_1, %sext_ln142_99" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1944 'icmp' 'icmp_ln899_234' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_228)   --->   "%xor_ln899_234 = xor i1 %icmp_ln899_234, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1945 'xor' 'xor_ln899_234' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_228)   --->   "%zext_ln142_355 = zext i1 %xor_ln899_234 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1946 'zext' 'zext_ln142_355' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1947 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_726 = load i6* %threshs_m_thresholds_725, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1947 'load' 'threshs_m_thresholds_726' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln142_100 = sext i6 %threshs_m_thresholds_726 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1948 'sext' 'sext_ln142_100' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1949 [1/1] (1.55ns)   --->   "%icmp_ln899_235 = icmp ult i8 %tmp_V_1, %sext_ln142_100" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1949 'icmp' 'icmp_ln899_235' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_230)   --->   "%xor_ln899_235 = xor i1 %icmp_ln899_235, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1950 'xor' 'xor_ln899_235' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_230)   --->   "%zext_ln142_356 = zext i1 %xor_ln899_235 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1951 'zext' 'zext_ln142_356' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1952 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_728 = load i6* %threshs_m_thresholds_727, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1952 'load' 'threshs_m_thresholds_728' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln142_101 = sext i6 %threshs_m_thresholds_728 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1953 'sext' 'sext_ln142_101' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (1.55ns)   --->   "%icmp_ln899_236 = icmp ult i8 %tmp_V_1, %sext_ln142_101" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1954 'icmp' 'icmp_ln899_236' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_230)   --->   "%xor_ln899_236 = xor i1 %icmp_ln899_236, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1955 'xor' 'xor_ln899_236' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_230)   --->   "%zext_ln142_357 = zext i1 %xor_ln899_236 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1956 'zext' 'zext_ln142_357' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1957 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_730 = load i6* %threshs_m_thresholds_729, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1957 'load' 'threshs_m_thresholds_730' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln142_102 = sext i6 %threshs_m_thresholds_730 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1958 'sext' 'sext_ln142_102' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (1.55ns)   --->   "%icmp_ln899_237 = icmp ult i8 %tmp_V_1, %sext_ln142_102" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1959 'icmp' 'icmp_ln899_237' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_231)   --->   "%xor_ln899_237 = xor i1 %icmp_ln899_237, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1960 'xor' 'xor_ln899_237' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_231)   --->   "%zext_ln142_358 = zext i1 %xor_ln899_237 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1961 'zext' 'zext_ln142_358' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1962 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_732 = load i6* %threshs_m_thresholds_731, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1962 'load' 'threshs_m_thresholds_732' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln142_103 = sext i6 %threshs_m_thresholds_732 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1963 'sext' 'sext_ln142_103' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (1.55ns)   --->   "%icmp_ln899_238 = icmp ult i8 %tmp_V_1, %sext_ln142_103" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1964 'icmp' 'icmp_ln899_238' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_231)   --->   "%xor_ln899_238 = xor i1 %icmp_ln899_238, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1965 'xor' 'xor_ln899_238' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_231)   --->   "%zext_ln142_359 = zext i1 %xor_ln899_238 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1966 'zext' 'zext_ln142_359' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1967 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_734 = load i6* %threshs_m_thresholds_733, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1967 'load' 'threshs_m_thresholds_734' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln142_104 = sext i6 %threshs_m_thresholds_734 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1968 'sext' 'sext_ln142_104' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1969 [1/1] (1.55ns)   --->   "%icmp_ln899_239 = icmp ult i8 %tmp_V_1, %sext_ln142_104" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1969 'icmp' 'icmp_ln899_239' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_235)   --->   "%xor_ln899_239 = xor i1 %icmp_ln899_239, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1970 'xor' 'xor_ln899_239' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_235)   --->   "%zext_ln142_360 = zext i1 %xor_ln899_239 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1971 'zext' 'zext_ln142_360' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1972 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_736 = load i5* %threshs_m_thresholds_735, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1972 'load' 'threshs_m_thresholds_736' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln142_105 = sext i5 %threshs_m_thresholds_736 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1973 'sext' 'sext_ln142_105' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1974 [1/1] (1.55ns)   --->   "%icmp_ln899_240 = icmp ult i8 %tmp_V_1, %sext_ln142_105" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1974 'icmp' 'icmp_ln899_240' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_235)   --->   "%xor_ln899_240 = xor i1 %icmp_ln899_240, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1975 'xor' 'xor_ln899_240' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_235)   --->   "%zext_ln142_361 = zext i1 %xor_ln899_240 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1976 'zext' 'zext_ln142_361' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1977 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_738 = load i5* %threshs_m_thresholds_737, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1977 'load' 'threshs_m_thresholds_738' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln142_106 = sext i5 %threshs_m_thresholds_738 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1978 'sext' 'sext_ln142_106' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (1.55ns)   --->   "%icmp_ln899_241 = icmp ult i8 %tmp_V_1, %sext_ln142_106" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1979 'icmp' 'icmp_ln899_241' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_236)   --->   "%xor_ln899_241 = xor i1 %icmp_ln899_241, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1980 'xor' 'xor_ln899_241' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_236)   --->   "%zext_ln142_362 = zext i1 %xor_ln899_241 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1981 'zext' 'zext_ln142_362' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1982 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_740 = load i5* %threshs_m_thresholds_739, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1982 'load' 'threshs_m_thresholds_740' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln142_107 = sext i5 %threshs_m_thresholds_740 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1983 'sext' 'sext_ln142_107' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (1.55ns)   --->   "%icmp_ln899_242 = icmp ult i8 %tmp_V_1, %sext_ln142_107" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1984 'icmp' 'icmp_ln899_242' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_236)   --->   "%xor_ln899_242 = xor i1 %icmp_ln899_242, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1985 'xor' 'xor_ln899_242' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_236)   --->   "%zext_ln142_363 = zext i1 %xor_ln899_242 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1986 'zext' 'zext_ln142_363' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1987 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_742 = load i5* %threshs_m_thresholds_741, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1987 'load' 'threshs_m_thresholds_742' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln142_108 = sext i5 %threshs_m_thresholds_742 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1988 'sext' 'sext_ln142_108' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1989 [1/1] (1.55ns)   --->   "%icmp_ln899_243 = icmp ult i8 %tmp_V_1, %sext_ln142_108" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1989 'icmp' 'icmp_ln899_243' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_238)   --->   "%xor_ln899_243 = xor i1 %icmp_ln899_243, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1990 'xor' 'xor_ln899_243' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_238)   --->   "%zext_ln142_364 = zext i1 %xor_ln899_243 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1991 'zext' 'zext_ln142_364' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1992 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_744 = load i5* %threshs_m_thresholds_743, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1992 'load' 'threshs_m_thresholds_744' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln142_109 = sext i5 %threshs_m_thresholds_744 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1993 'sext' 'sext_ln142_109' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1994 [1/1] (1.55ns)   --->   "%icmp_ln899_244 = icmp ult i8 %tmp_V_1, %sext_ln142_109" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1994 'icmp' 'icmp_ln899_244' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_238)   --->   "%xor_ln899_244 = xor i1 %icmp_ln899_244, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1995 'xor' 'xor_ln899_244' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_238)   --->   "%zext_ln142_365 = zext i1 %xor_ln899_244 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1996 'zext' 'zext_ln142_365' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1997 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_746 = load i5* %threshs_m_thresholds_745, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1997 'load' 'threshs_m_thresholds_746' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln142_110 = sext i5 %threshs_m_thresholds_746 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1998 'sext' 'sext_ln142_110' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 1999 [1/1] (1.55ns)   --->   "%icmp_ln899_245 = icmp ult i8 %tmp_V_1, %sext_ln142_110" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 1999 'icmp' 'icmp_ln899_245' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_239)   --->   "%xor_ln899_245 = xor i1 %icmp_ln899_245, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2000 'xor' 'xor_ln899_245' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_239)   --->   "%zext_ln142_366 = zext i1 %xor_ln899_245 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2001 'zext' 'zext_ln142_366' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2002 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_748 = load i5* %threshs_m_thresholds_747, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2002 'load' 'threshs_m_thresholds_748' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln142_111 = sext i5 %threshs_m_thresholds_748 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2003 'sext' 'sext_ln142_111' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2004 [1/1] (1.55ns)   --->   "%icmp_ln899_246 = icmp ult i8 %tmp_V_1, %sext_ln142_111" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2004 'icmp' 'icmp_ln899_246' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_239)   --->   "%xor_ln899_246 = xor i1 %icmp_ln899_246, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2005 'xor' 'xor_ln899_246' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_239)   --->   "%zext_ln142_367 = zext i1 %xor_ln899_246 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2006 'zext' 'zext_ln142_367' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2007 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_750 = load i5* %threshs_m_thresholds_749, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2007 'load' 'threshs_m_thresholds_750' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln142_112 = sext i5 %threshs_m_thresholds_750 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2008 'sext' 'sext_ln142_112' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2009 [1/1] (1.55ns)   --->   "%icmp_ln899_247 = icmp ult i8 %tmp_V_1, %sext_ln142_112" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2009 'icmp' 'icmp_ln899_247' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_242)   --->   "%xor_ln899_247 = xor i1 %icmp_ln899_247, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2010 'xor' 'xor_ln899_247' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_242)   --->   "%zext_ln142_368 = zext i1 %xor_ln899_247 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2011 'zext' 'zext_ln142_368' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2012 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_752 = load i4* %threshs_m_thresholds_751, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2012 'load' 'threshs_m_thresholds_752' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln142_113 = sext i4 %threshs_m_thresholds_752 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2013 'sext' 'sext_ln142_113' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2014 [1/1] (1.55ns)   --->   "%icmp_ln899_248 = icmp ult i8 %tmp_V_1, %sext_ln142_113" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2014 'icmp' 'icmp_ln899_248' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_242)   --->   "%xor_ln899_248 = xor i1 %icmp_ln899_248, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2015 'xor' 'xor_ln899_248' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_242)   --->   "%zext_ln142_369 = zext i1 %xor_ln899_248 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2016 'zext' 'zext_ln142_369' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2017 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_754 = load i4* %threshs_m_thresholds_753, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2017 'load' 'threshs_m_thresholds_754' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln142_114 = sext i4 %threshs_m_thresholds_754 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2018 'sext' 'sext_ln142_114' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (1.55ns)   --->   "%icmp_ln899_249 = icmp ult i8 %tmp_V_1, %sext_ln142_114" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2019 'icmp' 'icmp_ln899_249' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_243)   --->   "%xor_ln899_249 = xor i1 %icmp_ln899_249, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2020 'xor' 'xor_ln899_249' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_243)   --->   "%zext_ln142_370 = zext i1 %xor_ln899_249 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2021 'zext' 'zext_ln142_370' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2022 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_756 = load i4* %threshs_m_thresholds_755, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2022 'load' 'threshs_m_thresholds_756' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2023 [1/1] (0.00ns)   --->   "%sext_ln142_115 = sext i4 %threshs_m_thresholds_756 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2023 'sext' 'sext_ln142_115' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (1.55ns)   --->   "%icmp_ln899_250 = icmp ult i8 %tmp_V_1, %sext_ln142_115" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2024 'icmp' 'icmp_ln899_250' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_243)   --->   "%xor_ln899_250 = xor i1 %icmp_ln899_250, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2025 'xor' 'xor_ln899_250' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_243)   --->   "%zext_ln142_371 = zext i1 %xor_ln899_250 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2026 'zext' 'zext_ln142_371' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2027 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_758 = load i4* %threshs_m_thresholds_757, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2027 'load' 'threshs_m_thresholds_758' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln142_116 = sext i4 %threshs_m_thresholds_758 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2028 'sext' 'sext_ln142_116' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (1.55ns)   --->   "%icmp_ln899_251 = icmp ult i8 %tmp_V_1, %sext_ln142_116" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2029 'icmp' 'icmp_ln899_251' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_245)   --->   "%xor_ln899_251 = xor i1 %icmp_ln899_251, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2030 'xor' 'xor_ln899_251' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_245)   --->   "%zext_ln142_372 = zext i1 %xor_ln899_251 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2031 'zext' 'zext_ln142_372' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2032 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_760 = load i3* %threshs_m_thresholds_759, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2032 'load' 'threshs_m_thresholds_760' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln142_117 = sext i3 %threshs_m_thresholds_760 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2033 'sext' 'sext_ln142_117' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2034 [1/1] (1.55ns)   --->   "%icmp_ln899_252 = icmp ult i8 %tmp_V_1, %sext_ln142_117" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2034 'icmp' 'icmp_ln899_252' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_245)   --->   "%xor_ln899_252 = xor i1 %icmp_ln899_252, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2035 'xor' 'xor_ln899_252' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_245)   --->   "%zext_ln142_373 = zext i1 %xor_ln899_252 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2036 'zext' 'zext_ln142_373' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2037 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_762 = load i3* %threshs_m_thresholds_761, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2037 'load' 'threshs_m_thresholds_762' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln142_118 = sext i3 %threshs_m_thresholds_762 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2038 'sext' 'sext_ln142_118' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (1.55ns)   --->   "%icmp_ln899_253 = icmp ult i8 %tmp_V_1, %sext_ln142_118" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2039 'icmp' 'icmp_ln899_253' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_246)   --->   "%xor_ln899_253 = xor i1 %icmp_ln899_253, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2040 'xor' 'xor_ln899_253' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_246)   --->   "%zext_ln142_374 = zext i1 %xor_ln899_253 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2041 'zext' 'zext_ln142_374' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2042 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_764 = load i2* %threshs_m_thresholds_763, align 1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2042 'load' 'threshs_m_thresholds_764' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 2043 [1/1] (0.00ns)   --->   "%sext_ln142_119 = sext i2 %threshs_m_thresholds_764 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2043 'sext' 'sext_ln142_119' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (1.55ns)   --->   "%icmp_ln899_254 = icmp ult i8 %tmp_V_1, %sext_ln142_119" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2044 'icmp' 'icmp_ln899_254' <Predicate = (!icmp_ln221)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_246)   --->   "%xor_ln899_254 = xor i1 %icmp_ln899_254, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2045 'xor' 'xor_ln899_254' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_246)   --->   "%zext_ln700 = zext i1 %xor_ln899_254 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2046 'zext' 'zext_ln700' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_2 = add i2 %zext_ln142_6, %zext_ln142_8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2047 'add' 'add_ln700_2' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i2 %add_ln700_2 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2048 'zext' 'zext_ln700_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2049 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_3 = add i2 %zext_ln142_10, %zext_ln142_11" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2049 'add' 'add_ln700_3' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i2 %add_ln700_3 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2050 'zext' 'zext_ln700_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (1.56ns)   --->   "%add_ln700_4 = add i3 %zext_ln700_3, %zext_ln700_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2051 'add' 'add_ln700_4' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2052 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_6 = add i2 %zext_ln142_13, %zext_ln142_15" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2052 'add' 'add_ln700_6' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i2 %add_ln700_6 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2053 'zext' 'zext_ln700_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2054 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_7 = add i2 %zext_ln142_17, %zext_ln142_19" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2054 'add' 'add_ln700_7' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i2 %add_ln700_7 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2055 'zext' 'zext_ln700_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (1.56ns)   --->   "%add_ln700_8 = add i3 %zext_ln700_6, %zext_ln700_5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2056 'add' 'add_ln700_8' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_9 = add i2 %zext_ln142_21, %zext_ln142_23" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2057 'add' 'add_ln700_9' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i2 %add_ln700_9 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2058 'zext' 'zext_ln700_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2059 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_10 = add i2 %zext_ln142_25, %zext_ln142_26" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2059 'add' 'add_ln700_10' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i2 %add_ln700_10 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2060 'zext' 'zext_ln700_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2061 [1/1] (1.56ns)   --->   "%add_ln700_11 = add i3 %zext_ln700_9, %zext_ln700_8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2061 'add' 'add_ln700_11' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_14 = add i2 %zext_ln142_28, %zext_ln142_30" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2062 'add' 'add_ln700_14' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i2 %add_ln700_14 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2063 'zext' 'zext_ln700_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_15 = add i2 %zext_ln142_32, %zext_ln142_34" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2064 'add' 'add_ln700_15' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i2 %add_ln700_15 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2065 'zext' 'zext_ln700_13' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2066 [1/1] (1.56ns)   --->   "%add_ln700_16 = add i3 %zext_ln700_13, %zext_ln700_12" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2066 'add' 'add_ln700_16' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2067 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_17 = add i2 %zext_ln142_36, %zext_ln142_38" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2067 'add' 'add_ln700_17' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i2 %add_ln700_17 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2068 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_18 = add i2 %zext_ln142_40, %zext_ln142_42" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2069 'add' 'add_ln700_18' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i2 %add_ln700_18 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2070 'zext' 'zext_ln700_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (1.56ns)   --->   "%add_ln700_19 = add i3 %zext_ln700_16, %zext_ln700_15" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2071 'add' 'add_ln700_19' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_21 = add i2 %zext_ln142_44, %zext_ln142_46" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2072 'add' 'add_ln700_21' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln700_19 = zext i2 %add_ln700_21 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2073 'zext' 'zext_ln700_19' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2074 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_22 = add i2 %zext_ln142_48, %zext_ln142_50" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2074 'add' 'add_ln700_22' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i2 %add_ln700_22 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2075 'zext' 'zext_ln700_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (1.56ns)   --->   "%add_ln700_23 = add i3 %zext_ln700_20, %zext_ln700_19" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2076 'add' 'add_ln700_23' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_24 = add i2 %zext_ln142_52, %zext_ln142_54" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2077 'add' 'add_ln700_24' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i2 %add_ln700_24 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2078 'zext' 'zext_ln700_22' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2079 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_25 = add i2 %zext_ln142_56, %zext_ln142_57" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2079 'add' 'add_ln700_25' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i2 %add_ln700_25 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2080 'zext' 'zext_ln700_23' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (1.56ns)   --->   "%add_ln700_26 = add i3 %zext_ln700_23, %zext_ln700_22" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2081 'add' 'add_ln700_26' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_30 = add i2 %zext_ln142_59, %zext_ln142_61" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2082 'add' 'add_ln700_30' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln700_27 = zext i2 %add_ln700_30 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2083 'zext' 'zext_ln700_27' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_31 = add i2 %zext_ln142_63, %zext_ln142_65" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2084 'add' 'add_ln700_31' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln700_28 = zext i2 %add_ln700_31 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2085 'zext' 'zext_ln700_28' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2086 [1/1] (1.56ns)   --->   "%add_ln700_32 = add i3 %zext_ln700_28, %zext_ln700_27" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2086 'add' 'add_ln700_32' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2087 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_33 = add i2 %zext_ln142_67, %zext_ln142_69" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2087 'add' 'add_ln700_33' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln700_30 = zext i2 %add_ln700_33 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2088 'zext' 'zext_ln700_30' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2089 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_34 = add i2 %zext_ln142_71, %zext_ln142_73" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2089 'add' 'add_ln700_34' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns)   --->   "%zext_ln700_31 = zext i2 %add_ln700_34 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2090 'zext' 'zext_ln700_31' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (1.56ns)   --->   "%add_ln700_35 = add i3 %zext_ln700_31, %zext_ln700_30" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2091 'add' 'add_ln700_35' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_37 = add i2 %zext_ln142_75, %zext_ln142_77" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2092 'add' 'add_ln700_37' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln700_34 = zext i2 %add_ln700_37 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2093 'zext' 'zext_ln700_34' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_38 = add i2 %zext_ln142_79, %zext_ln142_81" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2094 'add' 'add_ln700_38' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln700_35 = zext i2 %add_ln700_38 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2095 'zext' 'zext_ln700_35' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (1.56ns)   --->   "%add_ln700_39 = add i3 %zext_ln700_35, %zext_ln700_34" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2096 'add' 'add_ln700_39' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_40 = add i2 %zext_ln142_83, %zext_ln142_85" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2097 'add' 'add_ln700_40' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns)   --->   "%zext_ln700_37 = zext i2 %add_ln700_40 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2098 'zext' 'zext_ln700_37' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_41 = add i2 %zext_ln142_87, %zext_ln142_89" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2099 'add' 'add_ln700_41' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln700_38 = zext i2 %add_ln700_41 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2100 'zext' 'zext_ln700_38' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2101 [1/1] (1.56ns)   --->   "%add_ln700_42 = add i3 %zext_ln700_38, %zext_ln700_37" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2101 'add' 'add_ln700_42' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_45 = add i2 %zext_ln142_91, %zext_ln142_93" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2102 'add' 'add_ln700_45' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln700_42 = zext i2 %add_ln700_45 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2103 'zext' 'zext_ln700_42' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_46 = add i2 %zext_ln142_95, %zext_ln142_97" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2104 'add' 'add_ln700_46' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln700_43 = zext i2 %add_ln700_46 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2105 'zext' 'zext_ln700_43' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2106 [1/1] (1.56ns)   --->   "%add_ln700_47 = add i3 %zext_ln700_43, %zext_ln700_42" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2106 'add' 'add_ln700_47' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_48 = add i2 %zext_ln142_99, %zext_ln142_101" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2107 'add' 'add_ln700_48' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln700_45 = zext i2 %add_ln700_48 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2108 'zext' 'zext_ln700_45' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2109 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_49 = add i2 %zext_ln142_103, %zext_ln142_105" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2109 'add' 'add_ln700_49' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln700_46 = zext i2 %add_ln700_49 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2110 'zext' 'zext_ln700_46' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2111 [1/1] (1.56ns)   --->   "%add_ln700_50 = add i3 %zext_ln700_46, %zext_ln700_45" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2111 'add' 'add_ln700_50' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_52 = add i2 %zext_ln142_107, %zext_ln142_109" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2112 'add' 'add_ln700_52' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln700_49 = zext i2 %add_ln700_52 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2113 'zext' 'zext_ln700_49' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2114 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_53 = add i2 %zext_ln142_111, %zext_ln142_113" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2114 'add' 'add_ln700_53' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln700_50 = zext i2 %add_ln700_53 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2115 'zext' 'zext_ln700_50' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (1.56ns)   --->   "%add_ln700_54 = add i3 %zext_ln700_50, %zext_ln700_49" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2116 'add' 'add_ln700_54' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_55 = add i2 %zext_ln142_115, %zext_ln142_117" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2117 'add' 'add_ln700_55' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln700_52 = zext i2 %add_ln700_55 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2118 'zext' 'zext_ln700_52' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_56 = add i2 %zext_ln142_119, %zext_ln142_120" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2119 'add' 'add_ln700_56' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln700_53 = zext i2 %add_ln700_56 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2120 'zext' 'zext_ln700_53' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2121 [1/1] (1.56ns)   --->   "%add_ln700_57 = add i3 %zext_ln700_53, %zext_ln700_52" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2121 'add' 'add_ln700_57' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_62 = add i2 %zext_ln142_122, %zext_ln142_124" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2122 'add' 'add_ln700_62' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln700_58 = zext i2 %add_ln700_62 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2123 'zext' 'zext_ln700_58' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_63 = add i2 %zext_ln142_126, %zext_ln142_128" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2124 'add' 'add_ln700_63' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln700_59 = zext i2 %add_ln700_63 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2125 'zext' 'zext_ln700_59' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2126 [1/1] (1.56ns)   --->   "%add_ln700_64 = add i3 %zext_ln700_59, %zext_ln700_58" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2126 'add' 'add_ln700_64' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_65 = add i2 %zext_ln142_130, %zext_ln142_132" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2127 'add' 'add_ln700_65' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln700_61 = zext i2 %add_ln700_65 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2128 'zext' 'zext_ln700_61' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_66 = add i2 %zext_ln142_134, %zext_ln142_136" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2129 'add' 'add_ln700_66' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln700_62 = zext i2 %add_ln700_66 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2130 'zext' 'zext_ln700_62' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (1.56ns)   --->   "%add_ln700_67 = add i3 %zext_ln700_62, %zext_ln700_61" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2131 'add' 'add_ln700_67' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_69 = add i2 %zext_ln142_138, %zext_ln142_140" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2132 'add' 'add_ln700_69' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln700_65 = zext i2 %add_ln700_69 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2133 'zext' 'zext_ln700_65' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2134 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_70 = add i2 %zext_ln142_142, %zext_ln142_144" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2134 'add' 'add_ln700_70' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln700_66 = zext i2 %add_ln700_70 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2135 'zext' 'zext_ln700_66' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2136 [1/1] (1.56ns)   --->   "%add_ln700_71 = add i3 %zext_ln700_66, %zext_ln700_65" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2136 'add' 'add_ln700_71' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_72 = add i2 %zext_ln142_146, %zext_ln142_148" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2137 'add' 'add_ln700_72' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln700_68 = zext i2 %add_ln700_72 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2138 'zext' 'zext_ln700_68' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2139 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_73 = add i2 %zext_ln142_150, %zext_ln142_152" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2139 'add' 'add_ln700_73' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln700_69 = zext i2 %add_ln700_73 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2140 'zext' 'zext_ln700_69' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2141 [1/1] (1.56ns)   --->   "%add_ln700_74 = add i3 %zext_ln700_69, %zext_ln700_68" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2141 'add' 'add_ln700_74' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_77 = add i2 %zext_ln142_154, %zext_ln142_156" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2142 'add' 'add_ln700_77' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln700_73 = zext i2 %add_ln700_77 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2143 'zext' 'zext_ln700_73' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2144 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_78 = add i2 %zext_ln142_158, %zext_ln142_160" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2144 'add' 'add_ln700_78' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln700_74 = zext i2 %add_ln700_78 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2145 'zext' 'zext_ln700_74' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2146 [1/1] (1.56ns)   --->   "%add_ln700_79 = add i3 %zext_ln700_74, %zext_ln700_73" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2146 'add' 'add_ln700_79' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_80 = add i2 %zext_ln142_162, %zext_ln142_164" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2147 'add' 'add_ln700_80' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln700_76 = zext i2 %add_ln700_80 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2148 'zext' 'zext_ln700_76' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_81 = add i2 %zext_ln142_166, %zext_ln142_168" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2149 'add' 'add_ln700_81' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln700_77 = zext i2 %add_ln700_81 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2150 'zext' 'zext_ln700_77' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2151 [1/1] (1.56ns)   --->   "%add_ln700_82 = add i3 %zext_ln700_77, %zext_ln700_76" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2151 'add' 'add_ln700_82' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2152 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_84 = add i2 %zext_ln142_170, %zext_ln142_172" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2152 'add' 'add_ln700_84' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln700_80 = zext i2 %add_ln700_84 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2153 'zext' 'zext_ln700_80' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2154 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_85 = add i2 %zext_ln142_174, %zext_ln142_176" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2154 'add' 'add_ln700_85' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln700_81 = zext i2 %add_ln700_85 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2155 'zext' 'zext_ln700_81' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (1.56ns)   --->   "%add_ln700_86 = add i3 %zext_ln700_81, %zext_ln700_80" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2156 'add' 'add_ln700_86' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_87 = add i2 %zext_ln142_178, %zext_ln142_180" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2157 'add' 'add_ln700_87' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln700_83 = zext i2 %add_ln700_87 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2158 'zext' 'zext_ln700_83' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_88 = add i2 %zext_ln142_182, %zext_ln142_184" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2159 'add' 'add_ln700_88' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2160 [1/1] (0.00ns)   --->   "%zext_ln700_84 = zext i2 %add_ln700_88 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2160 'zext' 'zext_ln700_84' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (1.56ns)   --->   "%add_ln700_89 = add i3 %zext_ln700_84, %zext_ln700_83" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2161 'add' 'add_ln700_89' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_93 = add i2 %zext_ln142_186, %zext_ln142_188" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2162 'add' 'add_ln700_93' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln700_89 = zext i2 %add_ln700_93 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2163 'zext' 'zext_ln700_89' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_94 = add i2 %zext_ln142_190, %zext_ln142_192" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2164 'add' 'add_ln700_94' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln700_90 = zext i2 %add_ln700_94 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2165 'zext' 'zext_ln700_90' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2166 [1/1] (1.56ns)   --->   "%add_ln700_95 = add i3 %zext_ln700_90, %zext_ln700_89" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2166 'add' 'add_ln700_95' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_96 = add i2 %zext_ln142_194, %zext_ln142_196" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2167 'add' 'add_ln700_96' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln700_92 = zext i2 %add_ln700_96 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2168 'zext' 'zext_ln700_92' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_97 = add i2 %zext_ln142_198, %zext_ln142_200" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2169 'add' 'add_ln700_97' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln700_93 = zext i2 %add_ln700_97 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2170 'zext' 'zext_ln700_93' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2171 [1/1] (1.56ns)   --->   "%add_ln700_98 = add i3 %zext_ln700_93, %zext_ln700_92" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2171 'add' 'add_ln700_98' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2172 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_100 = add i2 %zext_ln142_202, %zext_ln142_204" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2172 'add' 'add_ln700_100' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2173 [1/1] (0.00ns)   --->   "%zext_ln700_96 = zext i2 %add_ln700_100 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2173 'zext' 'zext_ln700_96' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2174 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_101 = add i2 %zext_ln142_206, %zext_ln142_208" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2174 'add' 'add_ln700_101' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln700_97 = zext i2 %add_ln700_101 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2175 'zext' 'zext_ln700_97' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (1.56ns)   --->   "%add_ln700_102 = add i3 %zext_ln700_97, %zext_ln700_96" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2176 'add' 'add_ln700_102' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2177 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_103 = add i2 %zext_ln142_210, %zext_ln142_212" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2177 'add' 'add_ln700_103' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln700_99 = zext i2 %add_ln700_103 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2178 'zext' 'zext_ln700_99' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2179 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_104 = add i2 %zext_ln142_214, %zext_ln142_216" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2179 'add' 'add_ln700_104' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln700_100 = zext i2 %add_ln700_104 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2180 'zext' 'zext_ln700_100' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (1.56ns)   --->   "%add_ln700_105 = add i3 %zext_ln700_100, %zext_ln700_99" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2181 'add' 'add_ln700_105' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_108 = add i2 %zext_ln142_218, %zext_ln142_220" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2182 'add' 'add_ln700_108' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.00ns)   --->   "%zext_ln700_104 = zext i2 %add_ln700_108 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2183 'zext' 'zext_ln700_104' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_109 = add i2 %zext_ln142_222, %zext_ln142_224" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2184 'add' 'add_ln700_109' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%zext_ln700_105 = zext i2 %add_ln700_109 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2185 'zext' 'zext_ln700_105' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (1.56ns)   --->   "%add_ln700_110 = add i3 %zext_ln700_105, %zext_ln700_104" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2186 'add' 'add_ln700_110' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2187 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_111 = add i2 %zext_ln142_226, %zext_ln142_228" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2187 'add' 'add_ln700_111' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2188 [1/1] (0.00ns)   --->   "%zext_ln700_107 = zext i2 %add_ln700_111 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2188 'zext' 'zext_ln700_107' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2189 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_112 = add i2 %zext_ln142_230, %zext_ln142_232" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2189 'add' 'add_ln700_112' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln700_108 = zext i2 %add_ln700_112 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2190 'zext' 'zext_ln700_108' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2191 [1/1] (1.56ns)   --->   "%add_ln700_113 = add i3 %zext_ln700_108, %zext_ln700_107" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2191 'add' 'add_ln700_113' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2192 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_115 = add i2 %zext_ln142_234, %zext_ln142_236" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2192 'add' 'add_ln700_115' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln700_111 = zext i2 %add_ln700_115 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2193 'zext' 'zext_ln700_111' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2194 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_116 = add i2 %zext_ln142_238, %zext_ln142_240" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2194 'add' 'add_ln700_116' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2195 [1/1] (0.00ns)   --->   "%zext_ln700_112 = zext i2 %add_ln700_116 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2195 'zext' 'zext_ln700_112' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (1.56ns)   --->   "%add_ln700_117 = add i3 %zext_ln700_112, %zext_ln700_111" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2196 'add' 'add_ln700_117' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_118 = add i2 %zext_ln142_242, %zext_ln142_244" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2197 'add' 'add_ln700_118' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln700_114 = zext i2 %add_ln700_118 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2198 'zext' 'zext_ln700_114' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_119 = add i2 %zext_ln142_246, %zext_ln142_247" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2199 'add' 'add_ln700_119' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln700_115 = zext i2 %add_ln700_119 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2200 'zext' 'zext_ln700_115' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (1.56ns)   --->   "%add_ln700_120 = add i3 %zext_ln700_115, %zext_ln700_114" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2201 'add' 'add_ln700_120' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_126 = add i2 %zext_ln142_248, %zext_ln142_249" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2202 'add' 'add_ln700_126' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln700_121 = zext i2 %add_ln700_126 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2203 'zext' 'zext_ln700_121' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_127 = add i2 %zext_ln142_250, %zext_ln142_251" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2204 'add' 'add_ln700_127' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln700_122 = zext i2 %add_ln700_127 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2205 'zext' 'zext_ln700_122' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2206 [1/1] (1.56ns)   --->   "%add_ln700_128 = add i3 %zext_ln700_122, %zext_ln700_121" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2206 'add' 'add_ln700_128' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_129 = add i2 %zext_ln142_252, %zext_ln142_253" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2207 'add' 'add_ln700_129' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln700_124 = zext i2 %add_ln700_129 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2208 'zext' 'zext_ln700_124' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2209 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_130 = add i2 %zext_ln142_254, %zext_ln142_255" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2209 'add' 'add_ln700_130' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln700_125 = zext i2 %add_ln700_130 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2210 'zext' 'zext_ln700_125' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2211 [1/1] (1.56ns)   --->   "%add_ln700_131 = add i3 %zext_ln700_125, %zext_ln700_124" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2211 'add' 'add_ln700_131' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2212 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_133 = add i2 %zext_ln142_256, %zext_ln142_257" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2212 'add' 'add_ln700_133' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.00ns)   --->   "%zext_ln700_128 = zext i2 %add_ln700_133 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2213 'zext' 'zext_ln700_128' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2214 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_134 = add i2 %zext_ln142_258, %zext_ln142_259" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2214 'add' 'add_ln700_134' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln700_129 = zext i2 %add_ln700_134 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2215 'zext' 'zext_ln700_129' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (1.56ns)   --->   "%add_ln700_135 = add i3 %zext_ln700_129, %zext_ln700_128" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2216 'add' 'add_ln700_135' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2217 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_136 = add i2 %zext_ln142_260, %zext_ln142_261" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2217 'add' 'add_ln700_136' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln700_131 = zext i2 %add_ln700_136 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2218 'zext' 'zext_ln700_131' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2219 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_137 = add i2 %zext_ln142_262, %zext_ln142_263" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2219 'add' 'add_ln700_137' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln700_132 = zext i2 %add_ln700_137 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2220 'zext' 'zext_ln700_132' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (1.56ns)   --->   "%add_ln700_138 = add i3 %zext_ln700_132, %zext_ln700_131" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2221 'add' 'add_ln700_138' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2222 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_141 = add i2 %zext_ln142_264, %zext_ln142_265" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2222 'add' 'add_ln700_141' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln700_136 = zext i2 %add_ln700_141 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2223 'zext' 'zext_ln700_136' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_142 = add i2 %zext_ln142_266, %zext_ln142_267" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2224 'add' 'add_ln700_142' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln700_137 = zext i2 %add_ln700_142 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2225 'zext' 'zext_ln700_137' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2226 [1/1] (1.56ns)   --->   "%add_ln700_143 = add i3 %zext_ln700_137, %zext_ln700_136" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2226 'add' 'add_ln700_143' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_144 = add i2 %zext_ln142_268, %zext_ln142_269" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2227 'add' 'add_ln700_144' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln700_139 = zext i2 %add_ln700_144 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2228 'zext' 'zext_ln700_139' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_145 = add i2 %zext_ln142_270, %zext_ln142_271" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2229 'add' 'add_ln700_145' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2230 [1/1] (0.00ns)   --->   "%zext_ln700_140 = zext i2 %add_ln700_145 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2230 'zext' 'zext_ln700_140' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2231 [1/1] (1.56ns)   --->   "%add_ln700_146 = add i3 %zext_ln700_140, %zext_ln700_139" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2231 'add' 'add_ln700_146' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2232 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_148 = add i2 %zext_ln142_272, %zext_ln142_273" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2232 'add' 'add_ln700_148' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln700_143 = zext i2 %add_ln700_148 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2233 'zext' 'zext_ln700_143' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_149 = add i2 %zext_ln142_274, %zext_ln142_275" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2234 'add' 'add_ln700_149' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln700_144 = zext i2 %add_ln700_149 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2235 'zext' 'zext_ln700_144' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (1.56ns)   --->   "%add_ln700_150 = add i3 %zext_ln700_144, %zext_ln700_143" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2236 'add' 'add_ln700_150' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2237 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_151 = add i2 %zext_ln142_276, %zext_ln142_277" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2237 'add' 'add_ln700_151' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2238 [1/1] (0.00ns)   --->   "%zext_ln700_146 = zext i2 %add_ln700_151 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2238 'zext' 'zext_ln700_146' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2239 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_152 = add i2 %zext_ln142_278, %zext_ln142_279" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2239 'add' 'add_ln700_152' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln700_147 = zext i2 %add_ln700_152 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2240 'zext' 'zext_ln700_147' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (1.56ns)   --->   "%add_ln700_153 = add i3 %zext_ln700_147, %zext_ln700_146" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2241 'add' 'add_ln700_153' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_157 = add i2 %zext_ln142_280, %zext_ln142_281" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2242 'add' 'add_ln700_157' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln700_152 = zext i2 %add_ln700_157 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2243 'zext' 'zext_ln700_152' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2244 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_158 = add i2 %zext_ln142_282, %zext_ln142_283" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2244 'add' 'add_ln700_158' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln700_153 = zext i2 %add_ln700_158 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2245 'zext' 'zext_ln700_153' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (1.56ns)   --->   "%add_ln700_159 = add i3 %zext_ln700_153, %zext_ln700_152" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2246 'add' 'add_ln700_159' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_160 = add i2 %zext_ln142_284, %zext_ln142_285" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2247 'add' 'add_ln700_160' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2248 [1/1] (0.00ns)   --->   "%zext_ln700_155 = zext i2 %add_ln700_160 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2248 'zext' 'zext_ln700_155' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_161 = add i2 %zext_ln142_286, %zext_ln142_287" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2249 'add' 'add_ln700_161' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln700_156 = zext i2 %add_ln700_161 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2250 'zext' 'zext_ln700_156' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2251 [1/1] (1.56ns)   --->   "%add_ln700_162 = add i3 %zext_ln700_156, %zext_ln700_155" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2251 'add' 'add_ln700_162' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2252 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_164 = add i2 %zext_ln142_288, %zext_ln142_289" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2252 'add' 'add_ln700_164' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln700_159 = zext i2 %add_ln700_164 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2253 'zext' 'zext_ln700_159' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2254 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_165 = add i2 %zext_ln142_290, %zext_ln142_291" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2254 'add' 'add_ln700_165' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns)   --->   "%zext_ln700_160 = zext i2 %add_ln700_165 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2255 'zext' 'zext_ln700_160' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (1.56ns)   --->   "%add_ln700_166 = add i3 %zext_ln700_160, %zext_ln700_159" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2256 'add' 'add_ln700_166' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2257 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_167 = add i2 %zext_ln142_292, %zext_ln142_293" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2257 'add' 'add_ln700_167' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln700_162 = zext i2 %add_ln700_167 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2258 'zext' 'zext_ln700_162' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2259 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_168 = add i2 %zext_ln142_294, %zext_ln142_295" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2259 'add' 'add_ln700_168' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln700_163 = zext i2 %add_ln700_168 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2260 'zext' 'zext_ln700_163' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (1.56ns)   --->   "%add_ln700_169 = add i3 %zext_ln700_163, %zext_ln700_162" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2261 'add' 'add_ln700_169' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_172 = add i2 %zext_ln142_296, %zext_ln142_297" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2262 'add' 'add_ln700_172' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln700_167 = zext i2 %add_ln700_172 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2263 'zext' 'zext_ln700_167' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2264 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_173 = add i2 %zext_ln142_298, %zext_ln142_299" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2264 'add' 'add_ln700_173' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln700_168 = zext i2 %add_ln700_173 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2265 'zext' 'zext_ln700_168' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2266 [1/1] (1.56ns)   --->   "%add_ln700_174 = add i3 %zext_ln700_168, %zext_ln700_167" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2266 'add' 'add_ln700_174' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2267 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_175 = add i2 %zext_ln142_300, %zext_ln142_301" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2267 'add' 'add_ln700_175' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln700_170 = zext i2 %add_ln700_175 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2268 'zext' 'zext_ln700_170' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_176 = add i2 %zext_ln142_302, %zext_ln142_303" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2269 'add' 'add_ln700_176' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln700_171 = zext i2 %add_ln700_176 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2270 'zext' 'zext_ln700_171' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (1.56ns)   --->   "%add_ln700_177 = add i3 %zext_ln700_171, %zext_ln700_170" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2271 'add' 'add_ln700_177' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2272 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_179 = add i2 %zext_ln142_304, %zext_ln142_305" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2272 'add' 'add_ln700_179' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln700_174 = zext i2 %add_ln700_179 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2273 'zext' 'zext_ln700_174' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2274 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_180 = add i2 %zext_ln142_306, %zext_ln142_307" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2274 'add' 'add_ln700_180' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln700_175 = zext i2 %add_ln700_180 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2275 'zext' 'zext_ln700_175' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (1.56ns)   --->   "%add_ln700_181 = add i3 %zext_ln700_175, %zext_ln700_174" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2276 'add' 'add_ln700_181' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_182 = add i2 %zext_ln142_308, %zext_ln142_309" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2277 'add' 'add_ln700_182' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln700_177 = zext i2 %add_ln700_182 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2278 'zext' 'zext_ln700_177' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2279 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_183 = add i2 %zext_ln142_310, %zext_ln142_311" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2279 'add' 'add_ln700_183' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln700_178 = zext i2 %add_ln700_183 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2280 'zext' 'zext_ln700_178' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2281 [1/1] (1.56ns)   --->   "%add_ln700_184 = add i3 %zext_ln700_178, %zext_ln700_177" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2281 'add' 'add_ln700_184' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2282 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_189 = add i2 %zext_ln142_312, %zext_ln142_313" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2282 'add' 'add_ln700_189' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln700_184 = zext i2 %add_ln700_189 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2283 'zext' 'zext_ln700_184' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_190 = add i2 %zext_ln142_314, %zext_ln142_315" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2284 'add' 'add_ln700_190' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln700_185 = zext i2 %add_ln700_190 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2285 'zext' 'zext_ln700_185' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (1.56ns)   --->   "%add_ln700_191 = add i3 %zext_ln700_185, %zext_ln700_184" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2286 'add' 'add_ln700_191' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_192 = add i2 %zext_ln142_316, %zext_ln142_317" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2287 'add' 'add_ln700_192' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln700_187 = zext i2 %add_ln700_192 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2288 'zext' 'zext_ln700_187' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_193 = add i2 %zext_ln142_318, %zext_ln142_319" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2289 'add' 'add_ln700_193' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%zext_ln700_188 = zext i2 %add_ln700_193 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2290 'zext' 'zext_ln700_188' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (1.56ns)   --->   "%add_ln700_194 = add i3 %zext_ln700_188, %zext_ln700_187" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2291 'add' 'add_ln700_194' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2292 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_196 = add i2 %zext_ln142_320, %zext_ln142_321" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2292 'add' 'add_ln700_196' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln700_191 = zext i2 %add_ln700_196 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2293 'zext' 'zext_ln700_191' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_197 = add i2 %zext_ln142_322, %zext_ln142_323" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2294 'add' 'add_ln700_197' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln700_192 = zext i2 %add_ln700_197 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2295 'zext' 'zext_ln700_192' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2296 [1/1] (1.56ns)   --->   "%add_ln700_198 = add i3 %zext_ln700_192, %zext_ln700_191" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2296 'add' 'add_ln700_198' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2297 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_199 = add i2 %zext_ln142_324, %zext_ln142_325" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2297 'add' 'add_ln700_199' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln700_194 = zext i2 %add_ln700_199 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2298 'zext' 'zext_ln700_194' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2299 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_200 = add i2 %zext_ln142_326, %zext_ln142_327" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2299 'add' 'add_ln700_200' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln700_195 = zext i2 %add_ln700_200 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2300 'zext' 'zext_ln700_195' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (1.56ns)   --->   "%add_ln700_201 = add i3 %zext_ln700_195, %zext_ln700_194" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2301 'add' 'add_ln700_201' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2302 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_204 = add i2 %zext_ln142_328, %zext_ln142_329" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2302 'add' 'add_ln700_204' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln700_199 = zext i2 %add_ln700_204 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2303 'zext' 'zext_ln700_199' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2304 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_205 = add i2 %zext_ln142_330, %zext_ln142_331" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2304 'add' 'add_ln700_205' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln700_200 = zext i2 %add_ln700_205 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2305 'zext' 'zext_ln700_200' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2306 [1/1] (1.56ns)   --->   "%add_ln700_206 = add i3 %zext_ln700_200, %zext_ln700_199" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2306 'add' 'add_ln700_206' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_207 = add i2 %zext_ln142_332, %zext_ln142_333" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2307 'add' 'add_ln700_207' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln700_202 = zext i2 %add_ln700_207 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2308 'zext' 'zext_ln700_202' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_208 = add i2 %zext_ln142_334, %zext_ln142_335" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2309 'add' 'add_ln700_208' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2310 [1/1] (0.00ns)   --->   "%zext_ln700_203 = zext i2 %add_ln700_208 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2310 'zext' 'zext_ln700_203' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2311 [1/1] (1.56ns)   --->   "%add_ln700_209 = add i3 %zext_ln700_203, %zext_ln700_202" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2311 'add' 'add_ln700_209' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_211 = add i2 %zext_ln142_336, %zext_ln142_337" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2312 'add' 'add_ln700_211' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln700_206 = zext i2 %add_ln700_211 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2313 'zext' 'zext_ln700_206' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_212 = add i2 %zext_ln142_338, %zext_ln142_339" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2314 'add' 'add_ln700_212' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln700_207 = zext i2 %add_ln700_212 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2315 'zext' 'zext_ln700_207' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2316 [1/1] (1.56ns)   --->   "%add_ln700_213 = add i3 %zext_ln700_207, %zext_ln700_206" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2316 'add' 'add_ln700_213' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_214 = add i2 %zext_ln142_340, %zext_ln142_341" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2317 'add' 'add_ln700_214' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln700_209 = zext i2 %add_ln700_214 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2318 'zext' 'zext_ln700_209' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2319 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_215 = add i2 %zext_ln142_342, %zext_ln142_343" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2319 'add' 'add_ln700_215' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln700_210 = zext i2 %add_ln700_215 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2320 'zext' 'zext_ln700_210' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (1.56ns)   --->   "%add_ln700_216 = add i3 %zext_ln700_210, %zext_ln700_209" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2321 'add' 'add_ln700_216' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2322 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_220 = add i2 %zext_ln142_344, %zext_ln142_345" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2322 'add' 'add_ln700_220' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln700_215 = zext i2 %add_ln700_220 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2323 'zext' 'zext_ln700_215' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2324 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_221 = add i2 %zext_ln142_346, %zext_ln142_347" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2324 'add' 'add_ln700_221' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln700_216 = zext i2 %add_ln700_221 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2325 'zext' 'zext_ln700_216' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (1.56ns)   --->   "%add_ln700_222 = add i3 %zext_ln700_216, %zext_ln700_215" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2326 'add' 'add_ln700_222' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_223 = add i2 %zext_ln142_348, %zext_ln142_349" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2327 'add' 'add_ln700_223' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln700_218 = zext i2 %add_ln700_223 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2328 'zext' 'zext_ln700_218' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2329 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_224 = add i2 %zext_ln142_350, %zext_ln142_351" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2329 'add' 'add_ln700_224' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln700_219 = zext i2 %add_ln700_224 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2330 'zext' 'zext_ln700_219' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2331 [1/1] (1.56ns)   --->   "%add_ln700_225 = add i3 %zext_ln700_219, %zext_ln700_218" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2331 'add' 'add_ln700_225' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_227 = add i2 %zext_ln142_352, %zext_ln142_353" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2332 'add' 'add_ln700_227' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln700_222 = zext i2 %add_ln700_227 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2333 'zext' 'zext_ln700_222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2334 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_228 = add i2 %zext_ln142_354, %zext_ln142_355" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2334 'add' 'add_ln700_228' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln700_223 = zext i2 %add_ln700_228 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2335 'zext' 'zext_ln700_223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2336 [1/1] (1.56ns)   --->   "%add_ln700_229 = add i3 %zext_ln700_223, %zext_ln700_222" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2336 'add' 'add_ln700_229' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2337 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_230 = add i2 %zext_ln142_356, %zext_ln142_357" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2337 'add' 'add_ln700_230' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln700_225 = zext i2 %add_ln700_230 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2338 'zext' 'zext_ln700_225' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2339 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_231 = add i2 %zext_ln142_358, %zext_ln142_359" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2339 'add' 'add_ln700_231' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (0.00ns)   --->   "%zext_ln700_226 = zext i2 %add_ln700_231 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2340 'zext' 'zext_ln700_226' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2341 [1/1] (1.56ns)   --->   "%add_ln700_232 = add i3 %zext_ln700_226, %zext_ln700_225" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2341 'add' 'add_ln700_232' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2342 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_235 = add i2 %zext_ln142_360, %zext_ln142_361" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2342 'add' 'add_ln700_235' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln700_230 = zext i2 %add_ln700_235 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2343 'zext' 'zext_ln700_230' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2344 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_236 = add i2 %zext_ln142_362, %zext_ln142_363" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2344 'add' 'add_ln700_236' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln700_231 = zext i2 %add_ln700_236 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2345 'zext' 'zext_ln700_231' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2346 [1/1] (1.56ns)   --->   "%add_ln700_237 = add i3 %zext_ln700_231, %zext_ln700_230" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2346 'add' 'add_ln700_237' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_238 = add i2 %zext_ln142_364, %zext_ln142_365" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2347 'add' 'add_ln700_238' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns)   --->   "%zext_ln700_233 = zext i2 %add_ln700_238 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2348 'zext' 'zext_ln700_233' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2349 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_239 = add i2 %zext_ln142_366, %zext_ln142_367" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2349 'add' 'add_ln700_239' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln700_234 = zext i2 %add_ln700_239 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2350 'zext' 'zext_ln700_234' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2351 [1/1] (1.56ns)   --->   "%add_ln700_240 = add i3 %zext_ln700_234, %zext_ln700_233" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2351 'add' 'add_ln700_240' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_242 = add i2 %zext_ln142_368, %zext_ln142_369" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2352 'add' 'add_ln700_242' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln700_237 = zext i2 %add_ln700_242 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2353 'zext' 'zext_ln700_237' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2354 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_243 = add i2 %zext_ln142_370, %zext_ln142_371" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2354 'add' 'add_ln700_243' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln700_238 = zext i2 %add_ln700_243 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2355 'zext' 'zext_ln700_238' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2356 [1/1] (1.56ns)   --->   "%add_ln700_244 = add i3 %zext_ln700_238, %zext_ln700_237" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2356 'add' 'add_ln700_244' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2357 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_245 = add i2 %zext_ln142_372, %zext_ln142_373" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2357 'add' 'add_ln700_245' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln700_240 = zext i2 %add_ln700_245 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2358 'zext' 'zext_ln700_240' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2359 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_246 = add i2 %zext_ln142_374, %zext_ln700" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2359 'add' 'add_ln700_246' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln700_241 = zext i2 %add_ln700_246 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2360 'zext' 'zext_ln700_241' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 2361 [1/1] (1.56ns)   --->   "%add_ln700_247 = add i3 %zext_ln700_241, %zext_ln700_240" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2361 'add' 'add_ln700_247' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%xor_ln899 = xor i1 %icmp_ln899, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2362 'xor' 'xor_ln899' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 -64, i1 %xor_ln899)" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2363 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln899_1 = xor i1 %icmp_ln899_1, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2364 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln142_3 = zext i1 %xor_ln899_1 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2365 'zext' 'zext_ln142_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln899_2 = xor i1 %icmp_ln899_2, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2366 'xor' 'xor_ln899_2' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln142_4 = zext i1 %xor_ln899_2 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2367 'zext' 'zext_ln142_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2368 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700 = add i2 %zext_ln142_3, %zext_ln142_4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2368 'add' 'add_ln700' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%zext_ln700_1 = zext i2 %add_ln700 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2369 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2370 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln700_1 = add i8 %zext_ln700_1, %or_ln" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2370 'add' 'add_ln700_1' <Predicate = (!icmp_ln221)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i3 %add_ln700_4 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2371 'zext' 'zext_ln700_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i8 %zext_ln700_4, %add_ln700_1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2372 'add' 'add_ln700_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i3 %add_ln700_8 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2373 'zext' 'zext_ln700_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i3 %add_ln700_11 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2374 'zext' 'zext_ln700_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2375 [1/1] (1.65ns)   --->   "%add_ln700_12 = add i4 %zext_ln700_10, %zext_ln700_7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2375 'add' 'add_ln700_12' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i4 %add_ln700_12 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2376 'zext' 'zext_ln700_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2377 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln700_13 = add i8 %zext_ln700_11, %add_ln700_5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2377 'add' 'add_ln700_13' <Predicate = (!icmp_ln221)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i3 %add_ln700_16 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2378 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2379 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i3 %add_ln700_19 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2379 'zext' 'zext_ln700_17' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2380 [1/1] (1.65ns)   --->   "%add_ln700_20 = add i4 %zext_ln700_17, %zext_ln700_14" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2380 'add' 'add_ln700_20' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i4 %add_ln700_20 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2381 'zext' 'zext_ln700_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i3 %add_ln700_23 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2382 'zext' 'zext_ln700_21' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i3 %add_ln700_26 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2383 'zext' 'zext_ln700_24' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2384 [1/1] (1.65ns)   --->   "%add_ln700_27 = add i4 %zext_ln700_24, %zext_ln700_21" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2384 'add' 'add_ln700_27' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2385 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i4 %add_ln700_27 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2385 'zext' 'zext_ln700_25' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2386 [1/1] (1.73ns)   --->   "%add_ln700_28 = add i5 %zext_ln700_25, %zext_ln700_18" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2386 'add' 'add_ln700_28' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln700_29 = zext i3 %add_ln700_32 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2387 'zext' 'zext_ln700_29' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln700_32 = zext i3 %add_ln700_35 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2388 'zext' 'zext_ln700_32' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2389 [1/1] (1.65ns)   --->   "%add_ln700_36 = add i4 %zext_ln700_32, %zext_ln700_29" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2389 'add' 'add_ln700_36' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln700_33 = zext i4 %add_ln700_36 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2390 'zext' 'zext_ln700_33' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln700_36 = zext i3 %add_ln700_39 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2391 'zext' 'zext_ln700_36' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln700_39 = zext i3 %add_ln700_42 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2392 'zext' 'zext_ln700_39' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2393 [1/1] (1.65ns)   --->   "%add_ln700_43 = add i4 %zext_ln700_39, %zext_ln700_36" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2393 'add' 'add_ln700_43' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln700_40 = zext i4 %add_ln700_43 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2394 'zext' 'zext_ln700_40' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2395 [1/1] (1.73ns)   --->   "%add_ln700_44 = add i5 %zext_ln700_40, %zext_ln700_33" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2395 'add' 'add_ln700_44' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln700_41 = zext i5 %add_ln700_44 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2396 'zext' 'zext_ln700_41' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln700_44 = zext i3 %add_ln700_47 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2397 'zext' 'zext_ln700_44' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln700_47 = zext i3 %add_ln700_50 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2398 'zext' 'zext_ln700_47' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2399 [1/1] (1.65ns)   --->   "%add_ln700_51 = add i4 %zext_ln700_47, %zext_ln700_44" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2399 'add' 'add_ln700_51' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln700_48 = zext i4 %add_ln700_51 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2400 'zext' 'zext_ln700_48' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln700_51 = zext i3 %add_ln700_54 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2401 'zext' 'zext_ln700_51' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln700_54 = zext i3 %add_ln700_57 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2402 'zext' 'zext_ln700_54' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2403 [1/1] (1.65ns)   --->   "%add_ln700_58 = add i4 %zext_ln700_54, %zext_ln700_51" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2403 'add' 'add_ln700_58' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2404 [1/1] (0.00ns)   --->   "%zext_ln700_55 = zext i4 %add_ln700_58 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2404 'zext' 'zext_ln700_55' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2405 [1/1] (1.73ns)   --->   "%add_ln700_59 = add i5 %zext_ln700_55, %zext_ln700_48" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2405 'add' 'add_ln700_59' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln700_56 = zext i5 %add_ln700_59 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2406 'zext' 'zext_ln700_56' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2407 [1/1] (1.78ns)   --->   "%add_ln700_60 = add i6 %zext_ln700_56, %zext_ln700_41" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2407 'add' 'add_ln700_60' <Predicate = (!icmp_ln221)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln700_60 = zext i3 %add_ln700_64 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2408 'zext' 'zext_ln700_60' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln700_63 = zext i3 %add_ln700_67 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2409 'zext' 'zext_ln700_63' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2410 [1/1] (1.65ns)   --->   "%add_ln700_68 = add i4 %zext_ln700_63, %zext_ln700_60" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2410 'add' 'add_ln700_68' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln700_64 = zext i4 %add_ln700_68 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2411 'zext' 'zext_ln700_64' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln700_67 = zext i3 %add_ln700_71 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2412 'zext' 'zext_ln700_67' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln700_70 = zext i3 %add_ln700_74 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2413 'zext' 'zext_ln700_70' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2414 [1/1] (1.65ns)   --->   "%add_ln700_75 = add i4 %zext_ln700_70, %zext_ln700_67" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2414 'add' 'add_ln700_75' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln700_71 = zext i4 %add_ln700_75 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2415 'zext' 'zext_ln700_71' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2416 [1/1] (1.73ns)   --->   "%add_ln700_76 = add i5 %zext_ln700_71, %zext_ln700_64" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2416 'add' 'add_ln700_76' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2417 [1/1] (0.00ns)   --->   "%zext_ln700_72 = zext i5 %add_ln700_76 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2417 'zext' 'zext_ln700_72' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln700_75 = zext i3 %add_ln700_79 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2418 'zext' 'zext_ln700_75' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln700_78 = zext i3 %add_ln700_82 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2419 'zext' 'zext_ln700_78' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2420 [1/1] (1.65ns)   --->   "%add_ln700_83 = add i4 %zext_ln700_78, %zext_ln700_75" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2420 'add' 'add_ln700_83' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln700_79 = zext i4 %add_ln700_83 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2421 'zext' 'zext_ln700_79' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln700_82 = zext i3 %add_ln700_86 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2422 'zext' 'zext_ln700_82' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2423 [1/1] (0.00ns)   --->   "%zext_ln700_85 = zext i3 %add_ln700_89 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2423 'zext' 'zext_ln700_85' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2424 [1/1] (1.65ns)   --->   "%add_ln700_90 = add i4 %zext_ln700_85, %zext_ln700_82" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2424 'add' 'add_ln700_90' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln700_86 = zext i4 %add_ln700_90 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2425 'zext' 'zext_ln700_86' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2426 [1/1] (1.73ns)   --->   "%add_ln700_91 = add i5 %zext_ln700_86, %zext_ln700_79" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2426 'add' 'add_ln700_91' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln700_87 = zext i5 %add_ln700_91 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2427 'zext' 'zext_ln700_87' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2428 [1/1] (1.78ns)   --->   "%add_ln700_92 = add i6 %zext_ln700_87, %zext_ln700_72" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2428 'add' 'add_ln700_92' <Predicate = (!icmp_ln221)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln700_88 = zext i6 %add_ln700_92 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2429 'zext' 'zext_ln700_88' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln700_91 = zext i3 %add_ln700_95 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2430 'zext' 'zext_ln700_91' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln700_94 = zext i3 %add_ln700_98 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2431 'zext' 'zext_ln700_94' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2432 [1/1] (1.65ns)   --->   "%add_ln700_99 = add i4 %zext_ln700_94, %zext_ln700_91" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2432 'add' 'add_ln700_99' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln700_95 = zext i4 %add_ln700_99 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2433 'zext' 'zext_ln700_95' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln700_98 = zext i3 %add_ln700_102 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2434 'zext' 'zext_ln700_98' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln700_101 = zext i3 %add_ln700_105 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2435 'zext' 'zext_ln700_101' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2436 [1/1] (1.65ns)   --->   "%add_ln700_106 = add i4 %zext_ln700_101, %zext_ln700_98" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2436 'add' 'add_ln700_106' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln700_102 = zext i4 %add_ln700_106 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2437 'zext' 'zext_ln700_102' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2438 [1/1] (1.73ns)   --->   "%add_ln700_107 = add i5 %zext_ln700_102, %zext_ln700_95" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2438 'add' 'add_ln700_107' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln700_103 = zext i5 %add_ln700_107 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2439 'zext' 'zext_ln700_103' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln700_106 = zext i3 %add_ln700_110 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2440 'zext' 'zext_ln700_106' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln700_109 = zext i3 %add_ln700_113 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2441 'zext' 'zext_ln700_109' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2442 [1/1] (1.65ns)   --->   "%add_ln700_114 = add i4 %zext_ln700_109, %zext_ln700_106" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2442 'add' 'add_ln700_114' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln700_110 = zext i4 %add_ln700_114 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2443 'zext' 'zext_ln700_110' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2444 [1/1] (0.00ns)   --->   "%zext_ln700_113 = zext i3 %add_ln700_117 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2444 'zext' 'zext_ln700_113' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln700_116 = zext i3 %add_ln700_120 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2445 'zext' 'zext_ln700_116' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2446 [1/1] (1.65ns)   --->   "%add_ln700_121 = add i4 %zext_ln700_116, %zext_ln700_113" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2446 'add' 'add_ln700_121' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2447 [1/1] (0.00ns)   --->   "%zext_ln700_117 = zext i4 %add_ln700_121 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2447 'zext' 'zext_ln700_117' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2448 [1/1] (1.73ns)   --->   "%add_ln700_122 = add i5 %zext_ln700_117, %zext_ln700_110" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2448 'add' 'add_ln700_122' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln700_118 = zext i5 %add_ln700_122 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2449 'zext' 'zext_ln700_118' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2450 [1/1] (1.78ns)   --->   "%add_ln700_123 = add i6 %zext_ln700_118, %zext_ln700_103" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2450 'add' 'add_ln700_123' <Predicate = (!icmp_ln221)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln700_119 = zext i6 %add_ln700_123 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2451 'zext' 'zext_ln700_119' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2452 [1/1] (1.82ns)   --->   "%add_ln700_124 = add i7 %zext_ln700_119, %zext_ln700_88" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2452 'add' 'add_ln700_124' <Predicate = (!icmp_ln221)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln700_123 = zext i3 %add_ln700_128 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2453 'zext' 'zext_ln700_123' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln700_126 = zext i3 %add_ln700_131 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2454 'zext' 'zext_ln700_126' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2455 [1/1] (1.65ns)   --->   "%add_ln700_132 = add i4 %zext_ln700_126, %zext_ln700_123" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2455 'add' 'add_ln700_132' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2456 [1/1] (0.00ns)   --->   "%zext_ln700_127 = zext i4 %add_ln700_132 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2456 'zext' 'zext_ln700_127' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln700_130 = zext i3 %add_ln700_135 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2457 'zext' 'zext_ln700_130' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2458 [1/1] (0.00ns)   --->   "%zext_ln700_133 = zext i3 %add_ln700_138 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2458 'zext' 'zext_ln700_133' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2459 [1/1] (1.65ns)   --->   "%add_ln700_139 = add i4 %zext_ln700_133, %zext_ln700_130" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2459 'add' 'add_ln700_139' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2460 [1/1] (0.00ns)   --->   "%zext_ln700_134 = zext i4 %add_ln700_139 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2460 'zext' 'zext_ln700_134' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2461 [1/1] (1.73ns)   --->   "%add_ln700_140 = add i5 %zext_ln700_134, %zext_ln700_127" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2461 'add' 'add_ln700_140' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2462 [1/1] (0.00ns)   --->   "%zext_ln700_135 = zext i5 %add_ln700_140 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2462 'zext' 'zext_ln700_135' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln700_138 = zext i3 %add_ln700_143 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2463 'zext' 'zext_ln700_138' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln700_141 = zext i3 %add_ln700_146 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2464 'zext' 'zext_ln700_141' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2465 [1/1] (1.65ns)   --->   "%add_ln700_147 = add i4 %zext_ln700_141, %zext_ln700_138" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2465 'add' 'add_ln700_147' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln700_142 = zext i4 %add_ln700_147 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2466 'zext' 'zext_ln700_142' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln700_145 = zext i3 %add_ln700_150 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2467 'zext' 'zext_ln700_145' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln700_148 = zext i3 %add_ln700_153 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2468 'zext' 'zext_ln700_148' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2469 [1/1] (1.65ns)   --->   "%add_ln700_154 = add i4 %zext_ln700_148, %zext_ln700_145" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2469 'add' 'add_ln700_154' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln700_149 = zext i4 %add_ln700_154 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2470 'zext' 'zext_ln700_149' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2471 [1/1] (1.73ns)   --->   "%add_ln700_155 = add i5 %zext_ln700_149, %zext_ln700_142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2471 'add' 'add_ln700_155' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln700_150 = zext i5 %add_ln700_155 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2472 'zext' 'zext_ln700_150' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2473 [1/1] (1.78ns)   --->   "%add_ln700_156 = add i6 %zext_ln700_150, %zext_ln700_135" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2473 'add' 'add_ln700_156' <Predicate = (!icmp_ln221)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln700_151 = zext i6 %add_ln700_156 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2474 'zext' 'zext_ln700_151' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln700_154 = zext i3 %add_ln700_159 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2475 'zext' 'zext_ln700_154' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln700_157 = zext i3 %add_ln700_162 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2476 'zext' 'zext_ln700_157' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2477 [1/1] (1.65ns)   --->   "%add_ln700_163 = add i4 %zext_ln700_157, %zext_ln700_154" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2477 'add' 'add_ln700_163' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln700_158 = zext i4 %add_ln700_163 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2478 'zext' 'zext_ln700_158' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln700_161 = zext i3 %add_ln700_166 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2479 'zext' 'zext_ln700_161' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln700_164 = zext i3 %add_ln700_169 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2480 'zext' 'zext_ln700_164' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2481 [1/1] (1.65ns)   --->   "%add_ln700_170 = add i4 %zext_ln700_164, %zext_ln700_161" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2481 'add' 'add_ln700_170' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln700_165 = zext i4 %add_ln700_170 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2482 'zext' 'zext_ln700_165' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2483 [1/1] (1.73ns)   --->   "%add_ln700_171 = add i5 %zext_ln700_165, %zext_ln700_158" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2483 'add' 'add_ln700_171' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln700_166 = zext i5 %add_ln700_171 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2484 'zext' 'zext_ln700_166' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln700_169 = zext i3 %add_ln700_174 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2485 'zext' 'zext_ln700_169' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2486 [1/1] (0.00ns)   --->   "%zext_ln700_172 = zext i3 %add_ln700_177 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2486 'zext' 'zext_ln700_172' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2487 [1/1] (1.65ns)   --->   "%add_ln700_178 = add i4 %zext_ln700_172, %zext_ln700_169" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2487 'add' 'add_ln700_178' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln700_173 = zext i4 %add_ln700_178 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2488 'zext' 'zext_ln700_173' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln700_176 = zext i3 %add_ln700_181 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2489 'zext' 'zext_ln700_176' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln700_179 = zext i3 %add_ln700_184 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2490 'zext' 'zext_ln700_179' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2491 [1/1] (1.65ns)   --->   "%add_ln700_185 = add i4 %zext_ln700_179, %zext_ln700_176" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2491 'add' 'add_ln700_185' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln700_180 = zext i4 %add_ln700_185 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2492 'zext' 'zext_ln700_180' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2493 [1/1] (1.73ns)   --->   "%add_ln700_186 = add i5 %zext_ln700_180, %zext_ln700_173" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2493 'add' 'add_ln700_186' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln700_181 = zext i5 %add_ln700_186 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2494 'zext' 'zext_ln700_181' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2495 [1/1] (1.78ns)   --->   "%add_ln700_187 = add i6 %zext_ln700_181, %zext_ln700_166" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2495 'add' 'add_ln700_187' <Predicate = (!icmp_ln221)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln700_182 = zext i6 %add_ln700_187 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2496 'zext' 'zext_ln700_182' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2497 [1/1] (1.82ns)   --->   "%add_ln700_188 = add i7 %zext_ln700_182, %zext_ln700_151" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2497 'add' 'add_ln700_188' <Predicate = (!icmp_ln221)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln700_186 = zext i3 %add_ln700_191 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2498 'zext' 'zext_ln700_186' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln700_189 = zext i3 %add_ln700_194 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2499 'zext' 'zext_ln700_189' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2500 [1/1] (1.65ns)   --->   "%add_ln700_195 = add i4 %zext_ln700_189, %zext_ln700_186" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2500 'add' 'add_ln700_195' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln700_190 = zext i4 %add_ln700_195 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2501 'zext' 'zext_ln700_190' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2502 [1/1] (0.00ns)   --->   "%zext_ln700_193 = zext i3 %add_ln700_198 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2502 'zext' 'zext_ln700_193' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln700_196 = zext i3 %add_ln700_201 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2503 'zext' 'zext_ln700_196' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2504 [1/1] (1.65ns)   --->   "%add_ln700_202 = add i4 %zext_ln700_196, %zext_ln700_193" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2504 'add' 'add_ln700_202' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln700_197 = zext i4 %add_ln700_202 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2505 'zext' 'zext_ln700_197' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2506 [1/1] (1.73ns)   --->   "%add_ln700_203 = add i5 %zext_ln700_197, %zext_ln700_190" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2506 'add' 'add_ln700_203' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln700_198 = zext i5 %add_ln700_203 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2507 'zext' 'zext_ln700_198' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln700_201 = zext i3 %add_ln700_206 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2508 'zext' 'zext_ln700_201' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2509 [1/1] (0.00ns)   --->   "%zext_ln700_204 = zext i3 %add_ln700_209 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2509 'zext' 'zext_ln700_204' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2510 [1/1] (1.65ns)   --->   "%add_ln700_210 = add i4 %zext_ln700_204, %zext_ln700_201" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2510 'add' 'add_ln700_210' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln700_205 = zext i4 %add_ln700_210 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2511 'zext' 'zext_ln700_205' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2512 [1/1] (0.00ns)   --->   "%zext_ln700_208 = zext i3 %add_ln700_213 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2512 'zext' 'zext_ln700_208' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln700_211 = zext i3 %add_ln700_216 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2513 'zext' 'zext_ln700_211' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2514 [1/1] (1.65ns)   --->   "%add_ln700_217 = add i4 %zext_ln700_211, %zext_ln700_208" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2514 'add' 'add_ln700_217' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln700_212 = zext i4 %add_ln700_217 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2515 'zext' 'zext_ln700_212' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2516 [1/1] (1.73ns)   --->   "%add_ln700_218 = add i5 %zext_ln700_212, %zext_ln700_205" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2516 'add' 'add_ln700_218' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln700_213 = zext i5 %add_ln700_218 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2517 'zext' 'zext_ln700_213' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2518 [1/1] (1.78ns)   --->   "%add_ln700_219 = add i6 %zext_ln700_213, %zext_ln700_198" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2518 'add' 'add_ln700_219' <Predicate = (!icmp_ln221)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln700_214 = zext i6 %add_ln700_219 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2519 'zext' 'zext_ln700_214' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln700_217 = zext i3 %add_ln700_222 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2520 'zext' 'zext_ln700_217' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln700_220 = zext i3 %add_ln700_225 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2521 'zext' 'zext_ln700_220' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2522 [1/1] (1.65ns)   --->   "%add_ln700_226 = add i4 %zext_ln700_220, %zext_ln700_217" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2522 'add' 'add_ln700_226' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln700_221 = zext i4 %add_ln700_226 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2523 'zext' 'zext_ln700_221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln700_224 = zext i3 %add_ln700_229 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2524 'zext' 'zext_ln700_224' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2525 [1/1] (0.00ns)   --->   "%zext_ln700_227 = zext i3 %add_ln700_232 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2525 'zext' 'zext_ln700_227' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2526 [1/1] (1.65ns)   --->   "%add_ln700_233 = add i4 %zext_ln700_227, %zext_ln700_224" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2526 'add' 'add_ln700_233' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln700_228 = zext i4 %add_ln700_233 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2527 'zext' 'zext_ln700_228' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2528 [1/1] (1.73ns)   --->   "%add_ln700_234 = add i5 %zext_ln700_228, %zext_ln700_221" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2528 'add' 'add_ln700_234' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln700_229 = zext i5 %add_ln700_234 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2529 'zext' 'zext_ln700_229' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln700_232 = zext i3 %add_ln700_237 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2530 'zext' 'zext_ln700_232' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln700_235 = zext i3 %add_ln700_240 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2531 'zext' 'zext_ln700_235' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2532 [1/1] (1.65ns)   --->   "%add_ln700_241 = add i4 %zext_ln700_235, %zext_ln700_232" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2532 'add' 'add_ln700_241' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2533 [1/1] (0.00ns)   --->   "%zext_ln700_236 = zext i4 %add_ln700_241 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2533 'zext' 'zext_ln700_236' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln700_239 = zext i3 %add_ln700_244 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2534 'zext' 'zext_ln700_239' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2535 [1/1] (0.00ns)   --->   "%zext_ln700_242 = zext i3 %add_ln700_247 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2535 'zext' 'zext_ln700_242' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2536 [1/1] (1.65ns)   --->   "%add_ln700_248 = add i4 %zext_ln700_242, %zext_ln700_239" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2536 'add' 'add_ln700_248' <Predicate = (!icmp_ln221)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln700_243 = zext i4 %add_ln700_248 to i5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2537 'zext' 'zext_ln700_243' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2538 [1/1] (1.73ns)   --->   "%add_ln700_249 = add i5 %zext_ln700_243, %zext_ln700_236" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2538 'add' 'add_ln700_249' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln700_244 = zext i5 %add_ln700_249 to i6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2539 'zext' 'zext_ln700_244' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2540 [1/1] (1.78ns)   --->   "%add_ln700_250 = add i6 %zext_ln700_244, %zext_ln700_229" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2540 'add' 'add_ln700_250' <Predicate = (!icmp_ln221)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln700_245 = zext i6 %add_ln700_250 to i7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2541 'zext' 'zext_ln700_245' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 2542 [1/1] (1.82ns)   --->   "%add_ln700_251 = add i7 %zext_ln700_245, %zext_ln700_214" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2542 'add' 'add_ln700_251' <Predicate = (!icmp_ln221)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.33>
ST_5 : Operation 2543 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [/workspace/finn-hlslib/activations.hpp:222]   --->   Operation 2543 'specregionbegin' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/workspace/finn-hlslib/activations.hpp:223]   --->   Operation 2544 'specpipeline' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln700_26 = zext i5 %add_ln700_28 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2545 'zext' 'zext_ln700_26' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_29 = add i8 %zext_ln700_26, %add_ln700_13" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2546 'add' 'add_ln700_29' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln700_57 = zext i6 %add_ln700_60 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2547 'zext' 'zext_ln700_57' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2548 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln700_61 = add i8 %zext_ln700_57, %add_ln700_29" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2548 'add' 'add_ln700_61' <Predicate = (!icmp_ln221)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln700_120 = zext i7 %add_ln700_124 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2549 'zext' 'zext_ln700_120' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_125 = add i8 %zext_ln700_120, %add_ln700_61" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2550 'add' 'add_ln700_125' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln700_183 = zext i7 %add_ln700_188 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2551 'zext' 'zext_ln700_183' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln700_246 = zext i7 %add_ln700_251 to i8" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2552 'zext' 'zext_ln700_246' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2553 [1/1] (1.87ns)   --->   "%add_ln700_252 = add i8 %zext_ln700_246, %zext_ln700_183" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2553 'add' 'add_ln700_252' <Predicate = (!icmp_ln221)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2554 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_V = add i8 %add_ln700_252, %add_ln700_125" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 2554 'add' 'tmp_V' <Predicate = (!icmp_ln221)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2555 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %tmp_V)" [/workspace/finn-hlslib/activations.hpp:234]   --->   Operation 2555 'write' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 2556 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [/workspace/finn-hlslib/activations.hpp:239]   --->   Operation 2556 'specregionend' 'empty_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 2557 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 2557 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 2558 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/activations.hpp:240]   --->   Operation 2558 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nf') with incoming values : ('nf', /workspace/finn-hlslib/activations.hpp:235) [645]  (1.77 ns)

 <State 2>: 5.72ns
The critical path consists of the following:
	'phi' operation ('nf') with incoming values : ('nf', /workspace/finn-hlslib/activations.hpp:235) [645]  (0 ns)
	'add' operation ('nf', /workspace/finn-hlslib/activations.hpp:235) [2679]  (2.55 ns)
	'icmp' operation ('icmp_ln235', /workspace/finn-hlslib/activations.hpp:235) [2680]  (2.47 ns)
	'select' operation ('nf', /workspace/finn-hlslib/activations.hpp:235) [2681]  (0.698 ns)

 <State 3>: 7.93ns
The critical path consists of the following:
	'load' operation ('__x.V', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) on array 'threshs_m_thresholds_76' [675]  (3.25 ns)
	'icmp' operation ('icmp_ln899_3', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [677]  (1.55 ns)
	'xor' operation ('xor_ln899_3', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [678]  (0 ns)
	'add' operation ('add_ln700_2', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2181]  (1.56 ns)
	'add' operation ('add_ln700_4', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2185]  (1.56 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'xor' operation ('xor_ln899_1', /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [666]  (0 ns)
	'add' operation ('add_ln700', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2178]  (1.56 ns)
	'add' operation ('add_ln700_1', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2180]  (1.92 ns)
	'add' operation ('add_ln700_5', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2187]  (0 ns)
	'add' operation ('add_ln700_13', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2202]  (3.67 ns)

 <State 5>: 7.34ns
The critical path consists of the following:
	'add' operation ('add_ln700_29', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2233]  (0 ns)
	'add' operation ('add_ln700_61', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2296]  (3.67 ns)
	'add' operation ('add_ln700_125', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2423]  (0 ns)
	'add' operation ('tmp.V', /workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232) [2677]  (3.67 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
