#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  3 16:54:25 2023
# Process ID: 16464
# Current directory: C:/Users/User/ITMO/SoC/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11592 C:\Users\User\ITMO\SoC\lab3\lab3.xpr
# Log file: C:/Users/User/ITMO/SoC/lab3/vivado.log
# Journal file: C:/Users/User/ITMO/SoC/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/ITMO/SoC/lab3/lab3.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd}
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv msladkov:hls:getFilterOut:0.0 getFilterOut_0
endgroup
set_property location {6 1833 634} [get_bd_cells getFilterOut_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/getFilterOut_0/s_axi_AXILiteS} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins getFilterOut_0/s_axi_AXILiteS]
generate_target all [get_files  C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd]
catch { config_ip_cache -export [get_ips -all lab1_design_xbar_0] }
catch { [ delete_ip_run [get_ips -all lab1_design_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all lab1_design_getFilterOut_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd]
launch_runs -jobs 7 lab1_design_getFilterOut_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/bd/lab1_design/lab1_design.bd] -directory C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files -ipstatic_source_dir C:/Users/User/ITMO/SoC/lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/questa} {riviera=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/User/ITMO/SoC/lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
write_hwdef -force  -file C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
launch_sdk -workspace C:/Users/User/ITMO/SoC/lab3/lab3.sdk -hwspec C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
launch_sdk -workspace C:/Users/User/ITMO/SoC/lab3/lab3.sdk -hwspec C:/Users/User/ITMO/SoC/lab3/lab3.sdk/lab1_design_wrapper.hdf
export_ip_user_files -of_objects  [get_files C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/imports/Debug/FIR_filter.elf] -no_script -reset -force -quiet
remove_files  C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/imports/Debug/FIR_filter.elf
remove_files  C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sources_1/imports/Debug/FIR_filter.elf
launch_simulation
source dev_tb.tcl
relaunch_sim
save_wave_config {C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg
set_property xsim.view C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {10000000ns} -objects [get_filesets sim_1]
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg}
close_sim
add_files -fileset sim_1 -norecurse C:/Users/User/ITMO/SoC/lab3/lab3.sdk/FIR_filter/Debug/FIR_filter.elf
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sim_1/imports/Debug/FIR_filter.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.srcs/sim_1/imports/Debug/FIR_filter.elf}]
set_property SCOPED_TO_REF lab1_design [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.sdk/FIR_filter/Debug/FIR_filter.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {C:/Users/User/ITMO/SoC/lab3/lab3.sdk/FIR_filter/Debug/FIR_filter.elf}]
launch_simulation
open_wave_config C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg
source dev_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/User/ITMO/SoC/lab3/dev_tb_behav.wcfg
source dev_tb.tcl
open_project C:/Users/User/ITMO/SoC/lab1/lab1.xpr
update_compile_order -fileset sources_1
launch_simulation
source dev_tb.tcl
close_sim
close_project
