#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Sep 13 18:56:34 2024
# Process ID: 12668
# Current directory: D:/NANOPROCESSOR IMPROVED FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11632 D:\NANOPROCESSOR IMPROVED FINAL\Nano_processor.xpr
# Log file: D:/NANOPROCESSOR IMPROVED FINAL/vivado.log
# Journal file: D:/NANOPROCESSOR IMPROVED FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 790.480 ; gain = 98.195
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1599.145 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1599.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1713.555 ; gain = 910.324
open_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nano_Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.148 ; gain = 68.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:48]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock' of component 'Slow_Clk' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'P_Counter_3bit' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:34' bound to instance 'Program_Counter' of component 'P_Counter_3bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:221]
INFO: [Synth 8-638] synthesizing module 'P_Counter_3bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF0' of component 'D_FF' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF1' of component 'D_FF' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF2' of component 'D_FF' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'P_Counter_3bit' (3#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'COMPLI_ADD_SUB' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:34' bound to instance 'Add_Sub_4bit' of component 'COMPLI_ADD_SUB' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'COMPLI_ADD_SUB' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'COMPLI_ADD_SUB' (6#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'ADDER_3' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:34' bound to instance 'Adder_3bit' of component 'ADDER_3' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:235]
INFO: [Synth 8-638] synthesizing module 'ADDER_3' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ADDER_3' (7#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_1_3bit' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:37' bound to instance 'MuX_2_way_3bit' of component 'MUX_2_1_3bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:239]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_3bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_3bit' (8#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ROM.vhd:34' bound to instance 'Program_ROM' of component 'ROM' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (9#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instructions_Decoder' of component 'Instruction_Decoder' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (12#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:4' bound to instance 'RegisterBank_0' of component 'Reg_bank' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Reg_bank' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:52]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_0' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Reg' (13#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:13]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_1' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:71]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_2' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:80]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_3' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_4' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:98]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_5' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:107]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_6' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:116]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_7' of component 'Reg' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank' (14#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:21]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_A' of component 'MUX_8_1_4bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:281]
INFO: [Synth 8-638] synthesizing module 'MUX_8_1_4bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_1_4bit' (15#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_B' of component 'MUX_8_1_4bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:293]
INFO: [Synth 8-3491] module 'Operation' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:34' bound to instance 'Operation_A' of component 'Operation' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:305]
INFO: [Synth 8-638] synthesizing module 'Operation' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Operation' (16#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:44]
INFO: [Synth 8-3491] module 'Operation' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:34' bound to instance 'Operation_B' of component 'Operation' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:314]
INFO: [Synth 8-3491] module 'Multiplier_4' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:24' bound to instance 'Multiplier' of component 'Multiplier_4' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:323]
INFO: [Synth 8-638] synthesizing module 'Multiplier_4' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_0' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_2' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_1' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_0' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_2' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:94]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_1' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:102]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3_0' of component 'FA' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_4' (17#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd:31]
INFO: [Synth 8-3491] module 'MUX_5_1_4bit' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:34' bound to instance 'MuX_5_way_4bit' of component 'MUX_5_1_4bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:329]
INFO: [Synth 8-638] synthesizing module 'MUX_5_1_4bit' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_5_1_4bit' (18#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:44]
INFO: [Synth 8-3491] module 'A_N_D' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/An/A_N_D.vhd:34' bound to instance 'A_N_D_0' of component 'A_N_D' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:338]
INFO: [Synth 8-638] synthesizing module 'A_N_D' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/An/A_N_D.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'A_N_D' (19#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/An/A_N_D.vhd:40]
INFO: [Synth 8-3491] module 'COMPARATOR' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/COMPARATOR/COMPARATOR.srcs/sources_1/new/COMPARATOR.vhd:34' bound to instance 'COMPARATOR_0' of component 'COMPARATOR' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:343]
INFO: [Synth 8-638] synthesizing module 'COMPARATOR' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/COMPARATOR/COMPARATOR.srcs/sources_1/new/COMPARATOR.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'COMPARATOR' (20#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/COMPARATOR/COMPARATOR.srcs/sources_1/new/COMPARATOR.vhd:42]
INFO: [Synth 8-3491] module 'bit_shifter' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/Bit_Shifter/Bit_Shifter.srcs/sources_1/new/bit_shifter.vhd:34' bound to instance 'Bit_Shifter_0' of component 'bit_shifter' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:350]
INFO: [Synth 8-638] synthesizing module 'bit_shifter' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/Bit_Shifter/Bit_Shifter.srcs/sources_1/new/bit_shifter.vhd:40]
WARNING: [Synth 8-614] signal 'I1' is read in the process but is not in the sensitivity list [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/Bit_Shifter/Bit_Shifter.srcs/sources_1/new/bit_shifter.vhd:50]
WARNING: [Synth 8-614] signal 'I2' is read in the process but is not in the sensitivity list [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/Bit_Shifter/Bit_Shifter.srcs/sources_1/new/bit_shifter.vhd:50]
WARNING: [Synth 8-614] signal 'I3' is read in the process but is not in the sensitivity list [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/Bit_Shifter/Bit_Shifter.srcs/sources_1/new/bit_shifter.vhd:50]
WARNING: [Synth 8-614] signal 'I0' is read in the process but is not in the sensitivity list [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/Bit_Shifter/Bit_Shifter.srcs/sources_1/new/bit_shifter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'bit_shifter' (21#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/imports/Bit_Shifter/Bit_Shifter.srcs/sources_1/new/bit_shifter.vhd:40]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seven_Segment' of component 'LUT_16_7' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:355]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (22#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (23#1) [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:48]
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1857.570 ; gain = 112.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1857.570 ; gain = 112.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1857.570 ; gain = 112.305
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/constrs_1/imports/Desktop/Basys3Labs.xdc]
Finished Parsing XDC File [D:/NANOPROCESSOR IMPROVED FINAL/Nano_processor.srcs/constrs_1/imports/Desktop/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2008.316 ; gain = 263.051
102 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2008.316 ; gain = 263.051
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 19:03:33 2024...
