* **Lab 1**<br/>
A simple inverter in Verilog.

* **Lab 2**<br/>
Fundamental logic gates.

* **Lab 3**<br/>
Different coding styles for a 2:1 multiplexer.

* **Lab 4**<br/>
A 5b/32b binary to one-hot decoder.

* **Lab 5**<br/>
The Xilinx Vivado FPGA implementation flow on a simple RTL design.

* **Lab 6**<br/>
Latch and FlipFlop.

* **Lab 7**<br/>
Simulation and FPGA implementation of an 8-bit Parallel-In Serial-Out (PISO) shift register.<br/>
Introduction to Vivado IP flow (the *Clocking Wizard*).

* **Lab 8**<br/>
Example Real-Number Model (RNM) simulation of a Voltage-Controlled Oscillator (VCO).

* **Lab 9**<br/>
A parameterizable N-digit Binary Coded Decimal (BCD) counter.

* **Lab 10**<br/>
Pulse-Width Modulation (PWM).

* **Lab 11**<br/>
An 8-bit Pseudo-Random Bit Sequence (PRBS) generator using a Linear-Feedback Shift-Register (LFSR).

* **Lab 12**<br/>
Read-Only Memory (ROM). The ASCII code.

* **Lab 13**<br/>
Compile and simulate a First-In First-Out (FIFO) memory as IP core.

* **Lab 14**<br/>
Different coding styles for a Finite State Machine (FSM) example.
