	component fifo_hppb is
		port (
			data  : in  std_logic_vector(522 downto 0) := (others => 'X'); -- datain
			wrreq : in  std_logic                      := 'X';             -- wrreq
			rdreq : in  std_logic                      := 'X';             -- rdreq
			clock : in  std_logic                      := 'X';             -- clk
			q     : out std_logic_vector(522 downto 0);                    -- dataout
			full  : out std_logic;                                         -- full
			empty : out std_logic                                          -- empty
		);
	end component fifo_hppb;

