{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714150732047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714150732047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 11:58:51 2024 " "Processing started: Fri Apr 26 11:58:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714150732047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150732047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarmClock -c alarmClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarmClock -c alarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150732047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714150732260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714150732260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HH hh alarmClock.v(5) " "Verilog HDL Declaration information at alarmClock.v(5): object \"HH\" differs only in case from object \"hh\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150736557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MM mm alarmClock.v(5) " "Verilog HDL Declaration information at alarmClock.v(5): object \"MM\" differs only in case from object \"mm\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150736557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SS ss alarmClock.v(5) " "Verilog HDL Declaration information at alarmClock.v(5): object \"SS\" differs only in case from object \"ss\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150736557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hr hr alarmClock.v(126) " "Verilog HDL Declaration information at alarmClock.v(126): object \"Hr\" differs only in case from object \"hr\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150736557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mi mi alarmClock.v(128) " "Verilog HDL Declaration information at alarmClock.v(128): object \"Mi\" differs only in case from object \"mi\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150736557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Se se alarmClock.v(130) " "Verilog HDL Declaration information at alarmClock.v(130): object \"Se\" differs only in case from object \"se\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150736557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alarmClock.v(158) " "Verilog HDL warning at alarmClock.v(158): extended using \"x\" or \"z\"" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714150736557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.v 3 3 " "Found 3 design units, including 3 entities, in source file alarmclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarmClock " "Found entity 1: alarmClock" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150736558 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_seven " "Found entity 2: hex_seven" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150736558 ""} { "Info" "ISGN_ENTITY_NAME" "3 fiftyM_to_one_clk " "Found entity 3: fiftyM_to_one_clk" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150736558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150736558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_24_hour_behavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_24_hour_behavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_24_Hour_behavioral " "Found entity 1: Clock_24_Hour_behavioral" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150736559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150736559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150736561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150736561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_sec alarmClock.v(123) " "Verilog HDL Implicit Net warning at alarmClock.v(123): created implicit net for \"inc_sec\"" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150736561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarmClock " "Elaborating entity \"alarmClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714150736592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alarm_en alarmClock.v(17) " "Verilog HDL or VHDL warning at alarmClock.v(17): object \"alarm_en\" assigned a value but never read" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150736592 "|alarmClock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inc_sec 0 alarmClock.v(123) " "Net \"inc_sec\" at alarmClock.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150736595 "|alarmClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyM_to_one_clk fiftyM_to_one_clk:one_hz_clk " "Elaborating entity \"fiftyM_to_one_clk\" for hierarchy \"fiftyM_to_one_clk:one_hz_clk\"" {  } { { "alarmClock.v" "one_hz_clk" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150736610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 alarmClock.v(176) " "Verilog HDL assignment warning at alarmClock.v(176): truncated value with size 32 to match size of target (25)" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150736610 "|alarmClock|fiftyM_to_one_clk:one_hz_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:alarm_sound " "Elaborating entity \"audio\" for hierarchy \"audio:alarm_sound\"" {  } { { "alarmClock.v" "alarm_sound" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150736614 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio.data_a 0 audio.v(4) " "Net \"audio.data_a\" at audio.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150736615 "|alarmClock|audio:alarm_sound"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio.waddr_a 0 audio.v(4) " "Net \"audio.waddr_a\" at audio.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150736615 "|alarmClock|audio:alarm_sound"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio.we_a 0 audio.v(4) " "Net \"audio.we_a\" at audio.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150736615 "|alarmClock|audio:alarm_sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_24_Hour_behavioral Clock_24_Hour_behavioral:clock_24 " "Elaborating entity \"Clock_24_Hour_behavioral\" for hierarchy \"Clock_24_Hour_behavioral:clock_24\"" {  } { { "alarmClock.v" "clock_24" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150736615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out_sec Clock_24_Hour_behavioral.v(12) " "Verilog HDL or VHDL warning at Clock_24_Hour_behavioral.v(12): object \"c_out_sec\" assigned a value but never read" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out_min Clock_24_Hour_behavioral.v(12) " "Verilog HDL or VHDL warning at Clock_24_Hour_behavioral.v(12): object \"c_out_min\" assigned a value but never read" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out_hr Clock_24_Hour_behavioral.v(12) " "Verilog HDL or VHDL warning at Clock_24_Hour_behavioral.v(12): object \"c_out_hr\" assigned a value but never read" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(64) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(66) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(72) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(72): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(74) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(74): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(81) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(81): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(83) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(83): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150736616 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_seven hex_seven:Hr " "Elaborating entity \"hex_seven\" for hierarchy \"hex_seven:Hr\"" {  } { { "alarmClock.v" "Hr" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150736617 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio:alarm_sound\|audio_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio:alarm_sound\|audio_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4874 " "Parameter NUMWORDS_A set to 4874" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alarmClock.ram0_audio_640388c.hdl.mif " "Parameter INIT_FILE set to db/alarmClock.ram0_audio_640388c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150736881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714150736881 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714150736881 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "audio:alarm_sound\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"audio:alarm_sound\|Mult0\"" {  } { { "audio.v" "Mult0" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714150736881 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714150736881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:alarm_sound\|altsyncram:audio_rtl_0 " "Elaborated megafunction instantiation \"audio:alarm_sound\|altsyncram:audio_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150736925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:alarm_sound\|altsyncram:audio_rtl_0 " "Instantiated megafunction \"audio:alarm_sound\|altsyncram:audio_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4874 " "Parameter \"NUMWORDS_A\" = \"4874\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alarmClock.ram0_audio_640388c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alarmClock.ram0_audio_640388c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736925 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714150736925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq71 " "Found entity 1: altsyncram_lq71" {  } { { "db/altsyncram_lq71.tdf" "" { Text "C:/Users/eas0035/Documents/FinalProject/db/altsyncram_lq71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150736952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150736952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:alarm_sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"audio:alarm_sound\|lpm_mult:Mult0\"" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150736972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:alarm_sound\|lpm_mult:Mult0 " "Instantiated megafunction \"audio:alarm_sound\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150736972 ""}  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714150736972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/Users/eas0035/Documents/FinalProject/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150736997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150736997 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[0\] Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[1\] Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[2\] Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[3\] Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[0\] Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[1\] Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[2\] Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[3\] Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150737164 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1714150737164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714150737347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eas0035/Documents/FinalProject/output_files/alarmClock.map.smsg " "Generated suppressed messages file C:/Users/eas0035/Documents/FinalProject/output_files/alarmClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150737876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714150737947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150737947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "781 " "Implemented 781 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714150738004 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714150738004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "711 " "Implemented 711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714150738004 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714150738004 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714150738004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714150738004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714150738017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 11:58:58 2024 " "Processing ended: Fri Apr 26 11:58:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714150738017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714150738017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714150738017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150738017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714150739222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714150739223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 11:58:58 2024 " "Processing started: Fri Apr 26 11:58:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714150739223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714150739223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alarmClock -c alarmClock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alarmClock -c alarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714150739223 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714150739310 ""}
{ "Info" "0" "" "Project  = alarmClock" {  } {  } 0 0 "Project  = alarmClock" 0 0 "Fitter" 0 0 1714150739310 ""}
{ "Info" "0" "" "Revision = alarmClock" {  } {  } 0 0 "Revision = alarmClock" 0 0 "Fitter" 0 0 1714150739310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714150739348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714150739348 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alarmClock EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"alarmClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714150739354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714150739393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714150739393 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714150739575 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714150739578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714150739633 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714150739633 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 1691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714150739635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 1693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714150739635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 1695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714150739635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 1697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714150739635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 1699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714150739635 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714150739635 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714150739636 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714150739699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1714150740226 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarmClock.sdc " "Synopsys Design Constraints File file not found: 'alarmClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714150740227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714150740227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714150740231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714150740231 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714150740231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714150740260 ""}  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 1679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714150740260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fiftyM_to_one_clk:one_hz_clk\|clk_out  " "Automatically promoted node fiftyM_to_one_clk:one_hz_clk\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714150740260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fiftyM_to_one_clk:one_hz_clk\|clk_out~0 " "Destination node fiftyM_to_one_clk:one_hz_clk\|clk_out~0" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740260 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714150740260 ""}  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714150740260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set_time  " "Automatically promoted node set_time " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~2 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~2" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~6 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~6" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~10 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~10" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~14 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~14" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~2 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~2" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~6 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~6" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~10 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~10" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~14 " "Destination node Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~14" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~2 " "Destination node Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~2" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~6 " "Destination node Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~6" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714150740261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1714150740261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714150740261 ""}  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714150740261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714150740419 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714150740419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714150740419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714150740420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714150740421 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714150740421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714150740448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 Embedded multiplier block " "Packed 1 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1714150740449 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1714150740449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714150740449 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714150740531 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714150740535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714150741524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714150741654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714150741676 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714150747320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714150747321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714150747492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/eas0035/Documents/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714150749210 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714150749210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714150750536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714150750536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714150750538 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714150750615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714150750624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714150750787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714150750788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714150750930 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714150751195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eas0035/Documents/FinalProject/output_files/alarmClock.fit.smsg " "Generated suppressed messages file C:/Users/eas0035/Documents/FinalProject/output_files/alarmClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714150751525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6406 " "Peak virtual memory: 6406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714150751761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 11:59:11 2024 " "Processing ended: Fri Apr 26 11:59:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714150751761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714150751761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714150751761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714150751761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714150752808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714150752808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 11:59:12 2024 " "Processing started: Fri Apr 26 11:59:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714150752808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714150752808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alarmClock -c alarmClock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alarmClock -c alarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714150752808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714150753014 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714150754132 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714150754181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714150754486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 11:59:14 2024 " "Processing ended: Fri Apr 26 11:59:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714150754486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714150754486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714150754486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714150754486 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714150755043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714150755577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714150755578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 11:59:15 2024 " "Processing started: Fri Apr 26 11:59:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714150755578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714150755578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alarmClock -c alarmClock " "Command: quartus_sta alarmClock -c alarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714150755578 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714150755662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714150755742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714150755743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150755780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150755780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714150756016 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarmClock.sdc " "Synopsys Design Constraints File file not found: 'alarmClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714150756035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756035 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714150756036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_time set_time " "create_clock -period 1.000 -name set_time set_time" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714150756036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name increment increment " "create_clock -period 1.000 -name increment increment" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714150756036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fiftyM_to_one_clk:one_hz_clk\|clk_out fiftyM_to_one_clk:one_hz_clk\|clk_out " "create_clock -period 1.000 -name fiftyM_to_one_clk:one_hz_clk\|clk_out fiftyM_to_one_clk:one_hz_clk\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714150756036 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714150756036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714150756039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714150756039 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714150756039 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714150756046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714150756073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714150756073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.381 " "Worst-case setup slack is -13.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.381            -587.078 CLK  " "  -13.381            -587.078 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.916            -225.712 increment  " "   -5.916            -225.712 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.705             -81.911 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -3.705             -81.911 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559             -27.712 set_time  " "   -1.559             -27.712 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.056 " "Worst-case hold slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.056 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -0.056              -0.056 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK  " "    0.402               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 increment  " "    0.574               0.000 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 set_time  " "    0.658               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.370 " "Worst-case recovery slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "    0.370               0.000 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.436 " "Worst-case removal slack is -0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436             -10.460 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -0.436             -10.460 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.728 CLK  " "   -3.000            -182.728 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.680 increment  " "   -3.000             -64.680 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -1.285             -30.840 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 set_time  " "    0.426               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756086 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714150756161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714150756173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714150756340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714150756375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714150756383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714150756383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.068 " "Worst-case setup slack is -12.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.068            -526.533 CLK  " "  -12.068            -526.533 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.165            -197.626 increment  " "   -5.165            -197.626 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.343             -73.824 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -3.343             -73.824 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495             -26.575 set_time  " "   -1.495             -26.575 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.061 " "Worst-case hold slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.061 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -0.061              -0.061 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLK  " "    0.353               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 increment  " "    0.444               0.000 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 set_time  " "    0.678               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.418 " "Worst-case recovery slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "    0.418               0.000 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.411 " "Worst-case removal slack is -0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411              -9.841 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -0.411              -9.841 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.024 CLK  " "   -3.000            -182.024 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.680 increment  " "   -3.000             -64.680 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -1.285             -30.840 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 set_time  " "    0.450               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756402 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714150756490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714150756537 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714150756541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714150756541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.777 " "Worst-case setup slack is -5.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.777            -227.724 CLK  " "   -5.777            -227.724 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567             -95.277 increment  " "   -2.567             -95.277 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.362             -29.577 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -1.362             -29.577 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.195 set_time  " "   -0.155              -0.195 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.101 " "Worst-case hold slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.368 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -0.101              -0.368 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 set_time  " "    0.134               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLK  " "    0.181               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 increment  " "    0.210               0.000 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.381 " "Worst-case recovery slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "    0.381               0.000 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.230 " "Worst-case removal slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -5.517 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -0.230              -5.517 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -132.756 CLK  " "   -3.000            -132.756 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.041 increment  " "   -3.000             -57.041 increment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 fiftyM_to_one_clk:one_hz_clk\|clk_out  " "   -1.000             -24.000 fiftyM_to_one_clk:one_hz_clk\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 set_time  " "    0.410               0.000 set_time " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714150756565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714150756565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714150756884 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714150756885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714150756942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 11:59:16 2024 " "Processing ended: Fri Apr 26 11:59:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714150756942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714150756942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714150756942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714150756942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714150757980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714150757980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 11:59:17 2024 " "Processing started: Fri Apr 26 11:59:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714150757980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714150757980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alarmClock -c alarmClock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alarmClock -c alarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714150757980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714150758271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarmClock.vo C:/Users/eas0035/Documents/FinalProject/simulation/modelsim/ simulation " "Generated file alarmClock.vo in folder \"C:/Users/eas0035/Documents/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714150758348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714150758370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 11:59:18 2024 " "Processing ended: Fri Apr 26 11:59:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714150758370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714150758370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714150758370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714150758370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714150758982 ""}
