<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KW2xD SiP</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">KW2xD SiP<div class="ingroups"><a class="el" href="group__cpu.html">Cpu</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CPU specific implementations for the Freescale KW2xD SiP. The SiP incorporates a low power 2.4 GHz transceiver and a Kinetis Cortex-M4 MCU.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:kw2x_2cpu_8c"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="kw2x_2cpu_8c.html">cpu.c</a></td></tr>
<tr class="memdesc:kw2x_2cpu_8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of the KW2xD CPU initialization. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cpu_2kw2x_2include_2cpu__conf_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h.html">cpu_conf.h</a></td></tr>
<tr class="memdesc:cpu_2kw2x_2include_2cpu__conf_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation specific CPU configuration options. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:kw2x_2vectors_8c"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="kw2x_2vectors_8c.html">vectors.c</a></td></tr>
<tr class="memdesc:kw2x_2vectors_8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vector definition for MKW2XDXXX MCUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9f184bcd17e87770b5f0bdbb32d43447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga9f184bcd17e87770b5f0bdbb32d43447">LPTIMER_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="group__cpu__k60.html#ga946b6b307db9084168a7e8084bd2fba9">LPTIMER_CLKSRC_LPO</a></td></tr>
<tr class="memdesc:ga9f184bcd17e87770b5f0bdbb32d43447"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU specific Low Power Timer settings.  <a href="#ga9f184bcd17e87770b5f0bdbb32d43447">More...</a><br /></td></tr>
<tr class="separator:ga9f184bcd17e87770b5f0bdbb32d43447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d979f979ae56a642e29a6616c46d200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga3d979f979ae56a642e29a6616c46d200">LPTIMER_DEV</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85">LPTMR0</a>)</td></tr>
<tr class="separator:ga3d979f979ae56a642e29a6616c46d200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5a3c96f09a7e15b7dba71f079f9bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga7c5a3c96f09a7e15b7dba71f079f9bcc">LPTIMER_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5 |= <a class="el" href="group___s_i_m___register___masks.html#ga6f63b73e0ad63163df381c795d583cc1">SIM_SCGC5_LPTMR_MASK</a>)</td></tr>
<tr class="separator:ga7c5a3c96f09a7e15b7dba71f079f9bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab1b54b2a49d03fe5adea14f4cf844c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga6ab1b54b2a49d03fe5adea14f4cf844c">LPTIMER_CLKDIS</a>()&#160;&#160;&#160;(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5 &amp;= ~SIM_SCGC5_PTMR_MASK)</td></tr>
<tr class="separator:ga6ab1b54b2a49d03fe5adea14f4cf844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ecad1a39d9a12d6d30d81f96c691fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gae1ecad1a39d9a12d6d30d81f96c691fd">LPTIMER_CNR_NEEDS_LATCHING</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae1ecad1a39d9a12d6d30d81f96c691fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811633719ff60ee247e64b333d4b8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga811633719ff60ee247e64b333d4b8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-M specific CPU configuration.  <a href="#ga811633719ff60ee247e64b333d4b8675">More...</a><br /></td></tr>
<tr class="separator:ga811633719ff60ee247e64b333d4b8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c13d219504576c5c69399033b0ae39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gaf6c13d219504576c5c69399033b0ae39">CPU_IRQ_NUMOF</a>&#160;&#160;&#160;(65U)</td></tr>
<tr class="separator:gaf6c13d219504576c5c69399033b0ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gad33eb792f7cf98b55b73fea8239c5f45">CPU_FLASH_BASE</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr class="separator:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GPIO pin mux function numbers</h2></td></tr>
<tr class="memitem:ga21f0c367a7f77ddbd62cfc37334a9a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga21f0c367a7f77ddbd62cfc37334a9a6a">PIN_MUX_FUNCTION_ANALOG</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga21f0c367a7f77ddbd62cfc37334a9a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e37e9750baecb31d8ed4678b60aace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga68e37e9750baecb31d8ed4678b60aace">PIN_MUX_FUNCTION_GPIO</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga68e37e9750baecb31d8ed4678b60aace"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GPIO interrupt flank settings</h2></td></tr>
<tr class="memitem:ga7790bbe1375efdbd46829f817f5b75df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga7790bbe1375efdbd46829f817f5b75df">PIN_INTERRUPT_RISING</a>&#160;&#160;&#160;0b1001</td></tr>
<tr class="separator:ga7790bbe1375efdbd46829f817f5b75df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1899fbecedb27ab0fbe76ff793743b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gad1899fbecedb27ab0fbe76ff793743b9">PIN_INTERRUPT_FALLING</a>&#160;&#160;&#160;0b1010</td></tr>
<tr class="separator:gad1899fbecedb27ab0fbe76ff793743b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9931495749a4fdaed6872cc2e6bb57d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga9931495749a4fdaed6872cc2e6bb57d3">PIN_INTERRUPT_EDGE</a>&#160;&#160;&#160;0b1011</td></tr>
<tr class="separator:ga9931495749a4fdaed6872cc2e6bb57d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PORT module clock gates</h2></td></tr>
<tr class="memitem:gabe4282505363532d13883df6e13b8a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gabe4282505363532d13883df6e13b8a1a">PORTA_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">SIM_SCGC5_PORTA_SHIFT</a>))</td></tr>
<tr class="separator:gabe4282505363532d13883df6e13b8a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c0d9df9aacbac6bdadc0f2daef5ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gaa1c0d9df9aacbac6bdadc0f2daef5ea1">PORTB_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">SIM_SCGC5_PORTB_SHIFT</a>))</td></tr>
<tr class="separator:gaa1c0d9df9aacbac6bdadc0f2daef5ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1389fe98fc359f00fc8fd16948b07c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga1389fe98fc359f00fc8fd16948b07c2f">PORTC_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">SIM_SCGC5_PORTC_SHIFT</a>))</td></tr>
<tr class="separator:ga1389fe98fc359f00fc8fd16948b07c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b764a31deee00296051494fc12c884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga99b764a31deee00296051494fc12c884">PORTD_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb">SIM_SCGC5_PORTD_SHIFT</a>))</td></tr>
<tr class="separator:ga99b764a31deee00296051494fc12c884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0692ea6c21e184339d51c6a3b443c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gaa0692ea6c21e184339d51c6a3b443c5d">PORTE_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc">SIM_SCGC5_PORTE_SHIFT</a>))</td></tr>
<tr class="separator:gaa0692ea6c21e184339d51c6a3b443c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
KW2XD SiP internal interconnects between MCU and Modem.</h2></td></tr>
<tr class="memitem:gac65650d55c5b3faf836e3fd356ade4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gac65650d55c5b3faf836e3fd356ade4aa">KW2XDRF_PORT_DEV</a>&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a></td></tr>
<tr class="separator:gac65650d55c5b3faf836e3fd356ade4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4edb5dc1a1f706c199473960cb6353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga3e4edb5dc1a1f706c199473960cb6353">KW2XDRF_PORT</a>&#160;&#160;&#160;<a class="el" href="stm32l1_2include_2periph__cpu_8h.html#a8c959766570088fe7441c1e701e54136a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></td></tr>
<tr class="separator:ga3e4edb5dc1a1f706c199473960cb6353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c9fbf3f0210312696bfe3f884f49fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gae1c9fbf3f0210312696bfe3f884f49fd">KW2XDRF_GPIO</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:gae1c9fbf3f0210312696bfe3f884f49fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a40e58529a00c2202c8ee753f25ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga93a40e58529a00c2202c8ee753f25ed1">KW2XDRF_PORT_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></td></tr>
<tr class="separator:ga93a40e58529a00c2202c8ee753f25ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b9089eb5a5d038a22617e4481eb61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gaa3b9089eb5a5d038a22617e4481eb61e">KW2XDRF_PORT_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="group__cpu__kw2x.html#gaa1c0d9df9aacbac6bdadc0f2daef5ea1">PORTB_CLOCK_GATE</a> = 1)</td></tr>
<tr class="separator:gaa3b9089eb5a5d038a22617e4481eb61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998acc95ce7c95d05ca3122abd00800c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga998acc95ce7c95d05ca3122abd00800c">KW2XDRF_PIN_AF</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga998acc95ce7c95d05ca3122abd00800c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf183456d9af1c69bfba04c0cd7d8375d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gaf183456d9af1c69bfba04c0cd7d8375d">KW2XDRF_PCS0_PIN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf183456d9af1c69bfba04c0cd7d8375d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab729dc7a788e925d417799c5f587d6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gab729dc7a788e925d417799c5f587d6da">KW2XDRF_SCK_PIN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gab729dc7a788e925d417799c5f587d6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b1c642415d74a1d1cf34b73dd2965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gad63b1c642415d74a1d1cf34b73dd2965">KW2XDRF_SOUT_PIN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad63b1c642415d74a1d1cf34b73dd2965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97760d1f88ab76556934802100c46d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga97760d1f88ab76556934802100c46d9e">KW2XDRF_SIN_PIN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga97760d1f88ab76556934802100c46d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ade631cdc2ceb6116cfd2e7bd2dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga40ade631cdc2ceb6116cfd2e7bd2dd43">KW2XDRF_RST_PIN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga40ade631cdc2ceb6116cfd2e7bd2dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29d806bbea7d8fe533e8a09a23227bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gaa29d806bbea7d8fe533e8a09a23227bd">KW2XDRF_IRQ_PIN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa29d806bbea7d8fe533e8a09a23227bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2e3ab8e98baf3a3eb086fdb9b92a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga4d2e3ab8e98baf3a3eb086fdb9b92a23">KW2XDRF_CLK_CTRL_PORT</a>&#160;&#160;&#160;<a class="el" href="stm32l1_2include_2periph__cpu_8h.html#a8c959766570088fe7441c1e701e54136a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></td></tr>
<tr class="separator:ga4d2e3ab8e98baf3a3eb086fdb9b92a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399145e5e5d2cc7983e63a8653396089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga399145e5e5d2cc7983e63a8653396089">KW2XDRF_CLK_CTRL_PORT_DEV</a>&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a></td></tr>
<tr class="separator:ga399145e5e5d2cc7983e63a8653396089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74dea7713bb256f6c2165cae9d455cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gae74dea7713bb256f6c2165cae9d455cd">KW2XDRF_CLK_CTRL_GPIO</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:gae74dea7713bb256f6c2165cae9d455cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f689315fefb6418d6b5c6e471a7d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#gae2f689315fefb6418d6b5c6e471a7d03">KW2XDRF_CLK_CTRL_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="group__cpu__kw2x.html#ga1389fe98fc359f00fc8fd16948b07c2f">PORTC_CLOCK_GATE</a> = 1)</td></tr>
<tr class="separator:gae2f689315fefb6418d6b5c6e471a7d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ff40bcd31a1ad0564e1eb86b745448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__kw2x.html#ga03ff40bcd31a1ad0564e1eb86b745448">KW2XDRF_CLK_CTRL_PIN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga03ff40bcd31a1ad0564e1eb86b745448"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>CPU specific implementations for the Freescale KW2xD SiP. The SiP incorporates a low power 2.4 GHz transceiver and a Kinetis Cortex-M4 MCU. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga811633719ff60ee247e64b333d4b8675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811633719ff60ee247e64b333d4b8675">&#9670;&nbsp;</a></span>CPU_DEFAULT_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_DEFAULT_IRQ_PRIO&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM Cortex-M specific CPU configuration. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00049">49</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gad33eb792f7cf98b55b73fea8239c5f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33eb792f7cf98b55b73fea8239c5f45">&#9670;&nbsp;</a></span>CPU_FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_FLASH_BASE&#160;&#160;&#160;(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00051">51</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gaf6c13d219504576c5c69399033b0ae39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c13d219504576c5c69399033b0ae39">&#9670;&nbsp;</a></span>CPU_IRQ_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_IRQ_NUMOF&#160;&#160;&#160;(65U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00050">50</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gae2f689315fefb6418d6b5c6e471a7d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f689315fefb6418d6b5c6e471a7d03">&#9670;&nbsp;</a></span>KW2XDRF_CLK_CTRL_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_CLK_CTRL_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group__cpu__kw2x.html#ga1389fe98fc359f00fc8fd16948b07c2f">PORTC_CLOCK_GATE</a> = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00109">109</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gae74dea7713bb256f6c2165cae9d455cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae74dea7713bb256f6c2165cae9d455cd">&#9670;&nbsp;</a></span>KW2XDRF_CLK_CTRL_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_CLK_CTRL_GPIO&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_OUT control pin GPIO device </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00108">108</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga03ff40bcd31a1ad0564e1eb86b745448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03ff40bcd31a1ad0564e1eb86b745448">&#9670;&nbsp;</a></span>KW2XDRF_CLK_CTRL_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_CLK_CTRL_PIN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_OUT control pin </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00110">110</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga4d2e3ab8e98baf3a3eb086fdb9b92a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d2e3ab8e98baf3a3eb086fdb9b92a23">&#9670;&nbsp;</a></span>KW2XDRF_CLK_CTRL_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_CLK_CTRL_PORT&#160;&#160;&#160;<a class="el" href="stm32l1_2include_2periph__cpu_8h.html#a8c959766570088fe7441c1e701e54136a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_OUT control pin port </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00106">106</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga399145e5e5d2cc7983e63a8653396089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga399145e5e5d2cc7983e63a8653396089">&#9670;&nbsp;</a></span>KW2XDRF_CLK_CTRL_PORT_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_CLK_CTRL_PORT_DEV&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_OUT control pin PORT device </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00107">107</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gae1c9fbf3f0210312696bfe3f884f49fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c9fbf3f0210312696bfe3f884f49fd">&#9670;&nbsp;</a></span>KW2XDRF_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_GPIO&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO Device connected to Modem </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00095">95</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gaa29d806bbea7d8fe533e8a09a23227bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29d806bbea7d8fe533e8a09a23227bd">&#9670;&nbsp;</a></span>KW2XDRF_IRQ_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_IRQ_PIN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem's IRQ Output (activ low) </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00105">105</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gaf183456d9af1c69bfba04c0cd7d8375d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf183456d9af1c69bfba04c0cd7d8375d">&#9670;&nbsp;</a></span>KW2XDRF_PCS0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_PCS0_PIN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Slave Select Pin </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00100">100</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga998acc95ce7c95d05ca3122abd00800c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga998acc95ce7c95d05ca3122abd00800c">&#9670;&nbsp;</a></span>KW2XDRF_PIN_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_PIN_AF&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pin Muxing Parameter for GPIO Device </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00099">99</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga3e4edb5dc1a1f706c199473960cb6353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e4edb5dc1a1f706c199473960cb6353">&#9670;&nbsp;</a></span>KW2XDRF_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_PORT&#160;&#160;&#160;<a class="el" href="stm32l1_2include_2periph__cpu_8h.html#a8c959766570088fe7441c1e701e54136a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCU <a class="el" href="struct_port.html" title="PORT hardware registers. ">Port</a> connected to Modem </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00094">94</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gaa3b9089eb5a5d038a22617e4481eb61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3b9089eb5a5d038a22617e4481eb61e">&#9670;&nbsp;</a></span>KW2XDRF_PORT_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_PORT_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group__cpu__kw2x.html#gaa1c0d9df9aacbac6bdadc0f2daef5ea1">PORTB_CLOCK_GATE</a> = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Enable for PORTB </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00098">98</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gac65650d55c5b3faf836e3fd356ade4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac65650d55c5b3faf836e3fd356ade4aa">&#9670;&nbsp;</a></span>KW2XDRF_PORT_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_PORT_DEV&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCU <a class="el" href="struct_port.html" title="PORT hardware registers. ">Port</a> connected to Modem </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00093">93</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga93a40e58529a00c2202c8ee753f25ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a40e58529a00c2202c8ee753f25ed1">&#9670;&nbsp;</a></span>KW2XDRF_PORT_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_PORT_IRQn&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00096">96</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga40ade631cdc2ceb6116cfd2e7bd2dd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40ade631cdc2ceb6116cfd2e7bd2dd43">&#9670;&nbsp;</a></span>KW2XDRF_RST_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_RST_PIN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset pin </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00104">104</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gab729dc7a788e925d417799c5f587d6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab729dc7a788e925d417799c5f587d6da">&#9670;&nbsp;</a></span>KW2XDRF_SCK_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_SCK_PIN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Clock Output Pin </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00101">101</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga97760d1f88ab76556934802100c46d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97760d1f88ab76556934802100c46d9e">&#9670;&nbsp;</a></span>KW2XDRF_SIN_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_SIN_PIN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Master Data Input Pin </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00103">103</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gad63b1c642415d74a1d1cf34b73dd2965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63b1c642415d74a1d1cf34b73dd2965">&#9670;&nbsp;</a></span>KW2XDRF_SOUT_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KW2XDRF_SOUT_PIN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Master Data Output Pin </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00102">102</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga6ab1b54b2a49d03fe5adea14f4cf844c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ab1b54b2a49d03fe5adea14f4cf844c">&#9670;&nbsp;</a></span>LPTIMER_CLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTIMER_CLKDIS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5 &amp;= ~SIM_SCGC5_PTMR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable LPTMR0 clock gate </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00085">85</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga7c5a3c96f09a7e15b7dba71f079f9bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c5a3c96f09a7e15b7dba71f079f9bcc">&#9670;&nbsp;</a></span>LPTIMER_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTIMER_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5 |= <a class="el" href="group___s_i_m___register___masks.html#ga6f63b73e0ad63163df381c795d583cc1">SIM_SCGC5_LPTMR_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable LPTMR0 clock gate </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00084">84</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga9f184bcd17e87770b5f0bdbb32d43447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f184bcd17e87770b5f0bdbb32d43447">&#9670;&nbsp;</a></span>LPTIMER_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTIMER_CLKSRC&#160;&#160;&#160;<a class="el" href="group__cpu__k60.html#ga946b6b307db9084168a7e8084bd2fba9">LPTIMER_CLKSRC_LPO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCU specific Low Power Timer settings. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00082">82</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gae1ecad1a39d9a12d6d30d81f96c691fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ecad1a39d9a12d6d30d81f96c691fd">&#9670;&nbsp;</a></span>LPTIMER_CNR_NEEDS_LATCHING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTIMER_CNR_NEEDS_LATCHING&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTMR.CNR register do not need latching </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00086">86</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga3d979f979ae56a642e29a6616c46d200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d979f979ae56a642e29a6616c46d200">&#9670;&nbsp;</a></span>LPTIMER_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTIMER_DEV&#160;&#160;&#160;(<a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85">LPTMR0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIMER hardware module </p>

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00083">83</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga9931495749a4fdaed6872cc2e6bb57d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9931495749a4fdaed6872cc2e6bb57d3">&#9670;&nbsp;</a></span>PIN_INTERRUPT_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIN_INTERRUPT_EDGE&#160;&#160;&#160;0b1011</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00067">67</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gad1899fbecedb27ab0fbe76ff793743b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1899fbecedb27ab0fbe76ff793743b9">&#9670;&nbsp;</a></span>PIN_INTERRUPT_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIN_INTERRUPT_FALLING&#160;&#160;&#160;0b1010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00066">66</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga7790bbe1375efdbd46829f817f5b75df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7790bbe1375efdbd46829f817f5b75df">&#9670;&nbsp;</a></span>PIN_INTERRUPT_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIN_INTERRUPT_RISING&#160;&#160;&#160;0b1001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00065">65</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga21f0c367a7f77ddbd62cfc37334a9a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f0c367a7f77ddbd62cfc37334a9a6a">&#9670;&nbsp;</a></span>PIN_MUX_FUNCTION_ANALOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIN_MUX_FUNCTION_ANALOG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00058">58</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga68e37e9750baecb31d8ed4678b60aace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68e37e9750baecb31d8ed4678b60aace">&#9670;&nbsp;</a></span>PIN_MUX_FUNCTION_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIN_MUX_FUNCTION_GPIO&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00059">59</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gabe4282505363532d13883df6e13b8a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4282505363532d13883df6e13b8a1a">&#9670;&nbsp;</a></span>PORTA_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_CLOCK_GATE&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">SIM_SCGC5_PORTA_SHIFT</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00072">72</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gaa1c0d9df9aacbac6bdadc0f2daef5ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1c0d9df9aacbac6bdadc0f2daef5ea1">&#9670;&nbsp;</a></span>PORTB_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_CLOCK_GATE&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">SIM_SCGC5_PORTB_SHIFT</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00073">73</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga1389fe98fc359f00fc8fd16948b07c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1389fe98fc359f00fc8fd16948b07c2f">&#9670;&nbsp;</a></span>PORTC_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC_CLOCK_GATE&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">SIM_SCGC5_PORTC_SHIFT</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00074">74</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="ga99b764a31deee00296051494fc12c884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99b764a31deee00296051494fc12c884">&#9670;&nbsp;</a></span>PORTD_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_CLOCK_GATE&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb">SIM_SCGC5_PORTD_SHIFT</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00075">75</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="gaa0692ea6c21e184339d51c6a3b443c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0692ea6c21e184339d51c6a3b443c5d">&#9670;&nbsp;</a></span>PORTE_CLOCK_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE_CLOCK_GATE&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc">SIM_SCGC5_PORTE_SHIFT</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html#l00076">76</a> of file <a class="el" href="cpu_2kw2x_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:39 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
