LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY store IS
  PORT( D     :IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        CLK,OE:IN STD_LOGIC;
		  Q     :OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END store;

ARCHITECTURE behav OF store IS
  SIGNAL a:STD_LOGIC_VECTOR(7 DOWNTO 0);
BEGIN
  PROCESS(CLK,OE)
  BEGIN 
    IF OE='0'THEN 
	   IF CLK'EVENT AND CLK='1'THEN 
	     a<=	D;
		END IF;
	 ELSE 
	     a<="ZZZZZZZZ";
	 END IF;
   Q<=a;
   END PROCESS;
END behav;
