
SW_Progetto_Semestre4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021b4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002274  08002274  00003274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022a4  080022a4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080022a4  080022a4  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080022a4  080022a4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022a4  080022a4  000032a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080022a8  080022a8  000032a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080022ac  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  080022b8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  080022b8  00004074  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076b4  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001510  00000000  00000000  0000b6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b0  00000000  00000000  0000cbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006bc  00000000  00000000  0000d4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001758a  00000000  00000000  0000db64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ce2  00000000  00000000  000250ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008919d  00000000  00000000  0002edd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7f6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ef8  00000000  00000000  000b7fb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000b9ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800225c 	.word	0x0800225c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800225c 	.word	0x0800225c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <testGPIO.0>:
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
  MX_TIM2_Init();
  /* USER CODE BEGIN 2 */
void testGPIO (void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	4663      	mov	r3, ip
 8000228:	607b      	str	r3, [r7, #4]
	HAL_GPIO_TogglePin(GPIO1_GPIO_Port, GPIO1_Pin);
 800022a:	4b04      	ldr	r3, [pc, #16]	@ (800023c <testGPIO.0+0x1c>)
 800022c:	2102      	movs	r1, #2
 800022e:	0018      	movs	r0, r3
 8000230:	f000 fcab 	bl	8000b8a <HAL_GPIO_TogglePin>
}
 8000234:	46c0      	nop			@ (mov r8, r8)
 8000236:	46bd      	mov	sp, r7
 8000238:	b002      	add	sp, #8
 800023a:	bd80      	pop	{r7, pc}
 800023c:	48000400 	.word	0x48000400

08000240 <main>:
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
int main(void)
 8000246:	2310      	movs	r3, #16
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	607b      	str	r3, [r7, #4]
  HAL_Init();
 800024c:	f000 f9d6 	bl	80005fc <HAL_Init>
  SystemClock_Config();
 8000250:	f000 f824 	bl	800029c <SystemClock_Config>
  MX_GPIO_Init();
 8000254:	f000 f8de 	bl	8000414 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000258:	f000 f860 	bl	800031c <MX_TIM2_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIO1_GPIO_Port, GPIO1_Pin, GPIO_PIN_RESET);
 800025c:	4b0e      	ldr	r3, [pc, #56]	@ (8000298 <main+0x58>)
 800025e:	2200      	movs	r2, #0
 8000260:	2102      	movs	r1, #2
 8000262:	0018      	movs	r0, r3
 8000264:	f000 fc74 	bl	8000b50 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIO0_GPIO_Port, GPIO0_Pin, GPIO_PIN_RESET);
 8000268:	4b0b      	ldr	r3, [pc, #44]	@ (8000298 <main+0x58>)
 800026a:	2200      	movs	r2, #0
 800026c:	2101      	movs	r1, #1
 800026e:	0018      	movs	r0, r3
 8000270:	f000 fc6e 	bl	8000b50 <HAL_GPIO_WritePin>
  while (1)
  {
	  testGPIO();
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	469c      	mov	ip, r3
 8000278:	f7ff ffd2 	bl	8000220 <testGPIO.0>
	  HAL_GPIO_WritePin(GPIO0_GPIO_Port, GPIO0_Pin, GPIO_PIN_SET);
 800027c:	4b06      	ldr	r3, [pc, #24]	@ (8000298 <main+0x58>)
 800027e:	2201      	movs	r2, #1
 8000280:	2101      	movs	r1, #1
 8000282:	0018      	movs	r0, r3
 8000284:	f000 fc64 	bl	8000b50 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIO0_GPIO_Port, GPIO0_Pin, GPIO_PIN_RESET);
 8000288:	4b03      	ldr	r3, [pc, #12]	@ (8000298 <main+0x58>)
 800028a:	2200      	movs	r2, #0
 800028c:	2101      	movs	r1, #1
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fc5e 	bl	8000b50 <HAL_GPIO_WritePin>
	  testGPIO();
 8000294:	46c0      	nop			@ (mov r8, r8)
 8000296:	e7ed      	b.n	8000274 <main+0x34>
 8000298:	48000400 	.word	0x48000400

0800029c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800029c:	b590      	push	{r4, r7, lr}
 800029e:	b093      	sub	sp, #76	@ 0x4c
 80002a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a2:	2414      	movs	r4, #20
 80002a4:	193b      	adds	r3, r7, r4
 80002a6:	0018      	movs	r0, r3
 80002a8:	2334      	movs	r3, #52	@ 0x34
 80002aa:	001a      	movs	r2, r3
 80002ac:	2100      	movs	r1, #0
 80002ae:	f001 ffa9 	bl	8002204 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	0018      	movs	r0, r3
 80002b6:	2310      	movs	r3, #16
 80002b8:	001a      	movs	r2, r3
 80002ba:	2100      	movs	r1, #0
 80002bc:	f001 ffa2 	bl	8002204 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c0:	0021      	movs	r1, r4
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2202      	movs	r2, #2
 80002c6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2201      	movs	r2, #1
 80002cc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2210      	movs	r2, #16
 80002d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2200      	movs	r2, #0
 80002d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fc6f 	bl	8000bc0 <HAL_RCC_OscConfig>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002e6:	f000 f8cd 	bl	8000484 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	2207      	movs	r2, #7
 80002ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002f0:	1d3b      	adds	r3, r7, #4
 80002f2:	2200      	movs	r2, #0
 80002f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	2200      	movs	r2, #0
 80002fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	2200      	movs	r2, #0
 8000300:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	2100      	movs	r1, #0
 8000306:	0018      	movs	r0, r3
 8000308:	f000 ffe0 	bl	80012cc <HAL_RCC_ClockConfig>
 800030c:	1e03      	subs	r3, r0, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000310:	f000 f8b8 	bl	8000484 <Error_Handler>
  }
}
 8000314:	46c0      	nop			@ (mov r8, r8)
 8000316:	46bd      	mov	sp, r7
 8000318:	b013      	add	sp, #76	@ 0x4c
 800031a:	bd90      	pop	{r4, r7, pc}

0800031c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b08e      	sub	sp, #56	@ 0x38
 8000320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000322:	2328      	movs	r3, #40	@ 0x28
 8000324:	18fb      	adds	r3, r7, r3
 8000326:	0018      	movs	r0, r3
 8000328:	2310      	movs	r3, #16
 800032a:	001a      	movs	r2, r3
 800032c:	2100      	movs	r1, #0
 800032e:	f001 ff69 	bl	8002204 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000332:	2320      	movs	r3, #32
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	0018      	movs	r0, r3
 8000338:	2308      	movs	r3, #8
 800033a:	001a      	movs	r2, r3
 800033c:	2100      	movs	r1, #0
 800033e:	f001 ff61 	bl	8002204 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	0018      	movs	r0, r3
 8000346:	231c      	movs	r3, #28
 8000348:	001a      	movs	r2, r3
 800034a:	2100      	movs	r1, #0
 800034c:	f001 ff5a 	bl	8002204 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000350:	4b2e      	ldr	r3, [pc, #184]	@ (800040c <MX_TIM2_Init+0xf0>)
 8000352:	2280      	movs	r2, #128	@ 0x80
 8000354:	05d2      	lsls	r2, r2, #23
 8000356:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47999;
 8000358:	4b2c      	ldr	r3, [pc, #176]	@ (800040c <MX_TIM2_Init+0xf0>)
 800035a:	4a2d      	ldr	r2, [pc, #180]	@ (8000410 <MX_TIM2_Init+0xf4>)
 800035c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800035e:	4b2b      	ldr	r3, [pc, #172]	@ (800040c <MX_TIM2_Init+0xf0>)
 8000360:	2200      	movs	r2, #0
 8000362:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500;
 8000364:	4b29      	ldr	r3, [pc, #164]	@ (800040c <MX_TIM2_Init+0xf0>)
 8000366:	22fa      	movs	r2, #250	@ 0xfa
 8000368:	0052      	lsls	r2, r2, #1
 800036a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800036c:	4b27      	ldr	r3, [pc, #156]	@ (800040c <MX_TIM2_Init+0xf0>)
 800036e:	2200      	movs	r2, #0
 8000370:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <MX_TIM2_Init+0xf0>)
 8000374:	2200      	movs	r2, #0
 8000376:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000378:	4b24      	ldr	r3, [pc, #144]	@ (800040c <MX_TIM2_Init+0xf0>)
 800037a:	0018      	movs	r0, r3
 800037c:	f001 f8f2 	bl	8001564 <HAL_TIM_Base_Init>
 8000380:	1e03      	subs	r3, r0, #0
 8000382:	d001      	beq.n	8000388 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000384:	f000 f87e 	bl	8000484 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000388:	2128      	movs	r1, #40	@ 0x28
 800038a:	187b      	adds	r3, r7, r1
 800038c:	2280      	movs	r2, #128	@ 0x80
 800038e:	0152      	lsls	r2, r2, #5
 8000390:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000392:	187a      	adds	r2, r7, r1
 8000394:	4b1d      	ldr	r3, [pc, #116]	@ (800040c <MX_TIM2_Init+0xf0>)
 8000396:	0011      	movs	r1, r2
 8000398:	0018      	movs	r0, r3
 800039a:	f001 fad1 	bl	8001940 <HAL_TIM_ConfigClockSource>
 800039e:	1e03      	subs	r3, r0, #0
 80003a0:	d001      	beq.n	80003a6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80003a2:	f000 f86f 	bl	8000484 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80003a6:	4b19      	ldr	r3, [pc, #100]	@ (800040c <MX_TIM2_Init+0xf0>)
 80003a8:	0018      	movs	r0, r3
 80003aa:	f001 f92b 	bl	8001604 <HAL_TIM_OC_Init>
 80003ae:	1e03      	subs	r3, r0, #0
 80003b0:	d001      	beq.n	80003b6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80003b2:	f000 f867 	bl	8000484 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003b6:	2120      	movs	r1, #32
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	2200      	movs	r2, #0
 80003c2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003c4:	187a      	adds	r2, r7, r1
 80003c6:	4b11      	ldr	r3, [pc, #68]	@ (800040c <MX_TIM2_Init+0xf0>)
 80003c8:	0011      	movs	r1, r2
 80003ca:	0018      	movs	r0, r3
 80003cc:	f001 feb2 	bl	8002134 <HAL_TIMEx_MasterConfigSynchronization>
 80003d0:	1e03      	subs	r3, r0, #0
 80003d2:	d001      	beq.n	80003d8 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80003d4:	f000 f856 	bl	8000484 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	2200      	movs	r2, #0
 80003e2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	2200      	movs	r2, #0
 80003e8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	2200      	movs	r2, #0
 80003ee:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80003f0:	1d39      	adds	r1, r7, #4
 80003f2:	4b06      	ldr	r3, [pc, #24]	@ (800040c <MX_TIM2_Init+0xf0>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	0018      	movs	r0, r3
 80003f8:	f001 fa4a 	bl	8001890 <HAL_TIM_OC_ConfigChannel>
 80003fc:	1e03      	subs	r3, r0, #0
 80003fe:	d001      	beq.n	8000404 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000400:	f000 f840 	bl	8000484 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000404:	46c0      	nop			@ (mov r8, r8)
 8000406:	46bd      	mov	sp, r7
 8000408:	b00e      	add	sp, #56	@ 0x38
 800040a:	bd80      	pop	{r7, pc}
 800040c:	20000028 	.word	0x20000028
 8000410:	0000bb7f 	.word	0x0000bb7f

08000414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	0018      	movs	r0, r3
 800041e:	2314      	movs	r3, #20
 8000420:	001a      	movs	r2, r3
 8000422:	2100      	movs	r1, #0
 8000424:	f001 feee 	bl	8002204 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000428:	4b14      	ldr	r3, [pc, #80]	@ (800047c <MX_GPIO_Init+0x68>)
 800042a:	695a      	ldr	r2, [r3, #20]
 800042c:	4b13      	ldr	r3, [pc, #76]	@ (800047c <MX_GPIO_Init+0x68>)
 800042e:	2180      	movs	r1, #128	@ 0x80
 8000430:	02c9      	lsls	r1, r1, #11
 8000432:	430a      	orrs	r2, r1
 8000434:	615a      	str	r2, [r3, #20]
 8000436:	4b11      	ldr	r3, [pc, #68]	@ (800047c <MX_GPIO_Init+0x68>)
 8000438:	695a      	ldr	r2, [r3, #20]
 800043a:	2380      	movs	r3, #128	@ 0x80
 800043c:	02db      	lsls	r3, r3, #11
 800043e:	4013      	ands	r3, r2
 8000440:	603b      	str	r3, [r7, #0]
 8000442:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO0_Pin|GPIO1_Pin, GPIO_PIN_RESET);
 8000444:	4b0e      	ldr	r3, [pc, #56]	@ (8000480 <MX_GPIO_Init+0x6c>)
 8000446:	2200      	movs	r2, #0
 8000448:	2103      	movs	r1, #3
 800044a:	0018      	movs	r0, r3
 800044c:	f000 fb80 	bl	8000b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO0_Pin GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO0_Pin|GPIO1_Pin;
 8000450:	1d3b      	adds	r3, r7, #4
 8000452:	2203      	movs	r2, #3
 8000454:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	2201      	movs	r2, #1
 800045a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	4a05      	ldr	r2, [pc, #20]	@ (8000480 <MX_GPIO_Init+0x6c>)
 800046c:	0019      	movs	r1, r3
 800046e:	0010      	movs	r0, r2
 8000470:	f000 fa06 	bl	8000880 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000474:	46c0      	nop			@ (mov r8, r8)
 8000476:	46bd      	mov	sp, r7
 8000478:	b006      	add	sp, #24
 800047a:	bd80      	pop	{r7, pc}
 800047c:	40021000 	.word	0x40021000
 8000480:	48000400 	.word	0x48000400

08000484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000488:	b672      	cpsid	i
}
 800048a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800048c:	46c0      	nop			@ (mov r8, r8)
 800048e:	e7fd      	b.n	800048c <Error_Handler+0x8>

08000490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000496:	4b0f      	ldr	r3, [pc, #60]	@ (80004d4 <HAL_MspInit+0x44>)
 8000498:	699a      	ldr	r2, [r3, #24]
 800049a:	4b0e      	ldr	r3, [pc, #56]	@ (80004d4 <HAL_MspInit+0x44>)
 800049c:	2101      	movs	r1, #1
 800049e:	430a      	orrs	r2, r1
 80004a0:	619a      	str	r2, [r3, #24]
 80004a2:	4b0c      	ldr	r3, [pc, #48]	@ (80004d4 <HAL_MspInit+0x44>)
 80004a4:	699b      	ldr	r3, [r3, #24]
 80004a6:	2201      	movs	r2, #1
 80004a8:	4013      	ands	r3, r2
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ae:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <HAL_MspInit+0x44>)
 80004b0:	69da      	ldr	r2, [r3, #28]
 80004b2:	4b08      	ldr	r3, [pc, #32]	@ (80004d4 <HAL_MspInit+0x44>)
 80004b4:	2180      	movs	r1, #128	@ 0x80
 80004b6:	0549      	lsls	r1, r1, #21
 80004b8:	430a      	orrs	r2, r1
 80004ba:	61da      	str	r2, [r3, #28]
 80004bc:	4b05      	ldr	r3, [pc, #20]	@ (80004d4 <HAL_MspInit+0x44>)
 80004be:	69da      	ldr	r2, [r3, #28]
 80004c0:	2380      	movs	r3, #128	@ 0x80
 80004c2:	055b      	lsls	r3, r3, #21
 80004c4:	4013      	ands	r3, r2
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	46bd      	mov	sp, r7
 80004ce:	b002      	add	sp, #8
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	40021000 	.word	0x40021000

080004d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	2380      	movs	r3, #128	@ 0x80
 80004e6:	05db      	lsls	r3, r3, #23
 80004e8:	429a      	cmp	r2, r3
 80004ea:	d113      	bne.n	8000514 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80004ec:	4b0b      	ldr	r3, [pc, #44]	@ (800051c <HAL_TIM_Base_MspInit+0x44>)
 80004ee:	69da      	ldr	r2, [r3, #28]
 80004f0:	4b0a      	ldr	r3, [pc, #40]	@ (800051c <HAL_TIM_Base_MspInit+0x44>)
 80004f2:	2101      	movs	r1, #1
 80004f4:	430a      	orrs	r2, r1
 80004f6:	61da      	str	r2, [r3, #28]
 80004f8:	4b08      	ldr	r3, [pc, #32]	@ (800051c <HAL_TIM_Base_MspInit+0x44>)
 80004fa:	69db      	ldr	r3, [r3, #28]
 80004fc:	2201      	movs	r2, #1
 80004fe:	4013      	ands	r3, r2
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000504:	2200      	movs	r2, #0
 8000506:	2100      	movs	r1, #0
 8000508:	200f      	movs	r0, #15
 800050a:	f000 f987 	bl	800081c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800050e:	200f      	movs	r0, #15
 8000510:	f000 f999 	bl	8000846 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000514:	46c0      	nop			@ (mov r8, r8)
 8000516:	46bd      	mov	sp, r7
 8000518:	b004      	add	sp, #16
 800051a:	bd80      	pop	{r7, pc}
 800051c:	40021000 	.word	0x40021000

08000520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000524:	46c0      	nop			@ (mov r8, r8)
 8000526:	e7fd      	b.n	8000524 <NMI_Handler+0x4>

08000528 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800052c:	46c0      	nop			@ (mov r8, r8)
 800052e:	e7fd      	b.n	800052c <HardFault_Handler+0x4>

08000530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000548:	f000 f8a0 	bl	800068c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800054c:	46c0      	nop			@ (mov r8, r8)
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
	...

08000554 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000558:	4b03      	ldr	r3, [pc, #12]	@ (8000568 <TIM2_IRQHandler+0x14>)
 800055a:	0018      	movs	r0, r3
 800055c:	f001 f8aa 	bl	80016b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000560:	46c0      	nop			@ (mov r8, r8)
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	46c0      	nop			@ (mov r8, r8)
 8000568:	20000028 	.word	0x20000028

0800056c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000570:	46c0      	nop			@ (mov r8, r8)
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000578:	4813      	ldr	r0, [pc, #76]	@ (80005c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800057a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800057c:	f7ff fff6 	bl	800056c <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000580:	4812      	ldr	r0, [pc, #72]	@ (80005cc <LoopForever+0x6>)
    LDR R1, [R0]
 8000582:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000584:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000586:	4a12      	ldr	r2, [pc, #72]	@ (80005d0 <LoopForever+0xa>)
    CMP R1, R2
 8000588:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800058a:	d105      	bne.n	8000598 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 800058c:	4811      	ldr	r0, [pc, #68]	@ (80005d4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800058e:	4912      	ldr	r1, [pc, #72]	@ (80005d8 <LoopForever+0x12>)
    STR R1, [R0]
 8000590:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000592:	4812      	ldr	r0, [pc, #72]	@ (80005dc <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000594:	4912      	ldr	r1, [pc, #72]	@ (80005e0 <LoopForever+0x1a>)
    STR R1, [R0]
 8000596:	6001      	str	r1, [r0, #0]

08000598 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000598:	4812      	ldr	r0, [pc, #72]	@ (80005e4 <LoopForever+0x1e>)
  ldr r1, =_edata
 800059a:	4913      	ldr	r1, [pc, #76]	@ (80005e8 <LoopForever+0x22>)
  ldr r2, =_sidata
 800059c:	4a13      	ldr	r2, [pc, #76]	@ (80005ec <LoopForever+0x26>)
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005a0:	e002      	b.n	80005a8 <LoopCopyDataInit>

080005a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005a6:	3304      	adds	r3, #4

080005a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005ac:	d3f9      	bcc.n	80005a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ae:	4a10      	ldr	r2, [pc, #64]	@ (80005f0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80005b0:	4c10      	ldr	r4, [pc, #64]	@ (80005f4 <LoopForever+0x2e>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005b4:	e001      	b.n	80005ba <LoopFillZerobss>

080005b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005b8:	3204      	adds	r2, #4

080005ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005bc:	d3fb      	bcc.n	80005b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005be:	f001 fe29 	bl	8002214 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005c2:	f7ff fe3d 	bl	8000240 <main>

080005c6 <LoopForever>:

LoopForever:
    b LoopForever
 80005c6:	e7fe      	b.n	80005c6 <LoopForever>
  ldr   r0, =_estack
 80005c8:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80005cc:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80005d0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80005d4:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80005d8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80005dc:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80005e0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80005e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005ec:	080022ac 	.word	0x080022ac
  ldr r2, =_sbss
 80005f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005f4:	20000074 	.word	0x20000074

080005f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f8:	e7fe      	b.n	80005f8 <ADC1_IRQHandler>
	...

080005fc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000600:	4b07      	ldr	r3, [pc, #28]	@ (8000620 <HAL_Init+0x24>)
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <HAL_Init+0x24>)
 8000606:	2110      	movs	r1, #16
 8000608:	430a      	orrs	r2, r1
 800060a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800060c:	2003      	movs	r0, #3
 800060e:	f000 f809 	bl	8000624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000612:	f7ff ff3d 	bl	8000490 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000616:	2300      	movs	r3, #0
}
 8000618:	0018      	movs	r0, r3
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	40022000 	.word	0x40022000

08000624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800062c:	4b14      	ldr	r3, [pc, #80]	@ (8000680 <HAL_InitTick+0x5c>)
 800062e:	681c      	ldr	r4, [r3, #0]
 8000630:	4b14      	ldr	r3, [pc, #80]	@ (8000684 <HAL_InitTick+0x60>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	0019      	movs	r1, r3
 8000636:	23fa      	movs	r3, #250	@ 0xfa
 8000638:	0098      	lsls	r0, r3, #2
 800063a:	f7ff fd65 	bl	8000108 <__udivsi3>
 800063e:	0003      	movs	r3, r0
 8000640:	0019      	movs	r1, r3
 8000642:	0020      	movs	r0, r4
 8000644:	f7ff fd60 	bl	8000108 <__udivsi3>
 8000648:	0003      	movs	r3, r0
 800064a:	0018      	movs	r0, r3
 800064c:	f000 f90b 	bl	8000866 <HAL_SYSTICK_Config>
 8000650:	1e03      	subs	r3, r0, #0
 8000652:	d001      	beq.n	8000658 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000654:	2301      	movs	r3, #1
 8000656:	e00f      	b.n	8000678 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	2b03      	cmp	r3, #3
 800065c:	d80b      	bhi.n	8000676 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800065e:	6879      	ldr	r1, [r7, #4]
 8000660:	2301      	movs	r3, #1
 8000662:	425b      	negs	r3, r3
 8000664:	2200      	movs	r2, #0
 8000666:	0018      	movs	r0, r3
 8000668:	f000 f8d8 	bl	800081c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <HAL_InitTick+0x64>)
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000672:	2300      	movs	r3, #0
 8000674:	e000      	b.n	8000678 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000676:	2301      	movs	r3, #1
}
 8000678:	0018      	movs	r0, r3
 800067a:	46bd      	mov	sp, r7
 800067c:	b003      	add	sp, #12
 800067e:	bd90      	pop	{r4, r7, pc}
 8000680:	20000000 	.word	0x20000000
 8000684:	20000008 	.word	0x20000008
 8000688:	20000004 	.word	0x20000004

0800068c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000690:	4b05      	ldr	r3, [pc, #20]	@ (80006a8 <HAL_IncTick+0x1c>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	001a      	movs	r2, r3
 8000696:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <HAL_IncTick+0x20>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	18d2      	adds	r2, r2, r3
 800069c:	4b03      	ldr	r3, [pc, #12]	@ (80006ac <HAL_IncTick+0x20>)
 800069e:	601a      	str	r2, [r3, #0]
}
 80006a0:	46c0      	nop			@ (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	20000008 	.word	0x20000008
 80006ac:	20000070 	.word	0x20000070

080006b0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  return uwTick;
 80006b4:	4b02      	ldr	r3, [pc, #8]	@ (80006c0 <HAL_GetTick+0x10>)
 80006b6:	681b      	ldr	r3, [r3, #0]
}
 80006b8:	0018      	movs	r0, r3
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	20000070 	.word	0x20000070

080006c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	0002      	movs	r2, r0
 80006cc:	1dfb      	adds	r3, r7, #7
 80006ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006d0:	1dfb      	adds	r3, r7, #7
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80006d6:	d809      	bhi.n	80006ec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006d8:	1dfb      	adds	r3, r7, #7
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	001a      	movs	r2, r3
 80006de:	231f      	movs	r3, #31
 80006e0:	401a      	ands	r2, r3
 80006e2:	4b04      	ldr	r3, [pc, #16]	@ (80006f4 <__NVIC_EnableIRQ+0x30>)
 80006e4:	2101      	movs	r1, #1
 80006e6:	4091      	lsls	r1, r2
 80006e8:	000a      	movs	r2, r1
 80006ea:	601a      	str	r2, [r3, #0]
  }
}
 80006ec:	46c0      	nop			@ (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b002      	add	sp, #8
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	e000e100 	.word	0xe000e100

080006f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f8:	b590      	push	{r4, r7, lr}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	0002      	movs	r2, r0
 8000700:	6039      	str	r1, [r7, #0]
 8000702:	1dfb      	adds	r3, r7, #7
 8000704:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000706:	1dfb      	adds	r3, r7, #7
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b7f      	cmp	r3, #127	@ 0x7f
 800070c:	d828      	bhi.n	8000760 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800070e:	4a2f      	ldr	r2, [pc, #188]	@ (80007cc <__NVIC_SetPriority+0xd4>)
 8000710:	1dfb      	adds	r3, r7, #7
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b25b      	sxtb	r3, r3
 8000716:	089b      	lsrs	r3, r3, #2
 8000718:	33c0      	adds	r3, #192	@ 0xc0
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	589b      	ldr	r3, [r3, r2]
 800071e:	1dfa      	adds	r2, r7, #7
 8000720:	7812      	ldrb	r2, [r2, #0]
 8000722:	0011      	movs	r1, r2
 8000724:	2203      	movs	r2, #3
 8000726:	400a      	ands	r2, r1
 8000728:	00d2      	lsls	r2, r2, #3
 800072a:	21ff      	movs	r1, #255	@ 0xff
 800072c:	4091      	lsls	r1, r2
 800072e:	000a      	movs	r2, r1
 8000730:	43d2      	mvns	r2, r2
 8000732:	401a      	ands	r2, r3
 8000734:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	019b      	lsls	r3, r3, #6
 800073a:	22ff      	movs	r2, #255	@ 0xff
 800073c:	401a      	ands	r2, r3
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	0018      	movs	r0, r3
 8000744:	2303      	movs	r3, #3
 8000746:	4003      	ands	r3, r0
 8000748:	00db      	lsls	r3, r3, #3
 800074a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800074c:	481f      	ldr	r0, [pc, #124]	@ (80007cc <__NVIC_SetPriority+0xd4>)
 800074e:	1dfb      	adds	r3, r7, #7
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	b25b      	sxtb	r3, r3
 8000754:	089b      	lsrs	r3, r3, #2
 8000756:	430a      	orrs	r2, r1
 8000758:	33c0      	adds	r3, #192	@ 0xc0
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800075e:	e031      	b.n	80007c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000760:	4a1b      	ldr	r2, [pc, #108]	@ (80007d0 <__NVIC_SetPriority+0xd8>)
 8000762:	1dfb      	adds	r3, r7, #7
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	0019      	movs	r1, r3
 8000768:	230f      	movs	r3, #15
 800076a:	400b      	ands	r3, r1
 800076c:	3b08      	subs	r3, #8
 800076e:	089b      	lsrs	r3, r3, #2
 8000770:	3306      	adds	r3, #6
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	18d3      	adds	r3, r2, r3
 8000776:	3304      	adds	r3, #4
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	1dfa      	adds	r2, r7, #7
 800077c:	7812      	ldrb	r2, [r2, #0]
 800077e:	0011      	movs	r1, r2
 8000780:	2203      	movs	r2, #3
 8000782:	400a      	ands	r2, r1
 8000784:	00d2      	lsls	r2, r2, #3
 8000786:	21ff      	movs	r1, #255	@ 0xff
 8000788:	4091      	lsls	r1, r2
 800078a:	000a      	movs	r2, r1
 800078c:	43d2      	mvns	r2, r2
 800078e:	401a      	ands	r2, r3
 8000790:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	019b      	lsls	r3, r3, #6
 8000796:	22ff      	movs	r2, #255	@ 0xff
 8000798:	401a      	ands	r2, r3
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	0018      	movs	r0, r3
 80007a0:	2303      	movs	r3, #3
 80007a2:	4003      	ands	r3, r0
 80007a4:	00db      	lsls	r3, r3, #3
 80007a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007a8:	4809      	ldr	r0, [pc, #36]	@ (80007d0 <__NVIC_SetPriority+0xd8>)
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	001c      	movs	r4, r3
 80007b0:	230f      	movs	r3, #15
 80007b2:	4023      	ands	r3, r4
 80007b4:	3b08      	subs	r3, #8
 80007b6:	089b      	lsrs	r3, r3, #2
 80007b8:	430a      	orrs	r2, r1
 80007ba:	3306      	adds	r3, #6
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	18c3      	adds	r3, r0, r3
 80007c0:	3304      	adds	r3, #4
 80007c2:	601a      	str	r2, [r3, #0]
}
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b003      	add	sp, #12
 80007ca:	bd90      	pop	{r4, r7, pc}
 80007cc:	e000e100 	.word	0xe000e100
 80007d0:	e000ed00 	.word	0xe000ed00

080007d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	1e5a      	subs	r2, r3, #1
 80007e0:	2380      	movs	r3, #128	@ 0x80
 80007e2:	045b      	lsls	r3, r3, #17
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d301      	bcc.n	80007ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007e8:	2301      	movs	r3, #1
 80007ea:	e010      	b.n	800080e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000818 <SysTick_Config+0x44>)
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	3a01      	subs	r2, #1
 80007f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007f4:	2301      	movs	r3, #1
 80007f6:	425b      	negs	r3, r3
 80007f8:	2103      	movs	r1, #3
 80007fa:	0018      	movs	r0, r3
 80007fc:	f7ff ff7c 	bl	80006f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000800:	4b05      	ldr	r3, [pc, #20]	@ (8000818 <SysTick_Config+0x44>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000806:	4b04      	ldr	r3, [pc, #16]	@ (8000818 <SysTick_Config+0x44>)
 8000808:	2207      	movs	r2, #7
 800080a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800080c:	2300      	movs	r3, #0
}
 800080e:	0018      	movs	r0, r3
 8000810:	46bd      	mov	sp, r7
 8000812:	b002      	add	sp, #8
 8000814:	bd80      	pop	{r7, pc}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	e000e010 	.word	0xe000e010

0800081c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	60b9      	str	r1, [r7, #8]
 8000824:	607a      	str	r2, [r7, #4]
 8000826:	210f      	movs	r1, #15
 8000828:	187b      	adds	r3, r7, r1
 800082a:	1c02      	adds	r2, r0, #0
 800082c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	187b      	adds	r3, r7, r1
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	b25b      	sxtb	r3, r3
 8000836:	0011      	movs	r1, r2
 8000838:	0018      	movs	r0, r3
 800083a:	f7ff ff5d 	bl	80006f8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b004      	add	sp, #16
 8000844:	bd80      	pop	{r7, pc}

08000846 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
 800084c:	0002      	movs	r2, r0
 800084e:	1dfb      	adds	r3, r7, #7
 8000850:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	b25b      	sxtb	r3, r3
 8000858:	0018      	movs	r0, r3
 800085a:	f7ff ff33 	bl	80006c4 <__NVIC_EnableIRQ>
}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	46bd      	mov	sp, r7
 8000862:	b002      	add	sp, #8
 8000864:	bd80      	pop	{r7, pc}

08000866 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	b082      	sub	sp, #8
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	0018      	movs	r0, r3
 8000872:	f7ff ffaf 	bl	80007d4 <SysTick_Config>
 8000876:	0003      	movs	r3, r0
}
 8000878:	0018      	movs	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	b002      	add	sp, #8
 800087e:	bd80      	pop	{r7, pc}

08000880 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800088a:	2300      	movs	r3, #0
 800088c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800088e:	e149      	b.n	8000b24 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2101      	movs	r1, #1
 8000896:	697a      	ldr	r2, [r7, #20]
 8000898:	4091      	lsls	r1, r2
 800089a:	000a      	movs	r2, r1
 800089c:	4013      	ands	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d100      	bne.n	80008a8 <HAL_GPIO_Init+0x28>
 80008a6:	e13a      	b.n	8000b1e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2203      	movs	r2, #3
 80008ae:	4013      	ands	r3, r2
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d005      	beq.n	80008c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2203      	movs	r2, #3
 80008ba:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008bc:	2b02      	cmp	r3, #2
 80008be:	d130      	bne.n	8000922 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	689b      	ldr	r3, [r3, #8]
 80008c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	2203      	movs	r2, #3
 80008cc:	409a      	lsls	r2, r3
 80008ce:	0013      	movs	r3, r2
 80008d0:	43da      	mvns	r2, r3
 80008d2:	693b      	ldr	r3, [r7, #16]
 80008d4:	4013      	ands	r3, r2
 80008d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	68da      	ldr	r2, [r3, #12]
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	005b      	lsls	r3, r3, #1
 80008e0:	409a      	lsls	r2, r3
 80008e2:	0013      	movs	r3, r2
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	693a      	ldr	r2, [r7, #16]
 80008ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008f6:	2201      	movs	r2, #1
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	409a      	lsls	r2, r3
 80008fc:	0013      	movs	r3, r2
 80008fe:	43da      	mvns	r2, r3
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	4013      	ands	r3, r2
 8000904:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	091b      	lsrs	r3, r3, #4
 800090c:	2201      	movs	r2, #1
 800090e:	401a      	ands	r2, r3
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	409a      	lsls	r2, r3
 8000914:	0013      	movs	r3, r2
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	4313      	orrs	r3, r2
 800091a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	2203      	movs	r2, #3
 8000928:	4013      	ands	r3, r2
 800092a:	2b03      	cmp	r3, #3
 800092c:	d017      	beq.n	800095e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	68db      	ldr	r3, [r3, #12]
 8000932:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	2203      	movs	r2, #3
 800093a:	409a      	lsls	r2, r3
 800093c:	0013      	movs	r3, r2
 800093e:	43da      	mvns	r2, r3
 8000940:	693b      	ldr	r3, [r7, #16]
 8000942:	4013      	ands	r3, r2
 8000944:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	689a      	ldr	r2, [r3, #8]
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	409a      	lsls	r2, r3
 8000950:	0013      	movs	r3, r2
 8000952:	693a      	ldr	r2, [r7, #16]
 8000954:	4313      	orrs	r3, r2
 8000956:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	2203      	movs	r2, #3
 8000964:	4013      	ands	r3, r2
 8000966:	2b02      	cmp	r3, #2
 8000968:	d123      	bne.n	80009b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	08da      	lsrs	r2, r3, #3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3208      	adds	r2, #8
 8000972:	0092      	lsls	r2, r2, #2
 8000974:	58d3      	ldr	r3, [r2, r3]
 8000976:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	2207      	movs	r2, #7
 800097c:	4013      	ands	r3, r2
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	220f      	movs	r2, #15
 8000982:	409a      	lsls	r2, r3
 8000984:	0013      	movs	r3, r2
 8000986:	43da      	mvns	r2, r3
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	4013      	ands	r3, r2
 800098c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	691a      	ldr	r2, [r3, #16]
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	2107      	movs	r1, #7
 8000996:	400b      	ands	r3, r1
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	409a      	lsls	r2, r3
 800099c:	0013      	movs	r3, r2
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	08da      	lsrs	r2, r3, #3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	3208      	adds	r2, #8
 80009ac:	0092      	lsls	r2, r2, #2
 80009ae:	6939      	ldr	r1, [r7, #16]
 80009b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	2203      	movs	r2, #3
 80009be:	409a      	lsls	r2, r3
 80009c0:	0013      	movs	r3, r2
 80009c2:	43da      	mvns	r2, r3
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	4013      	ands	r3, r2
 80009c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	2203      	movs	r2, #3
 80009d0:	401a      	ands	r2, r3
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	409a      	lsls	r2, r3
 80009d8:	0013      	movs	r3, r2
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	4313      	orrs	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685a      	ldr	r2, [r3, #4]
 80009ea:	23c0      	movs	r3, #192	@ 0xc0
 80009ec:	029b      	lsls	r3, r3, #10
 80009ee:	4013      	ands	r3, r2
 80009f0:	d100      	bne.n	80009f4 <HAL_GPIO_Init+0x174>
 80009f2:	e094      	b.n	8000b1e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f4:	4b51      	ldr	r3, [pc, #324]	@ (8000b3c <HAL_GPIO_Init+0x2bc>)
 80009f6:	699a      	ldr	r2, [r3, #24]
 80009f8:	4b50      	ldr	r3, [pc, #320]	@ (8000b3c <HAL_GPIO_Init+0x2bc>)
 80009fa:	2101      	movs	r1, #1
 80009fc:	430a      	orrs	r2, r1
 80009fe:	619a      	str	r2, [r3, #24]
 8000a00:	4b4e      	ldr	r3, [pc, #312]	@ (8000b3c <HAL_GPIO_Init+0x2bc>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	2201      	movs	r2, #1
 8000a06:	4013      	ands	r3, r2
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a0c:	4a4c      	ldr	r2, [pc, #304]	@ (8000b40 <HAL_GPIO_Init+0x2c0>)
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	089b      	lsrs	r3, r3, #2
 8000a12:	3302      	adds	r3, #2
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	589b      	ldr	r3, [r3, r2]
 8000a18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	2203      	movs	r2, #3
 8000a1e:	4013      	ands	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	220f      	movs	r2, #15
 8000a24:	409a      	lsls	r2, r3
 8000a26:	0013      	movs	r3, r2
 8000a28:	43da      	mvns	r2, r3
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a30:	687a      	ldr	r2, [r7, #4]
 8000a32:	2390      	movs	r3, #144	@ 0x90
 8000a34:	05db      	lsls	r3, r3, #23
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d00d      	beq.n	8000a56 <HAL_GPIO_Init+0x1d6>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a41      	ldr	r2, [pc, #260]	@ (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d007      	beq.n	8000a52 <HAL_GPIO_Init+0x1d2>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a40      	ldr	r2, [pc, #256]	@ (8000b48 <HAL_GPIO_Init+0x2c8>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d101      	bne.n	8000a4e <HAL_GPIO_Init+0x1ce>
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	e004      	b.n	8000a58 <HAL_GPIO_Init+0x1d8>
 8000a4e:	2305      	movs	r3, #5
 8000a50:	e002      	b.n	8000a58 <HAL_GPIO_Init+0x1d8>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e000      	b.n	8000a58 <HAL_GPIO_Init+0x1d8>
 8000a56:	2300      	movs	r3, #0
 8000a58:	697a      	ldr	r2, [r7, #20]
 8000a5a:	2103      	movs	r1, #3
 8000a5c:	400a      	ands	r2, r1
 8000a5e:	0092      	lsls	r2, r2, #2
 8000a60:	4093      	lsls	r3, r2
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a68:	4935      	ldr	r1, [pc, #212]	@ (8000b40 <HAL_GPIO_Init+0x2c0>)
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	089b      	lsrs	r3, r3, #2
 8000a6e:	3302      	adds	r3, #2
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a76:	4b35      	ldr	r3, [pc, #212]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000a78:	689b      	ldr	r3, [r3, #8]
 8000a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	43da      	mvns	r2, r3
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	685a      	ldr	r2, [r3, #4]
 8000a8a:	2380      	movs	r3, #128	@ 0x80
 8000a8c:	035b      	lsls	r3, r3, #13
 8000a8e:	4013      	ands	r3, r2
 8000a90:	d003      	beq.n	8000a9a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	4313      	orrs	r3, r2
 8000a98:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000a9c:	693a      	ldr	r2, [r7, #16]
 8000a9e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	43da      	mvns	r2, r3
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	4013      	ands	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685a      	ldr	r2, [r3, #4]
 8000ab4:	2380      	movs	r3, #128	@ 0x80
 8000ab6:	039b      	lsls	r3, r3, #14
 8000ab8:	4013      	ands	r3, r2
 8000aba:	d003      	beq.n	8000ac4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ac4:	4b21      	ldr	r3, [pc, #132]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000ac6:	693a      	ldr	r2, [r7, #16]
 8000ac8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000aca:	4b20      	ldr	r3, [pc, #128]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	43da      	mvns	r2, r3
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	2380      	movs	r3, #128	@ 0x80
 8000ae0:	029b      	lsls	r3, r3, #10
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	d003      	beq.n	8000aee <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000aee:	4b17      	ldr	r3, [pc, #92]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000af4:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	43da      	mvns	r2, r3
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	4013      	ands	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685a      	ldr	r2, [r3, #4]
 8000b08:	2380      	movs	r3, #128	@ 0x80
 8000b0a:	025b      	lsls	r3, r3, #9
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	d003      	beq.n	8000b18 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b18:	4b0c      	ldr	r3, [pc, #48]	@ (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	40da      	lsrs	r2, r3
 8000b2c:	1e13      	subs	r3, r2, #0
 8000b2e:	d000      	beq.n	8000b32 <HAL_GPIO_Init+0x2b2>
 8000b30:	e6ae      	b.n	8000890 <HAL_GPIO_Init+0x10>
  } 
}
 8000b32:	46c0      	nop			@ (mov r8, r8)
 8000b34:	46c0      	nop			@ (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b006      	add	sp, #24
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	40010000 	.word	0x40010000
 8000b44:	48000400 	.word	0x48000400
 8000b48:	48000800 	.word	0x48000800
 8000b4c:	40010400 	.word	0x40010400

08000b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	0008      	movs	r0, r1
 8000b5a:	0011      	movs	r1, r2
 8000b5c:	1cbb      	adds	r3, r7, #2
 8000b5e:	1c02      	adds	r2, r0, #0
 8000b60:	801a      	strh	r2, [r3, #0]
 8000b62:	1c7b      	adds	r3, r7, #1
 8000b64:	1c0a      	adds	r2, r1, #0
 8000b66:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b68:	1c7b      	adds	r3, r7, #1
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d004      	beq.n	8000b7a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b70:	1cbb      	adds	r3, r7, #2
 8000b72:	881a      	ldrh	r2, [r3, #0]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b78:	e003      	b.n	8000b82 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b7a:	1cbb      	adds	r3, r7, #2
 8000b7c:	881a      	ldrh	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	46bd      	mov	sp, r7
 8000b86:	b002      	add	sp, #8
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b084      	sub	sp, #16
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
 8000b92:	000a      	movs	r2, r1
 8000b94:	1cbb      	adds	r3, r7, #2
 8000b96:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	695b      	ldr	r3, [r3, #20]
 8000b9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b9e:	1cbb      	adds	r3, r7, #2
 8000ba0:	881b      	ldrh	r3, [r3, #0]
 8000ba2:	68fa      	ldr	r2, [r7, #12]
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	041a      	lsls	r2, r3, #16
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	43db      	mvns	r3, r3
 8000bac:	1cb9      	adds	r1, r7, #2
 8000bae:	8809      	ldrh	r1, [r1, #0]
 8000bb0:	400b      	ands	r3, r1
 8000bb2:	431a      	orrs	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	619a      	str	r2, [r3, #24]
}
 8000bb8:	46c0      	nop			@ (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b004      	add	sp, #16
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b088      	sub	sp, #32
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d102      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	f000 fb76 	bl	80012c0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2201      	movs	r2, #1
 8000bda:	4013      	ands	r3, r2
 8000bdc:	d100      	bne.n	8000be0 <HAL_RCC_OscConfig+0x20>
 8000bde:	e08e      	b.n	8000cfe <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000be0:	4bc5      	ldr	r3, [pc, #788]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	220c      	movs	r2, #12
 8000be6:	4013      	ands	r3, r2
 8000be8:	2b04      	cmp	r3, #4
 8000bea:	d00e      	beq.n	8000c0a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bec:	4bc2      	ldr	r3, [pc, #776]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	220c      	movs	r2, #12
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	2b08      	cmp	r3, #8
 8000bf6:	d117      	bne.n	8000c28 <HAL_RCC_OscConfig+0x68>
 8000bf8:	4bbf      	ldr	r3, [pc, #764]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000bfa:	685a      	ldr	r2, [r3, #4]
 8000bfc:	23c0      	movs	r3, #192	@ 0xc0
 8000bfe:	025b      	lsls	r3, r3, #9
 8000c00:	401a      	ands	r2, r3
 8000c02:	2380      	movs	r3, #128	@ 0x80
 8000c04:	025b      	lsls	r3, r3, #9
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d10e      	bne.n	8000c28 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c0a:	4bbb      	ldr	r3, [pc, #748]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	2380      	movs	r3, #128	@ 0x80
 8000c10:	029b      	lsls	r3, r3, #10
 8000c12:	4013      	ands	r3, r2
 8000c14:	d100      	bne.n	8000c18 <HAL_RCC_OscConfig+0x58>
 8000c16:	e071      	b.n	8000cfc <HAL_RCC_OscConfig+0x13c>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d000      	beq.n	8000c22 <HAL_RCC_OscConfig+0x62>
 8000c20:	e06c      	b.n	8000cfc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	f000 fb4c 	bl	80012c0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d107      	bne.n	8000c40 <HAL_RCC_OscConfig+0x80>
 8000c30:	4bb1      	ldr	r3, [pc, #708]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	4bb0      	ldr	r3, [pc, #704]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c36:	2180      	movs	r1, #128	@ 0x80
 8000c38:	0249      	lsls	r1, r1, #9
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	e02f      	b.n	8000ca0 <HAL_RCC_OscConfig+0xe0>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d10c      	bne.n	8000c62 <HAL_RCC_OscConfig+0xa2>
 8000c48:	4bab      	ldr	r3, [pc, #684]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4baa      	ldr	r3, [pc, #680]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c4e:	49ab      	ldr	r1, [pc, #684]	@ (8000efc <HAL_RCC_OscConfig+0x33c>)
 8000c50:	400a      	ands	r2, r1
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	4ba8      	ldr	r3, [pc, #672]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4ba7      	ldr	r3, [pc, #668]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c5a:	49a9      	ldr	r1, [pc, #676]	@ (8000f00 <HAL_RCC_OscConfig+0x340>)
 8000c5c:	400a      	ands	r2, r1
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	e01e      	b.n	8000ca0 <HAL_RCC_OscConfig+0xe0>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	2b05      	cmp	r3, #5
 8000c68:	d10e      	bne.n	8000c88 <HAL_RCC_OscConfig+0xc8>
 8000c6a:	4ba3      	ldr	r3, [pc, #652]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	4ba2      	ldr	r3, [pc, #648]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c70:	2180      	movs	r1, #128	@ 0x80
 8000c72:	02c9      	lsls	r1, r1, #11
 8000c74:	430a      	orrs	r2, r1
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	4b9f      	ldr	r3, [pc, #636]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	4b9e      	ldr	r3, [pc, #632]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c7e:	2180      	movs	r1, #128	@ 0x80
 8000c80:	0249      	lsls	r1, r1, #9
 8000c82:	430a      	orrs	r2, r1
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	e00b      	b.n	8000ca0 <HAL_RCC_OscConfig+0xe0>
 8000c88:	4b9b      	ldr	r3, [pc, #620]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b9a      	ldr	r3, [pc, #616]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c8e:	499b      	ldr	r1, [pc, #620]	@ (8000efc <HAL_RCC_OscConfig+0x33c>)
 8000c90:	400a      	ands	r2, r1
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	4b98      	ldr	r3, [pc, #608]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4b97      	ldr	r3, [pc, #604]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000c9a:	4999      	ldr	r1, [pc, #612]	@ (8000f00 <HAL_RCC_OscConfig+0x340>)
 8000c9c:	400a      	ands	r2, r1
 8000c9e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d014      	beq.n	8000cd2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fd02 	bl	80006b0 <HAL_GetTick>
 8000cac:	0003      	movs	r3, r0
 8000cae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb0:	e008      	b.n	8000cc4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cb2:	f7ff fcfd 	bl	80006b0 <HAL_GetTick>
 8000cb6:	0002      	movs	r2, r0
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	2b64      	cmp	r3, #100	@ 0x64
 8000cbe:	d901      	bls.n	8000cc4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	e2fd      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cc4:	4b8c      	ldr	r3, [pc, #560]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	2380      	movs	r3, #128	@ 0x80
 8000cca:	029b      	lsls	r3, r3, #10
 8000ccc:	4013      	ands	r3, r2
 8000cce:	d0f0      	beq.n	8000cb2 <HAL_RCC_OscConfig+0xf2>
 8000cd0:	e015      	b.n	8000cfe <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd2:	f7ff fced 	bl	80006b0 <HAL_GetTick>
 8000cd6:	0003      	movs	r3, r0
 8000cd8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cda:	e008      	b.n	8000cee <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cdc:	f7ff fce8 	bl	80006b0 <HAL_GetTick>
 8000ce0:	0002      	movs	r2, r0
 8000ce2:	69bb      	ldr	r3, [r7, #24]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	2b64      	cmp	r3, #100	@ 0x64
 8000ce8:	d901      	bls.n	8000cee <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000cea:	2303      	movs	r3, #3
 8000cec:	e2e8      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cee:	4b82      	ldr	r3, [pc, #520]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	2380      	movs	r3, #128	@ 0x80
 8000cf4:	029b      	lsls	r3, r3, #10
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	d1f0      	bne.n	8000cdc <HAL_RCC_OscConfig+0x11c>
 8000cfa:	e000      	b.n	8000cfe <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cfc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2202      	movs	r2, #2
 8000d04:	4013      	ands	r3, r2
 8000d06:	d100      	bne.n	8000d0a <HAL_RCC_OscConfig+0x14a>
 8000d08:	e06c      	b.n	8000de4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d0a:	4b7b      	ldr	r3, [pc, #492]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	220c      	movs	r2, #12
 8000d10:	4013      	ands	r3, r2
 8000d12:	d00e      	beq.n	8000d32 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d14:	4b78      	ldr	r3, [pc, #480]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	220c      	movs	r2, #12
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	2b08      	cmp	r3, #8
 8000d1e:	d11f      	bne.n	8000d60 <HAL_RCC_OscConfig+0x1a0>
 8000d20:	4b75      	ldr	r3, [pc, #468]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d22:	685a      	ldr	r2, [r3, #4]
 8000d24:	23c0      	movs	r3, #192	@ 0xc0
 8000d26:	025b      	lsls	r3, r3, #9
 8000d28:	401a      	ands	r2, r3
 8000d2a:	2380      	movs	r3, #128	@ 0x80
 8000d2c:	021b      	lsls	r3, r3, #8
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d116      	bne.n	8000d60 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d32:	4b71      	ldr	r3, [pc, #452]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2202      	movs	r2, #2
 8000d38:	4013      	ands	r3, r2
 8000d3a:	d005      	beq.n	8000d48 <HAL_RCC_OscConfig+0x188>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d001      	beq.n	8000d48 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000d44:	2301      	movs	r3, #1
 8000d46:	e2bb      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d48:	4b6b      	ldr	r3, [pc, #428]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	22f8      	movs	r2, #248	@ 0xf8
 8000d4e:	4393      	bics	r3, r2
 8000d50:	0019      	movs	r1, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	691b      	ldr	r3, [r3, #16]
 8000d56:	00da      	lsls	r2, r3, #3
 8000d58:	4b67      	ldr	r3, [pc, #412]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d5e:	e041      	b.n	8000de4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d024      	beq.n	8000db2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d68:	4b63      	ldr	r3, [pc, #396]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4b62      	ldr	r3, [pc, #392]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d6e:	2101      	movs	r1, #1
 8000d70:	430a      	orrs	r2, r1
 8000d72:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d74:	f7ff fc9c 	bl	80006b0 <HAL_GetTick>
 8000d78:	0003      	movs	r3, r0
 8000d7a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d7c:	e008      	b.n	8000d90 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d7e:	f7ff fc97 	bl	80006b0 <HAL_GetTick>
 8000d82:	0002      	movs	r2, r0
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d901      	bls.n	8000d90 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e297      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d90:	4b59      	ldr	r3, [pc, #356]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2202      	movs	r2, #2
 8000d96:	4013      	ands	r3, r2
 8000d98:	d0f1      	beq.n	8000d7e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d9a:	4b57      	ldr	r3, [pc, #348]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	22f8      	movs	r2, #248	@ 0xf8
 8000da0:	4393      	bics	r3, r2
 8000da2:	0019      	movs	r1, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	00da      	lsls	r2, r3, #3
 8000daa:	4b53      	ldr	r3, [pc, #332]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000dac:	430a      	orrs	r2, r1
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	e018      	b.n	8000de4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000db2:	4b51      	ldr	r3, [pc, #324]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	4b50      	ldr	r3, [pc, #320]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000db8:	2101      	movs	r1, #1
 8000dba:	438a      	bics	r2, r1
 8000dbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dbe:	f7ff fc77 	bl	80006b0 <HAL_GetTick>
 8000dc2:	0003      	movs	r3, r0
 8000dc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dc8:	f7ff fc72 	bl	80006b0 <HAL_GetTick>
 8000dcc:	0002      	movs	r2, r0
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e272      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dda:	4b47      	ldr	r3, [pc, #284]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2202      	movs	r2, #2
 8000de0:	4013      	ands	r3, r2
 8000de2:	d1f1      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2208      	movs	r2, #8
 8000dea:	4013      	ands	r3, r2
 8000dec:	d036      	beq.n	8000e5c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	69db      	ldr	r3, [r3, #28]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d019      	beq.n	8000e2a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000df6:	4b40      	ldr	r3, [pc, #256]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000df8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dfa:	4b3f      	ldr	r3, [pc, #252]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e02:	f7ff fc55 	bl	80006b0 <HAL_GetTick>
 8000e06:	0003      	movs	r3, r0
 8000e08:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e0a:	e008      	b.n	8000e1e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e0c:	f7ff fc50 	bl	80006b0 <HAL_GetTick>
 8000e10:	0002      	movs	r2, r0
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d901      	bls.n	8000e1e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e250      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e1e:	4b36      	ldr	r3, [pc, #216]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e22:	2202      	movs	r2, #2
 8000e24:	4013      	ands	r3, r2
 8000e26:	d0f1      	beq.n	8000e0c <HAL_RCC_OscConfig+0x24c>
 8000e28:	e018      	b.n	8000e5c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e2a:	4b33      	ldr	r3, [pc, #204]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e2e:	4b32      	ldr	r3, [pc, #200]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e30:	2101      	movs	r1, #1
 8000e32:	438a      	bics	r2, r1
 8000e34:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e36:	f7ff fc3b 	bl	80006b0 <HAL_GetTick>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e3e:	e008      	b.n	8000e52 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e40:	f7ff fc36 	bl	80006b0 <HAL_GetTick>
 8000e44:	0002      	movs	r2, r0
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	2b02      	cmp	r3, #2
 8000e4c:	d901      	bls.n	8000e52 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	e236      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e52:	4b29      	ldr	r3, [pc, #164]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e56:	2202      	movs	r2, #2
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d1f1      	bne.n	8000e40 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2204      	movs	r2, #4
 8000e62:	4013      	ands	r3, r2
 8000e64:	d100      	bne.n	8000e68 <HAL_RCC_OscConfig+0x2a8>
 8000e66:	e0b5      	b.n	8000fd4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e68:	201f      	movs	r0, #31
 8000e6a:	183b      	adds	r3, r7, r0
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e70:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e72:	69da      	ldr	r2, [r3, #28]
 8000e74:	2380      	movs	r3, #128	@ 0x80
 8000e76:	055b      	lsls	r3, r3, #21
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d110      	bne.n	8000e9e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e7e:	69da      	ldr	r2, [r3, #28]
 8000e80:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e82:	2180      	movs	r1, #128	@ 0x80
 8000e84:	0549      	lsls	r1, r1, #21
 8000e86:	430a      	orrs	r2, r1
 8000e88:	61da      	str	r2, [r3, #28]
 8000e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000e8c:	69da      	ldr	r2, [r3, #28]
 8000e8e:	2380      	movs	r3, #128	@ 0x80
 8000e90:	055b      	lsls	r3, r3, #21
 8000e92:	4013      	ands	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
 8000e96:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e98:	183b      	adds	r3, r7, r0
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e9e:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <HAL_RCC_OscConfig+0x344>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	2380      	movs	r3, #128	@ 0x80
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	d11a      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eaa:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <HAL_RCC_OscConfig+0x344>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <HAL_RCC_OscConfig+0x344>)
 8000eb0:	2180      	movs	r1, #128	@ 0x80
 8000eb2:	0049      	lsls	r1, r1, #1
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eb8:	f7ff fbfa 	bl	80006b0 <HAL_GetTick>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ec2:	f7ff fbf5 	bl	80006b0 <HAL_GetTick>
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b64      	cmp	r3, #100	@ 0x64
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e1f5      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f04 <HAL_RCC_OscConfig+0x344>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	2380      	movs	r3, #128	@ 0x80
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	4013      	ands	r3, r2
 8000ede:	d0f0      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d10f      	bne.n	8000f08 <HAL_RCC_OscConfig+0x348>
 8000ee8:	4b03      	ldr	r3, [pc, #12]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000eea:	6a1a      	ldr	r2, [r3, #32]
 8000eec:	4b02      	ldr	r3, [pc, #8]	@ (8000ef8 <HAL_RCC_OscConfig+0x338>)
 8000eee:	2101      	movs	r1, #1
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	621a      	str	r2, [r3, #32]
 8000ef4:	e036      	b.n	8000f64 <HAL_RCC_OscConfig+0x3a4>
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	fffeffff 	.word	0xfffeffff
 8000f00:	fffbffff 	.word	0xfffbffff
 8000f04:	40007000 	.word	0x40007000
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10c      	bne.n	8000f2a <HAL_RCC_OscConfig+0x36a>
 8000f10:	4bca      	ldr	r3, [pc, #808]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f12:	6a1a      	ldr	r2, [r3, #32]
 8000f14:	4bc9      	ldr	r3, [pc, #804]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f16:	2101      	movs	r1, #1
 8000f18:	438a      	bics	r2, r1
 8000f1a:	621a      	str	r2, [r3, #32]
 8000f1c:	4bc7      	ldr	r3, [pc, #796]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f1e:	6a1a      	ldr	r2, [r3, #32]
 8000f20:	4bc6      	ldr	r3, [pc, #792]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f22:	2104      	movs	r1, #4
 8000f24:	438a      	bics	r2, r1
 8000f26:	621a      	str	r2, [r3, #32]
 8000f28:	e01c      	b.n	8000f64 <HAL_RCC_OscConfig+0x3a4>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	2b05      	cmp	r3, #5
 8000f30:	d10c      	bne.n	8000f4c <HAL_RCC_OscConfig+0x38c>
 8000f32:	4bc2      	ldr	r3, [pc, #776]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f34:	6a1a      	ldr	r2, [r3, #32]
 8000f36:	4bc1      	ldr	r3, [pc, #772]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f38:	2104      	movs	r1, #4
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	621a      	str	r2, [r3, #32]
 8000f3e:	4bbf      	ldr	r3, [pc, #764]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f40:	6a1a      	ldr	r2, [r3, #32]
 8000f42:	4bbe      	ldr	r3, [pc, #760]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f44:	2101      	movs	r1, #1
 8000f46:	430a      	orrs	r2, r1
 8000f48:	621a      	str	r2, [r3, #32]
 8000f4a:	e00b      	b.n	8000f64 <HAL_RCC_OscConfig+0x3a4>
 8000f4c:	4bbb      	ldr	r3, [pc, #748]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f4e:	6a1a      	ldr	r2, [r3, #32]
 8000f50:	4bba      	ldr	r3, [pc, #744]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f52:	2101      	movs	r1, #1
 8000f54:	438a      	bics	r2, r1
 8000f56:	621a      	str	r2, [r3, #32]
 8000f58:	4bb8      	ldr	r3, [pc, #736]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f5a:	6a1a      	ldr	r2, [r3, #32]
 8000f5c:	4bb7      	ldr	r3, [pc, #732]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f5e:	2104      	movs	r1, #4
 8000f60:	438a      	bics	r2, r1
 8000f62:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d014      	beq.n	8000f96 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f6c:	f7ff fba0 	bl	80006b0 <HAL_GetTick>
 8000f70:	0003      	movs	r3, r0
 8000f72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f74:	e009      	b.n	8000f8a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f76:	f7ff fb9b 	bl	80006b0 <HAL_GetTick>
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	4aaf      	ldr	r2, [pc, #700]	@ (8001240 <HAL_RCC_OscConfig+0x680>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e19a      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f8a:	4bac      	ldr	r3, [pc, #688]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000f8c:	6a1b      	ldr	r3, [r3, #32]
 8000f8e:	2202      	movs	r2, #2
 8000f90:	4013      	ands	r3, r2
 8000f92:	d0f0      	beq.n	8000f76 <HAL_RCC_OscConfig+0x3b6>
 8000f94:	e013      	b.n	8000fbe <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f96:	f7ff fb8b 	bl	80006b0 <HAL_GetTick>
 8000f9a:	0003      	movs	r3, r0
 8000f9c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f9e:	e009      	b.n	8000fb4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fa0:	f7ff fb86 	bl	80006b0 <HAL_GetTick>
 8000fa4:	0002      	movs	r2, r0
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	4aa5      	ldr	r2, [pc, #660]	@ (8001240 <HAL_RCC_OscConfig+0x680>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e185      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fb4:	4ba1      	ldr	r3, [pc, #644]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	2202      	movs	r2, #2
 8000fba:	4013      	ands	r3, r2
 8000fbc:	d1f0      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000fbe:	231f      	movs	r3, #31
 8000fc0:	18fb      	adds	r3, r7, r3
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d105      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fc8:	4b9c      	ldr	r3, [pc, #624]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000fca:	69da      	ldr	r2, [r3, #28]
 8000fcc:	4b9b      	ldr	r3, [pc, #620]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000fce:	499d      	ldr	r1, [pc, #628]	@ (8001244 <HAL_RCC_OscConfig+0x684>)
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2210      	movs	r2, #16
 8000fda:	4013      	ands	r3, r2
 8000fdc:	d063      	beq.n	80010a6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d12a      	bne.n	800103c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000fe6:	4b95      	ldr	r3, [pc, #596]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000fe8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fea:	4b94      	ldr	r3, [pc, #592]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000fec:	2104      	movs	r1, #4
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000ff2:	4b92      	ldr	r3, [pc, #584]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000ff4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ff6:	4b91      	ldr	r3, [pc, #580]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ffe:	f7ff fb57 	bl	80006b0 <HAL_GetTick>
 8001002:	0003      	movs	r3, r0
 8001004:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001008:	f7ff fb52 	bl	80006b0 <HAL_GetTick>
 800100c:	0002      	movs	r2, r0
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e152      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800101a:	4b88      	ldr	r3, [pc, #544]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800101c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800101e:	2202      	movs	r2, #2
 8001020:	4013      	ands	r3, r2
 8001022:	d0f1      	beq.n	8001008 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001024:	4b85      	ldr	r3, [pc, #532]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001028:	22f8      	movs	r2, #248	@ 0xf8
 800102a:	4393      	bics	r3, r2
 800102c:	0019      	movs	r1, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	699b      	ldr	r3, [r3, #24]
 8001032:	00da      	lsls	r2, r3, #3
 8001034:	4b81      	ldr	r3, [pc, #516]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001036:	430a      	orrs	r2, r1
 8001038:	635a      	str	r2, [r3, #52]	@ 0x34
 800103a:	e034      	b.n	80010a6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	3305      	adds	r3, #5
 8001042:	d111      	bne.n	8001068 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001044:	4b7d      	ldr	r3, [pc, #500]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001046:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001048:	4b7c      	ldr	r3, [pc, #496]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800104a:	2104      	movs	r1, #4
 800104c:	438a      	bics	r2, r1
 800104e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001050:	4b7a      	ldr	r3, [pc, #488]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001054:	22f8      	movs	r2, #248	@ 0xf8
 8001056:	4393      	bics	r3, r2
 8001058:	0019      	movs	r1, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	699b      	ldr	r3, [r3, #24]
 800105e:	00da      	lsls	r2, r3, #3
 8001060:	4b76      	ldr	r3, [pc, #472]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001062:	430a      	orrs	r2, r1
 8001064:	635a      	str	r2, [r3, #52]	@ 0x34
 8001066:	e01e      	b.n	80010a6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001068:	4b74      	ldr	r3, [pc, #464]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800106a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800106c:	4b73      	ldr	r3, [pc, #460]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800106e:	2104      	movs	r1, #4
 8001070:	430a      	orrs	r2, r1
 8001072:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001074:	4b71      	ldr	r3, [pc, #452]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001076:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001078:	4b70      	ldr	r3, [pc, #448]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800107a:	2101      	movs	r1, #1
 800107c:	438a      	bics	r2, r1
 800107e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001080:	f7ff fb16 	bl	80006b0 <HAL_GetTick>
 8001084:	0003      	movs	r3, r0
 8001086:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001088:	e008      	b.n	800109c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800108a:	f7ff fb11 	bl	80006b0 <HAL_GetTick>
 800108e:	0002      	movs	r2, r0
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	2b02      	cmp	r3, #2
 8001096:	d901      	bls.n	800109c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001098:	2303      	movs	r3, #3
 800109a:	e111      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800109c:	4b67      	ldr	r3, [pc, #412]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800109e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010a0:	2202      	movs	r2, #2
 80010a2:	4013      	ands	r3, r2
 80010a4:	d1f1      	bne.n	800108a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2220      	movs	r2, #32
 80010ac:	4013      	ands	r3, r2
 80010ae:	d05c      	beq.n	800116a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010b0:	4b62      	ldr	r3, [pc, #392]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	220c      	movs	r2, #12
 80010b6:	4013      	ands	r3, r2
 80010b8:	2b0c      	cmp	r3, #12
 80010ba:	d00e      	beq.n	80010da <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010bc:	4b5f      	ldr	r3, [pc, #380]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	220c      	movs	r2, #12
 80010c2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80010c4:	2b08      	cmp	r3, #8
 80010c6:	d114      	bne.n	80010f2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80010c8:	4b5c      	ldr	r3, [pc, #368]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80010ca:	685a      	ldr	r2, [r3, #4]
 80010cc:	23c0      	movs	r3, #192	@ 0xc0
 80010ce:	025b      	lsls	r3, r3, #9
 80010d0:	401a      	ands	r2, r3
 80010d2:	23c0      	movs	r3, #192	@ 0xc0
 80010d4:	025b      	lsls	r3, r3, #9
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d10b      	bne.n	80010f2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80010da:	4b58      	ldr	r3, [pc, #352]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80010dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010de:	2380      	movs	r3, #128	@ 0x80
 80010e0:	029b      	lsls	r3, r3, #10
 80010e2:	4013      	ands	r3, r2
 80010e4:	d040      	beq.n	8001168 <HAL_RCC_OscConfig+0x5a8>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a1b      	ldr	r3, [r3, #32]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d03c      	beq.n	8001168 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e0e6      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a1b      	ldr	r3, [r3, #32]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d01b      	beq.n	8001132 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80010fa:	4b50      	ldr	r3, [pc, #320]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80010fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010fe:	4b4f      	ldr	r3, [pc, #316]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001100:	2180      	movs	r1, #128	@ 0x80
 8001102:	0249      	lsls	r1, r1, #9
 8001104:	430a      	orrs	r2, r1
 8001106:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001108:	f7ff fad2 	bl	80006b0 <HAL_GetTick>
 800110c:	0003      	movs	r3, r0
 800110e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001110:	e008      	b.n	8001124 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001112:	f7ff facd 	bl	80006b0 <HAL_GetTick>
 8001116:	0002      	movs	r2, r0
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	2b02      	cmp	r3, #2
 800111e:	d901      	bls.n	8001124 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e0cd      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001124:	4b45      	ldr	r3, [pc, #276]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001126:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001128:	2380      	movs	r3, #128	@ 0x80
 800112a:	029b      	lsls	r3, r3, #10
 800112c:	4013      	ands	r3, r2
 800112e:	d0f0      	beq.n	8001112 <HAL_RCC_OscConfig+0x552>
 8001130:	e01b      	b.n	800116a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001132:	4b42      	ldr	r3, [pc, #264]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001134:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001136:	4b41      	ldr	r3, [pc, #260]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001138:	4943      	ldr	r1, [pc, #268]	@ (8001248 <HAL_RCC_OscConfig+0x688>)
 800113a:	400a      	ands	r2, r1
 800113c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113e:	f7ff fab7 	bl	80006b0 <HAL_GetTick>
 8001142:	0003      	movs	r3, r0
 8001144:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001148:	f7ff fab2 	bl	80006b0 <HAL_GetTick>
 800114c:	0002      	movs	r2, r0
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b02      	cmp	r3, #2
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e0b2      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800115a:	4b38      	ldr	r3, [pc, #224]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800115c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800115e:	2380      	movs	r3, #128	@ 0x80
 8001160:	029b      	lsls	r3, r3, #10
 8001162:	4013      	ands	r3, r2
 8001164:	d1f0      	bne.n	8001148 <HAL_RCC_OscConfig+0x588>
 8001166:	e000      	b.n	800116a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001168:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800116e:	2b00      	cmp	r3, #0
 8001170:	d100      	bne.n	8001174 <HAL_RCC_OscConfig+0x5b4>
 8001172:	e0a4      	b.n	80012be <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001174:	4b31      	ldr	r3, [pc, #196]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	220c      	movs	r2, #12
 800117a:	4013      	ands	r3, r2
 800117c:	2b08      	cmp	r3, #8
 800117e:	d100      	bne.n	8001182 <HAL_RCC_OscConfig+0x5c2>
 8001180:	e078      	b.n	8001274 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001186:	2b02      	cmp	r3, #2
 8001188:	d14c      	bne.n	8001224 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800118a:	4b2c      	ldr	r3, [pc, #176]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	4b2b      	ldr	r3, [pc, #172]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001190:	492e      	ldr	r1, [pc, #184]	@ (800124c <HAL_RCC_OscConfig+0x68c>)
 8001192:	400a      	ands	r2, r1
 8001194:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001196:	f7ff fa8b 	bl	80006b0 <HAL_GetTick>
 800119a:	0003      	movs	r3, r0
 800119c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800119e:	e008      	b.n	80011b2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011a0:	f7ff fa86 	bl	80006b0 <HAL_GetTick>
 80011a4:	0002      	movs	r2, r0
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e086      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b2:	4b22      	ldr	r3, [pc, #136]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	2380      	movs	r3, #128	@ 0x80
 80011b8:	049b      	lsls	r3, r3, #18
 80011ba:	4013      	ands	r3, r2
 80011bc:	d1f0      	bne.n	80011a0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011be:	4b1f      	ldr	r3, [pc, #124]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80011c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011c2:	220f      	movs	r2, #15
 80011c4:	4393      	bics	r3, r2
 80011c6:	0019      	movs	r1, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011cc:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80011ce:	430a      	orrs	r2, r1
 80011d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011d2:	4b1a      	ldr	r3, [pc, #104]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001250 <HAL_RCC_OscConfig+0x690>)
 80011d8:	4013      	ands	r3, r2
 80011da:	0019      	movs	r1, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e4:	431a      	orrs	r2, r3
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80011e8:	430a      	orrs	r2, r1
 80011ea:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b12      	ldr	r3, [pc, #72]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 80011f2:	2180      	movs	r1, #128	@ 0x80
 80011f4:	0449      	lsls	r1, r1, #17
 80011f6:	430a      	orrs	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011fa:	f7ff fa59 	bl	80006b0 <HAL_GetTick>
 80011fe:	0003      	movs	r3, r0
 8001200:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001202:	e008      	b.n	8001216 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001204:	f7ff fa54 	bl	80006b0 <HAL_GetTick>
 8001208:	0002      	movs	r2, r0
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b02      	cmp	r3, #2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e054      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001216:	4b09      	ldr	r3, [pc, #36]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	2380      	movs	r3, #128	@ 0x80
 800121c:	049b      	lsls	r3, r3, #18
 800121e:	4013      	ands	r3, r2
 8001220:	d0f0      	beq.n	8001204 <HAL_RCC_OscConfig+0x644>
 8001222:	e04c      	b.n	80012be <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001224:	4b05      	ldr	r3, [pc, #20]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	4b04      	ldr	r3, [pc, #16]	@ (800123c <HAL_RCC_OscConfig+0x67c>)
 800122a:	4908      	ldr	r1, [pc, #32]	@ (800124c <HAL_RCC_OscConfig+0x68c>)
 800122c:	400a      	ands	r2, r1
 800122e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001230:	f7ff fa3e 	bl	80006b0 <HAL_GetTick>
 8001234:	0003      	movs	r3, r0
 8001236:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001238:	e015      	b.n	8001266 <HAL_RCC_OscConfig+0x6a6>
 800123a:	46c0      	nop			@ (mov r8, r8)
 800123c:	40021000 	.word	0x40021000
 8001240:	00001388 	.word	0x00001388
 8001244:	efffffff 	.word	0xefffffff
 8001248:	fffeffff 	.word	0xfffeffff
 800124c:	feffffff 	.word	0xfeffffff
 8001250:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001254:	f7ff fa2c 	bl	80006b0 <HAL_GetTick>
 8001258:	0002      	movs	r2, r0
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e02c      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001266:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <HAL_RCC_OscConfig+0x708>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	2380      	movs	r3, #128	@ 0x80
 800126c:	049b      	lsls	r3, r3, #18
 800126e:	4013      	ands	r3, r2
 8001270:	d1f0      	bne.n	8001254 <HAL_RCC_OscConfig+0x694>
 8001272:	e024      	b.n	80012be <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001278:	2b01      	cmp	r3, #1
 800127a:	d101      	bne.n	8001280 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e01f      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001280:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <HAL_RCC_OscConfig+0x708>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001286:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <HAL_RCC_OscConfig+0x708>)
 8001288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800128a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	23c0      	movs	r3, #192	@ 0xc0
 8001290:	025b      	lsls	r3, r3, #9
 8001292:	401a      	ands	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001298:	429a      	cmp	r2, r3
 800129a:	d10e      	bne.n	80012ba <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	220f      	movs	r2, #15
 80012a0:	401a      	ands	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d107      	bne.n	80012ba <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	23f0      	movs	r3, #240	@ 0xf0
 80012ae:	039b      	lsls	r3, r3, #14
 80012b0:	401a      	ands	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d001      	beq.n	80012be <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	0018      	movs	r0, r3
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b008      	add	sp, #32
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40021000 	.word	0x40021000

080012cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d101      	bne.n	80012e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e0bf      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012e0:	4b61      	ldr	r3, [pc, #388]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2201      	movs	r2, #1
 80012e6:	4013      	ands	r3, r2
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d911      	bls.n	8001312 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2201      	movs	r2, #1
 80012f4:	4393      	bics	r3, r2
 80012f6:	0019      	movs	r1, r3
 80012f8:	4b5b      	ldr	r3, [pc, #364]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	430a      	orrs	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001300:	4b59      	ldr	r3, [pc, #356]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2201      	movs	r2, #1
 8001306:	4013      	ands	r3, r2
 8001308:	683a      	ldr	r2, [r7, #0]
 800130a:	429a      	cmp	r2, r3
 800130c:	d001      	beq.n	8001312 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e0a6      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2202      	movs	r2, #2
 8001318:	4013      	ands	r3, r2
 800131a:	d015      	beq.n	8001348 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2204      	movs	r2, #4
 8001322:	4013      	ands	r3, r2
 8001324:	d006      	beq.n	8001334 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001326:	4b51      	ldr	r3, [pc, #324]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 8001328:	685a      	ldr	r2, [r3, #4]
 800132a:	4b50      	ldr	r3, [pc, #320]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 800132c:	21e0      	movs	r1, #224	@ 0xe0
 800132e:	00c9      	lsls	r1, r1, #3
 8001330:	430a      	orrs	r2, r1
 8001332:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001334:	4b4d      	ldr	r3, [pc, #308]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	22f0      	movs	r2, #240	@ 0xf0
 800133a:	4393      	bics	r3, r2
 800133c:	0019      	movs	r1, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689a      	ldr	r2, [r3, #8]
 8001342:	4b4a      	ldr	r3, [pc, #296]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 8001344:	430a      	orrs	r2, r1
 8001346:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2201      	movs	r2, #1
 800134e:	4013      	ands	r3, r2
 8001350:	d04c      	beq.n	80013ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d107      	bne.n	800136a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135a:	4b44      	ldr	r3, [pc, #272]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	2380      	movs	r3, #128	@ 0x80
 8001360:	029b      	lsls	r3, r3, #10
 8001362:	4013      	ands	r3, r2
 8001364:	d120      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e07a      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d107      	bne.n	8001382 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001372:	4b3e      	ldr	r3, [pc, #248]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	2380      	movs	r3, #128	@ 0x80
 8001378:	049b      	lsls	r3, r3, #18
 800137a:	4013      	ands	r3, r2
 800137c:	d114      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e06e      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b03      	cmp	r3, #3
 8001388:	d107      	bne.n	800139a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800138a:	4b38      	ldr	r3, [pc, #224]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 800138c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800138e:	2380      	movs	r3, #128	@ 0x80
 8001390:	029b      	lsls	r3, r3, #10
 8001392:	4013      	ands	r3, r2
 8001394:	d108      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e062      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800139a:	4b34      	ldr	r3, [pc, #208]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2202      	movs	r2, #2
 80013a0:	4013      	ands	r3, r2
 80013a2:	d101      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e05b      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013a8:	4b30      	ldr	r3, [pc, #192]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	2203      	movs	r2, #3
 80013ae:	4393      	bics	r3, r2
 80013b0:	0019      	movs	r1, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	4b2d      	ldr	r3, [pc, #180]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 80013b8:	430a      	orrs	r2, r1
 80013ba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013bc:	f7ff f978 	bl	80006b0 <HAL_GetTick>
 80013c0:	0003      	movs	r3, r0
 80013c2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c4:	e009      	b.n	80013da <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013c6:	f7ff f973 	bl	80006b0 <HAL_GetTick>
 80013ca:	0002      	movs	r2, r0
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	4a27      	ldr	r2, [pc, #156]	@ (8001470 <HAL_RCC_ClockConfig+0x1a4>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e042      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013da:	4b24      	ldr	r3, [pc, #144]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	220c      	movs	r2, #12
 80013e0:	401a      	ands	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d1ec      	bne.n	80013c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2201      	movs	r2, #1
 80013f2:	4013      	ands	r3, r2
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d211      	bcs.n	800141e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2201      	movs	r2, #1
 8001400:	4393      	bics	r3, r2
 8001402:	0019      	movs	r1, r3
 8001404:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	430a      	orrs	r2, r1
 800140a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800140c:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <HAL_RCC_ClockConfig+0x19c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2201      	movs	r2, #1
 8001412:	4013      	ands	r3, r2
 8001414:	683a      	ldr	r2, [r7, #0]
 8001416:	429a      	cmp	r2, r3
 8001418:	d001      	beq.n	800141e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e020      	b.n	8001460 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2204      	movs	r2, #4
 8001424:	4013      	ands	r3, r2
 8001426:	d009      	beq.n	800143c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001428:	4b10      	ldr	r3, [pc, #64]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	4a11      	ldr	r2, [pc, #68]	@ (8001474 <HAL_RCC_ClockConfig+0x1a8>)
 800142e:	4013      	ands	r3, r2
 8001430:	0019      	movs	r1, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	68da      	ldr	r2, [r3, #12]
 8001436:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 8001438:	430a      	orrs	r2, r1
 800143a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800143c:	f000 f820 	bl	8001480 <HAL_RCC_GetSysClockFreq>
 8001440:	0001      	movs	r1, r0
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_RCC_ClockConfig+0x1a0>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	091b      	lsrs	r3, r3, #4
 8001448:	220f      	movs	r2, #15
 800144a:	4013      	ands	r3, r2
 800144c:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <HAL_RCC_ClockConfig+0x1ac>)
 800144e:	5cd3      	ldrb	r3, [r2, r3]
 8001450:	000a      	movs	r2, r1
 8001452:	40da      	lsrs	r2, r3
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <HAL_RCC_ClockConfig+0x1b0>)
 8001456:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001458:	2003      	movs	r0, #3
 800145a:	f7ff f8e3 	bl	8000624 <HAL_InitTick>
  
  return HAL_OK;
 800145e:	2300      	movs	r3, #0
}
 8001460:	0018      	movs	r0, r3
 8001462:	46bd      	mov	sp, r7
 8001464:	b004      	add	sp, #16
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40022000 	.word	0x40022000
 800146c:	40021000 	.word	0x40021000
 8001470:	00001388 	.word	0x00001388
 8001474:	fffff8ff 	.word	0xfffff8ff
 8001478:	08002274 	.word	0x08002274
 800147c:	20000000 	.word	0x20000000

08001480 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	2300      	movs	r3, #0
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800149a:	4b2d      	ldr	r3, [pc, #180]	@ (8001550 <HAL_RCC_GetSysClockFreq+0xd0>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	220c      	movs	r2, #12
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b0c      	cmp	r3, #12
 80014a8:	d046      	beq.n	8001538 <HAL_RCC_GetSysClockFreq+0xb8>
 80014aa:	d848      	bhi.n	800153e <HAL_RCC_GetSysClockFreq+0xbe>
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	d002      	beq.n	80014b6 <HAL_RCC_GetSysClockFreq+0x36>
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d003      	beq.n	80014bc <HAL_RCC_GetSysClockFreq+0x3c>
 80014b4:	e043      	b.n	800153e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014b6:	4b27      	ldr	r3, [pc, #156]	@ (8001554 <HAL_RCC_GetSysClockFreq+0xd4>)
 80014b8:	613b      	str	r3, [r7, #16]
      break;
 80014ba:	e043      	b.n	8001544 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	0c9b      	lsrs	r3, r3, #18
 80014c0:	220f      	movs	r2, #15
 80014c2:	4013      	ands	r3, r2
 80014c4:	4a24      	ldr	r2, [pc, #144]	@ (8001558 <HAL_RCC_GetSysClockFreq+0xd8>)
 80014c6:	5cd3      	ldrb	r3, [r2, r3]
 80014c8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80014ca:	4b21      	ldr	r3, [pc, #132]	@ (8001550 <HAL_RCC_GetSysClockFreq+0xd0>)
 80014cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ce:	220f      	movs	r2, #15
 80014d0:	4013      	ands	r3, r2
 80014d2:	4a22      	ldr	r2, [pc, #136]	@ (800155c <HAL_RCC_GetSysClockFreq+0xdc>)
 80014d4:	5cd3      	ldrb	r3, [r2, r3]
 80014d6:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	23c0      	movs	r3, #192	@ 0xc0
 80014dc:	025b      	lsls	r3, r3, #9
 80014de:	401a      	ands	r2, r3
 80014e0:	2380      	movs	r3, #128	@ 0x80
 80014e2:	025b      	lsls	r3, r3, #9
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d109      	bne.n	80014fc <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014e8:	68b9      	ldr	r1, [r7, #8]
 80014ea:	481a      	ldr	r0, [pc, #104]	@ (8001554 <HAL_RCC_GetSysClockFreq+0xd4>)
 80014ec:	f7fe fe0c 	bl	8000108 <__udivsi3>
 80014f0:	0003      	movs	r3, r0
 80014f2:	001a      	movs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4353      	muls	r3, r2
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	e01a      	b.n	8001532 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	23c0      	movs	r3, #192	@ 0xc0
 8001500:	025b      	lsls	r3, r3, #9
 8001502:	401a      	ands	r2, r3
 8001504:	23c0      	movs	r3, #192	@ 0xc0
 8001506:	025b      	lsls	r3, r3, #9
 8001508:	429a      	cmp	r2, r3
 800150a:	d109      	bne.n	8001520 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800150c:	68b9      	ldr	r1, [r7, #8]
 800150e:	4814      	ldr	r0, [pc, #80]	@ (8001560 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001510:	f7fe fdfa 	bl	8000108 <__udivsi3>
 8001514:	0003      	movs	r3, r0
 8001516:	001a      	movs	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4353      	muls	r3, r2
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	e008      	b.n	8001532 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	480c      	ldr	r0, [pc, #48]	@ (8001554 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001524:	f7fe fdf0 	bl	8000108 <__udivsi3>
 8001528:	0003      	movs	r3, r0
 800152a:	001a      	movs	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4353      	muls	r3, r2
 8001530:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	613b      	str	r3, [r7, #16]
      break;
 8001536:	e005      	b.n	8001544 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <HAL_RCC_GetSysClockFreq+0xe0>)
 800153a:	613b      	str	r3, [r7, #16]
      break;
 800153c:	e002      	b.n	8001544 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800153e:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001540:	613b      	str	r3, [r7, #16]
      break;
 8001542:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001544:	693b      	ldr	r3, [r7, #16]
}
 8001546:	0018      	movs	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	b006      	add	sp, #24
 800154c:	bd80      	pop	{r7, pc}
 800154e:	46c0      	nop			@ (mov r8, r8)
 8001550:	40021000 	.word	0x40021000
 8001554:	007a1200 	.word	0x007a1200
 8001558:	08002284 	.word	0x08002284
 800155c:	08002294 	.word	0x08002294
 8001560:	02dc6c00 	.word	0x02dc6c00

08001564 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d101      	bne.n	8001576 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e042      	b.n	80015fc <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	223d      	movs	r2, #61	@ 0x3d
 800157a:	5c9b      	ldrb	r3, [r3, r2]
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	d107      	bne.n	8001592 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	223c      	movs	r2, #60	@ 0x3c
 8001586:	2100      	movs	r1, #0
 8001588:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	0018      	movs	r0, r3
 800158e:	f7fe ffa3 	bl	80004d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	223d      	movs	r2, #61	@ 0x3d
 8001596:	2102      	movs	r1, #2
 8001598:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	3304      	adds	r3, #4
 80015a2:	0019      	movs	r1, r3
 80015a4:	0010      	movs	r0, r2
 80015a6:	f000 fac7 	bl	8001b38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2246      	movs	r2, #70	@ 0x46
 80015ae:	2101      	movs	r1, #1
 80015b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	223e      	movs	r2, #62	@ 0x3e
 80015b6:	2101      	movs	r1, #1
 80015b8:	5499      	strb	r1, [r3, r2]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	223f      	movs	r2, #63	@ 0x3f
 80015be:	2101      	movs	r1, #1
 80015c0:	5499      	strb	r1, [r3, r2]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2240      	movs	r2, #64	@ 0x40
 80015c6:	2101      	movs	r1, #1
 80015c8:	5499      	strb	r1, [r3, r2]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2241      	movs	r2, #65	@ 0x41
 80015ce:	2101      	movs	r1, #1
 80015d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2242      	movs	r2, #66	@ 0x42
 80015d6:	2101      	movs	r1, #1
 80015d8:	5499      	strb	r1, [r3, r2]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2243      	movs	r2, #67	@ 0x43
 80015de:	2101      	movs	r1, #1
 80015e0:	5499      	strb	r1, [r3, r2]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2244      	movs	r2, #68	@ 0x44
 80015e6:	2101      	movs	r1, #1
 80015e8:	5499      	strb	r1, [r3, r2]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2245      	movs	r2, #69	@ 0x45
 80015ee:	2101      	movs	r1, #1
 80015f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	223d      	movs	r2, #61	@ 0x3d
 80015f6:	2101      	movs	r1, #1
 80015f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	0018      	movs	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	b002      	add	sp, #8
 8001602:	bd80      	pop	{r7, pc}

08001604 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e042      	b.n	800169c <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	223d      	movs	r2, #61	@ 0x3d
 800161a:	5c9b      	ldrb	r3, [r3, r2]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d107      	bne.n	8001632 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	223c      	movs	r2, #60	@ 0x3c
 8001626:	2100      	movs	r1, #0
 8001628:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	0018      	movs	r0, r3
 800162e:	f000 f839 	bl	80016a4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	223d      	movs	r2, #61	@ 0x3d
 8001636:	2102      	movs	r1, #2
 8001638:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	3304      	adds	r3, #4
 8001642:	0019      	movs	r1, r3
 8001644:	0010      	movs	r0, r2
 8001646:	f000 fa77 	bl	8001b38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2246      	movs	r2, #70	@ 0x46
 800164e:	2101      	movs	r1, #1
 8001650:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	223e      	movs	r2, #62	@ 0x3e
 8001656:	2101      	movs	r1, #1
 8001658:	5499      	strb	r1, [r3, r2]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	223f      	movs	r2, #63	@ 0x3f
 800165e:	2101      	movs	r1, #1
 8001660:	5499      	strb	r1, [r3, r2]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2240      	movs	r2, #64	@ 0x40
 8001666:	2101      	movs	r1, #1
 8001668:	5499      	strb	r1, [r3, r2]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2241      	movs	r2, #65	@ 0x41
 800166e:	2101      	movs	r1, #1
 8001670:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2242      	movs	r2, #66	@ 0x42
 8001676:	2101      	movs	r1, #1
 8001678:	5499      	strb	r1, [r3, r2]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2243      	movs	r2, #67	@ 0x43
 800167e:	2101      	movs	r1, #1
 8001680:	5499      	strb	r1, [r3, r2]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2244      	movs	r2, #68	@ 0x44
 8001686:	2101      	movs	r1, #1
 8001688:	5499      	strb	r1, [r3, r2]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2245      	movs	r2, #69	@ 0x45
 800168e:	2101      	movs	r1, #1
 8001690:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	223d      	movs	r2, #61	@ 0x3d
 8001696:	2101      	movs	r1, #1
 8001698:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800169a:	2300      	movs	r3, #0
}
 800169c:	0018      	movs	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80016ac:	46c0      	nop			@ (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	68db      	ldr	r3, [r3, #12]
 80016c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	2202      	movs	r2, #2
 80016d0:	4013      	ands	r3, r2
 80016d2:	d021      	beq.n	8001718 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2202      	movs	r2, #2
 80016d8:	4013      	ands	r3, r2
 80016da:	d01d      	beq.n	8001718 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2203      	movs	r2, #3
 80016e2:	4252      	negs	r2, r2
 80016e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	2203      	movs	r2, #3
 80016f4:	4013      	ands	r3, r2
 80016f6:	d004      	beq.n	8001702 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	0018      	movs	r0, r3
 80016fc:	f000 fa04 	bl	8001b08 <HAL_TIM_IC_CaptureCallback>
 8001700:	e007      	b.n	8001712 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	0018      	movs	r0, r3
 8001706:	f000 f9f7 	bl	8001af8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	0018      	movs	r0, r3
 800170e:	f000 fa03 	bl	8001b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	2204      	movs	r2, #4
 800171c:	4013      	ands	r3, r2
 800171e:	d022      	beq.n	8001766 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2204      	movs	r2, #4
 8001724:	4013      	ands	r3, r2
 8001726:	d01e      	beq.n	8001766 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2205      	movs	r2, #5
 800172e:	4252      	negs	r2, r2
 8001730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2202      	movs	r2, #2
 8001736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	699a      	ldr	r2, [r3, #24]
 800173e:	23c0      	movs	r3, #192	@ 0xc0
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4013      	ands	r3, r2
 8001744:	d004      	beq.n	8001750 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	0018      	movs	r0, r3
 800174a:	f000 f9dd 	bl	8001b08 <HAL_TIM_IC_CaptureCallback>
 800174e:	e007      	b.n	8001760 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	0018      	movs	r0, r3
 8001754:	f000 f9d0 	bl	8001af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	0018      	movs	r0, r3
 800175c:	f000 f9dc 	bl	8001b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2208      	movs	r2, #8
 800176a:	4013      	ands	r3, r2
 800176c:	d021      	beq.n	80017b2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2208      	movs	r2, #8
 8001772:	4013      	ands	r3, r2
 8001774:	d01d      	beq.n	80017b2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2209      	movs	r2, #9
 800177c:	4252      	negs	r2, r2
 800177e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2204      	movs	r2, #4
 8001784:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	69db      	ldr	r3, [r3, #28]
 800178c:	2203      	movs	r2, #3
 800178e:	4013      	ands	r3, r2
 8001790:	d004      	beq.n	800179c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	0018      	movs	r0, r3
 8001796:	f000 f9b7 	bl	8001b08 <HAL_TIM_IC_CaptureCallback>
 800179a:	e007      	b.n	80017ac <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	0018      	movs	r0, r3
 80017a0:	f000 f9aa 	bl	8001af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	0018      	movs	r0, r3
 80017a8:	f000 f9b6 	bl	8001b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	2210      	movs	r2, #16
 80017b6:	4013      	ands	r3, r2
 80017b8:	d022      	beq.n	8001800 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2210      	movs	r2, #16
 80017be:	4013      	ands	r3, r2
 80017c0:	d01e      	beq.n	8001800 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2211      	movs	r2, #17
 80017c8:	4252      	negs	r2, r2
 80017ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2208      	movs	r2, #8
 80017d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	69da      	ldr	r2, [r3, #28]
 80017d8:	23c0      	movs	r3, #192	@ 0xc0
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d004      	beq.n	80017ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	0018      	movs	r0, r3
 80017e4:	f000 f990 	bl	8001b08 <HAL_TIM_IC_CaptureCallback>
 80017e8:	e007      	b.n	80017fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	0018      	movs	r0, r3
 80017ee:	f000 f983 	bl	8001af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	0018      	movs	r0, r3
 80017f6:	f000 f98f 	bl	8001b18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	2201      	movs	r2, #1
 8001804:	4013      	ands	r3, r2
 8001806:	d00c      	beq.n	8001822 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2201      	movs	r2, #1
 800180c:	4013      	ands	r3, r2
 800180e:	d008      	beq.n	8001822 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2202      	movs	r2, #2
 8001816:	4252      	negs	r2, r2
 8001818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	0018      	movs	r0, r3
 800181e:	f000 f963 	bl	8001ae8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	2280      	movs	r2, #128	@ 0x80
 8001826:	4013      	ands	r3, r2
 8001828:	d00c      	beq.n	8001844 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	2280      	movs	r2, #128	@ 0x80
 800182e:	4013      	ands	r3, r2
 8001830:	d008      	beq.n	8001844 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2281      	movs	r2, #129	@ 0x81
 8001838:	4252      	negs	r2, r2
 800183a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0018      	movs	r0, r3
 8001840:	f000 fcd8 	bl	80021f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	2240      	movs	r2, #64	@ 0x40
 8001848:	4013      	ands	r3, r2
 800184a:	d00c      	beq.n	8001866 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2240      	movs	r2, #64	@ 0x40
 8001850:	4013      	ands	r3, r2
 8001852:	d008      	beq.n	8001866 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2241      	movs	r2, #65	@ 0x41
 800185a:	4252      	negs	r2, r2
 800185c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	0018      	movs	r0, r3
 8001862:	f000 f961 	bl	8001b28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	2220      	movs	r2, #32
 800186a:	4013      	ands	r3, r2
 800186c:	d00c      	beq.n	8001888 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2220      	movs	r2, #32
 8001872:	4013      	ands	r3, r2
 8001874:	d008      	beq.n	8001888 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2221      	movs	r2, #33	@ 0x21
 800187c:	4252      	negs	r2, r2
 800187e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	0018      	movs	r0, r3
 8001884:	f000 fcae 	bl	80021e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001888:	46c0      	nop			@ (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	b004      	add	sp, #16
 800188e:	bd80      	pop	{r7, pc}

08001890 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800189c:	2317      	movs	r3, #23
 800189e:	18fb      	adds	r3, r7, r3
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	223c      	movs	r2, #60	@ 0x3c
 80018a8:	5c9b      	ldrb	r3, [r3, r2]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d101      	bne.n	80018b2 <HAL_TIM_OC_ConfigChannel+0x22>
 80018ae:	2302      	movs	r3, #2
 80018b0:	e042      	b.n	8001938 <HAL_TIM_OC_ConfigChannel+0xa8>
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	223c      	movs	r2, #60	@ 0x3c
 80018b6:	2101      	movs	r1, #1
 80018b8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b0c      	cmp	r3, #12
 80018be:	d027      	beq.n	8001910 <HAL_TIM_OC_ConfigChannel+0x80>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b0c      	cmp	r3, #12
 80018c4:	d82c      	bhi.n	8001920 <HAL_TIM_OC_ConfigChannel+0x90>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b08      	cmp	r3, #8
 80018ca:	d019      	beq.n	8001900 <HAL_TIM_OC_ConfigChannel+0x70>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b08      	cmp	r3, #8
 80018d0:	d826      	bhi.n	8001920 <HAL_TIM_OC_ConfigChannel+0x90>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <HAL_TIM_OC_ConfigChannel+0x50>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b04      	cmp	r3, #4
 80018dc:	d008      	beq.n	80018f0 <HAL_TIM_OC_ConfigChannel+0x60>
 80018de:	e01f      	b.n	8001920 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	68ba      	ldr	r2, [r7, #8]
 80018e6:	0011      	movs	r1, r2
 80018e8:	0018      	movs	r0, r3
 80018ea:	f000 f9a9 	bl	8001c40 <TIM_OC1_SetConfig>
      break;
 80018ee:	e01c      	b.n	800192a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68ba      	ldr	r2, [r7, #8]
 80018f6:	0011      	movs	r1, r2
 80018f8:	0018      	movs	r0, r3
 80018fa:	f000 fa1f 	bl	8001d3c <TIM_OC2_SetConfig>
      break;
 80018fe:	e014      	b.n	800192a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	68ba      	ldr	r2, [r7, #8]
 8001906:	0011      	movs	r1, r2
 8001908:	0018      	movs	r0, r3
 800190a:	f000 fa95 	bl	8001e38 <TIM_OC3_SetConfig>
      break;
 800190e:	e00c      	b.n	800192a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	68ba      	ldr	r2, [r7, #8]
 8001916:	0011      	movs	r1, r2
 8001918:	0018      	movs	r0, r3
 800191a:	f000 fb0d 	bl	8001f38 <TIM_OC4_SetConfig>
      break;
 800191e:	e004      	b.n	800192a <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8001920:	2317      	movs	r3, #23
 8001922:	18fb      	adds	r3, r7, r3
 8001924:	2201      	movs	r2, #1
 8001926:	701a      	strb	r2, [r3, #0]
      break;
 8001928:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	223c      	movs	r2, #60	@ 0x3c
 800192e:	2100      	movs	r1, #0
 8001930:	5499      	strb	r1, [r3, r2]

  return status;
 8001932:	2317      	movs	r3, #23
 8001934:	18fb      	adds	r3, r7, r3
 8001936:	781b      	ldrb	r3, [r3, #0]
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b006      	add	sp, #24
 800193e:	bd80      	pop	{r7, pc}

08001940 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800194a:	230f      	movs	r3, #15
 800194c:	18fb      	adds	r3, r7, r3
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	223c      	movs	r2, #60	@ 0x3c
 8001956:	5c9b      	ldrb	r3, [r3, r2]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d101      	bne.n	8001960 <HAL_TIM_ConfigClockSource+0x20>
 800195c:	2302      	movs	r3, #2
 800195e:	e0bc      	b.n	8001ada <HAL_TIM_ConfigClockSource+0x19a>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	223c      	movs	r2, #60	@ 0x3c
 8001964:	2101      	movs	r1, #1
 8001966:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	223d      	movs	r2, #61	@ 0x3d
 800196c:	2102      	movs	r1, #2
 800196e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	2277      	movs	r2, #119	@ 0x77
 800197c:	4393      	bics	r3, r2
 800197e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	4a58      	ldr	r2, [pc, #352]	@ (8001ae4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001984:	4013      	ands	r3, r2
 8001986:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2280      	movs	r2, #128	@ 0x80
 8001996:	0192      	lsls	r2, r2, #6
 8001998:	4293      	cmp	r3, r2
 800199a:	d040      	beq.n	8001a1e <HAL_TIM_ConfigClockSource+0xde>
 800199c:	2280      	movs	r2, #128	@ 0x80
 800199e:	0192      	lsls	r2, r2, #6
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d900      	bls.n	80019a6 <HAL_TIM_ConfigClockSource+0x66>
 80019a4:	e088      	b.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019a6:	2280      	movs	r2, #128	@ 0x80
 80019a8:	0152      	lsls	r2, r2, #5
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d100      	bne.n	80019b0 <HAL_TIM_ConfigClockSource+0x70>
 80019ae:	e088      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x182>
 80019b0:	2280      	movs	r2, #128	@ 0x80
 80019b2:	0152      	lsls	r2, r2, #5
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d900      	bls.n	80019ba <HAL_TIM_ConfigClockSource+0x7a>
 80019b8:	e07e      	b.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019ba:	2b70      	cmp	r3, #112	@ 0x70
 80019bc:	d018      	beq.n	80019f0 <HAL_TIM_ConfigClockSource+0xb0>
 80019be:	d900      	bls.n	80019c2 <HAL_TIM_ConfigClockSource+0x82>
 80019c0:	e07a      	b.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019c2:	2b60      	cmp	r3, #96	@ 0x60
 80019c4:	d04f      	beq.n	8001a66 <HAL_TIM_ConfigClockSource+0x126>
 80019c6:	d900      	bls.n	80019ca <HAL_TIM_ConfigClockSource+0x8a>
 80019c8:	e076      	b.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019ca:	2b50      	cmp	r3, #80	@ 0x50
 80019cc:	d03b      	beq.n	8001a46 <HAL_TIM_ConfigClockSource+0x106>
 80019ce:	d900      	bls.n	80019d2 <HAL_TIM_ConfigClockSource+0x92>
 80019d0:	e072      	b.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019d2:	2b40      	cmp	r3, #64	@ 0x40
 80019d4:	d057      	beq.n	8001a86 <HAL_TIM_ConfigClockSource+0x146>
 80019d6:	d900      	bls.n	80019da <HAL_TIM_ConfigClockSource+0x9a>
 80019d8:	e06e      	b.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019da:	2b30      	cmp	r3, #48	@ 0x30
 80019dc:	d063      	beq.n	8001aa6 <HAL_TIM_ConfigClockSource+0x166>
 80019de:	d86b      	bhi.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019e0:	2b20      	cmp	r3, #32
 80019e2:	d060      	beq.n	8001aa6 <HAL_TIM_ConfigClockSource+0x166>
 80019e4:	d868      	bhi.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d05d      	beq.n	8001aa6 <HAL_TIM_ConfigClockSource+0x166>
 80019ea:	2b10      	cmp	r3, #16
 80019ec:	d05b      	beq.n	8001aa6 <HAL_TIM_ConfigClockSource+0x166>
 80019ee:	e063      	b.n	8001ab8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001a00:	f000 fb78 	bl	80020f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	2277      	movs	r2, #119	@ 0x77
 8001a10:	4313      	orrs	r3, r2
 8001a12:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68ba      	ldr	r2, [r7, #8]
 8001a1a:	609a      	str	r2, [r3, #8]
      break;
 8001a1c:	e052      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001a2e:	f000 fb61 	bl	80020f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2180      	movs	r1, #128	@ 0x80
 8001a3e:	01c9      	lsls	r1, r1, #7
 8001a40:	430a      	orrs	r2, r1
 8001a42:	609a      	str	r2, [r3, #8]
      break;
 8001a44:	e03e      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a52:	001a      	movs	r2, r3
 8001a54:	f000 fad4 	bl	8002000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2150      	movs	r1, #80	@ 0x50
 8001a5e:	0018      	movs	r0, r3
 8001a60:	f000 fb2e 	bl	80020c0 <TIM_ITRx_SetConfig>
      break;
 8001a64:	e02e      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a72:	001a      	movs	r2, r3
 8001a74:	f000 faf2 	bl	800205c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2160      	movs	r1, #96	@ 0x60
 8001a7e:	0018      	movs	r0, r3
 8001a80:	f000 fb1e 	bl	80020c0 <TIM_ITRx_SetConfig>
      break;
 8001a84:	e01e      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a92:	001a      	movs	r2, r3
 8001a94:	f000 fab4 	bl	8002000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2140      	movs	r1, #64	@ 0x40
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	f000 fb0e 	bl	80020c0 <TIM_ITRx_SetConfig>
      break;
 8001aa4:	e00e      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	0019      	movs	r1, r3
 8001ab0:	0010      	movs	r0, r2
 8001ab2:	f000 fb05 	bl	80020c0 <TIM_ITRx_SetConfig>
      break;
 8001ab6:	e005      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001ab8:	230f      	movs	r3, #15
 8001aba:	18fb      	adds	r3, r7, r3
 8001abc:	2201      	movs	r2, #1
 8001abe:	701a      	strb	r2, [r3, #0]
      break;
 8001ac0:	e000      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001ac2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	223d      	movs	r2, #61	@ 0x3d
 8001ac8:	2101      	movs	r1, #1
 8001aca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	223c      	movs	r2, #60	@ 0x3c
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	5499      	strb	r1, [r3, r2]

  return status;
 8001ad4:	230f      	movs	r3, #15
 8001ad6:	18fb      	adds	r3, r7, r3
 8001ad8:	781b      	ldrb	r3, [r3, #0]
}
 8001ada:	0018      	movs	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b004      	add	sp, #16
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	ffff00ff 	.word	0xffff00ff

08001ae8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001af0:	46c0      	nop			@ (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b002      	add	sp, #8
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b00:	46c0      	nop			@ (mov r8, r8)
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b002      	add	sp, #8
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b10:	46c0      	nop			@ (mov r8, r8)
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b002      	add	sp, #8
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b20:	46c0      	nop			@ (mov r8, r8)
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b002      	add	sp, #8
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b30:	46c0      	nop			@ (mov r8, r8)
 8001b32:	46bd      	mov	sp, r7
 8001b34:	b002      	add	sp, #8
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a37      	ldr	r2, [pc, #220]	@ (8001c28 <TIM_Base_SetConfig+0xf0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d008      	beq.n	8001b62 <TIM_Base_SetConfig+0x2a>
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	2380      	movs	r3, #128	@ 0x80
 8001b54:	05db      	lsls	r3, r3, #23
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d003      	beq.n	8001b62 <TIM_Base_SetConfig+0x2a>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a33      	ldr	r2, [pc, #204]	@ (8001c2c <TIM_Base_SetConfig+0xf4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d108      	bne.n	8001b74 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2270      	movs	r2, #112	@ 0x70
 8001b66:	4393      	bics	r3, r2
 8001b68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a2c      	ldr	r2, [pc, #176]	@ (8001c28 <TIM_Base_SetConfig+0xf0>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d014      	beq.n	8001ba6 <TIM_Base_SetConfig+0x6e>
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	2380      	movs	r3, #128	@ 0x80
 8001b80:	05db      	lsls	r3, r3, #23
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d00f      	beq.n	8001ba6 <TIM_Base_SetConfig+0x6e>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a28      	ldr	r2, [pc, #160]	@ (8001c2c <TIM_Base_SetConfig+0xf4>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d00b      	beq.n	8001ba6 <TIM_Base_SetConfig+0x6e>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a27      	ldr	r2, [pc, #156]	@ (8001c30 <TIM_Base_SetConfig+0xf8>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d007      	beq.n	8001ba6 <TIM_Base_SetConfig+0x6e>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a26      	ldr	r2, [pc, #152]	@ (8001c34 <TIM_Base_SetConfig+0xfc>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d003      	beq.n	8001ba6 <TIM_Base_SetConfig+0x6e>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a25      	ldr	r2, [pc, #148]	@ (8001c38 <TIM_Base_SetConfig+0x100>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d108      	bne.n	8001bb8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4a24      	ldr	r2, [pc, #144]	@ (8001c3c <TIM_Base_SetConfig+0x104>)
 8001baa:	4013      	ands	r3, r2
 8001bac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2280      	movs	r2, #128	@ 0x80
 8001bbc:	4393      	bics	r3, r2
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a11      	ldr	r2, [pc, #68]	@ (8001c28 <TIM_Base_SetConfig+0xf0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d007      	beq.n	8001bf6 <TIM_Base_SetConfig+0xbe>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a12      	ldr	r2, [pc, #72]	@ (8001c34 <TIM_Base_SetConfig+0xfc>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d003      	beq.n	8001bf6 <TIM_Base_SetConfig+0xbe>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a11      	ldr	r2, [pc, #68]	@ (8001c38 <TIM_Base_SetConfig+0x100>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d103      	bne.n	8001bfe <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	691a      	ldr	r2, [r3, #16]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d106      	bne.n	8001c1e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	691b      	ldr	r3, [r3, #16]
 8001c14:	2201      	movs	r2, #1
 8001c16:	4393      	bics	r3, r2
 8001c18:	001a      	movs	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	611a      	str	r2, [r3, #16]
  }
}
 8001c1e:	46c0      	nop			@ (mov r8, r8)
 8001c20:	46bd      	mov	sp, r7
 8001c22:	b004      	add	sp, #16
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	46c0      	nop			@ (mov r8, r8)
 8001c28:	40012c00 	.word	0x40012c00
 8001c2c:	40000400 	.word	0x40000400
 8001c30:	40002000 	.word	0x40002000
 8001c34:	40014400 	.word	0x40014400
 8001c38:	40014800 	.word	0x40014800
 8001c3c:	fffffcff 	.word	0xfffffcff

08001c40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a1b      	ldr	r3, [r3, #32]
 8001c54:	2201      	movs	r2, #1
 8001c56:	4393      	bics	r3, r2
 8001c58:	001a      	movs	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2270      	movs	r2, #112	@ 0x70
 8001c6e:	4393      	bics	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2203      	movs	r2, #3
 8001c76:	4393      	bics	r3, r2
 8001c78:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	2202      	movs	r2, #2
 8001c88:	4393      	bics	r3, r2
 8001c8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a23      	ldr	r2, [pc, #140]	@ (8001d28 <TIM_OC1_SetConfig+0xe8>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d007      	beq.n	8001cae <TIM_OC1_SetConfig+0x6e>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a22      	ldr	r2, [pc, #136]	@ (8001d2c <TIM_OC1_SetConfig+0xec>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d003      	beq.n	8001cae <TIM_OC1_SetConfig+0x6e>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a21      	ldr	r2, [pc, #132]	@ (8001d30 <TIM_OC1_SetConfig+0xf0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d10c      	bne.n	8001cc8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	2208      	movs	r2, #8
 8001cb2:	4393      	bics	r3, r2
 8001cb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	697a      	ldr	r2, [r7, #20]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	2204      	movs	r2, #4
 8001cc4:	4393      	bics	r3, r2
 8001cc6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a17      	ldr	r2, [pc, #92]	@ (8001d28 <TIM_OC1_SetConfig+0xe8>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d007      	beq.n	8001ce0 <TIM_OC1_SetConfig+0xa0>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a16      	ldr	r2, [pc, #88]	@ (8001d2c <TIM_OC1_SetConfig+0xec>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d003      	beq.n	8001ce0 <TIM_OC1_SetConfig+0xa0>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a15      	ldr	r2, [pc, #84]	@ (8001d30 <TIM_OC1_SetConfig+0xf0>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d111      	bne.n	8001d04 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	4a14      	ldr	r2, [pc, #80]	@ (8001d34 <TIM_OC1_SetConfig+0xf4>)
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	4a13      	ldr	r2, [pc, #76]	@ (8001d38 <TIM_OC1_SetConfig+0xf8>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68fa      	ldr	r2, [r7, #12]
 8001d0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	621a      	str	r2, [r3, #32]
}
 8001d1e:	46c0      	nop			@ (mov r8, r8)
 8001d20:	46bd      	mov	sp, r7
 8001d22:	b006      	add	sp, #24
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	40012c00 	.word	0x40012c00
 8001d2c:	40014400 	.word	0x40014400
 8001d30:	40014800 	.word	0x40014800
 8001d34:	fffffeff 	.word	0xfffffeff
 8001d38:	fffffdff 	.word	0xfffffdff

08001d3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	2210      	movs	r2, #16
 8001d52:	4393      	bics	r3, r2
 8001d54:	001a      	movs	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4a2c      	ldr	r2, [pc, #176]	@ (8001e1c <TIM_OC2_SetConfig+0xe0>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4a2b      	ldr	r2, [pc, #172]	@ (8001e20 <TIM_OC2_SetConfig+0xe4>)
 8001d72:	4013      	ands	r3, r2
 8001d74:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2220      	movs	r2, #32
 8001d86:	4393      	bics	r3, r2
 8001d88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a22      	ldr	r2, [pc, #136]	@ (8001e24 <TIM_OC2_SetConfig+0xe8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10d      	bne.n	8001dba <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	2280      	movs	r2, #128	@ 0x80
 8001da2:	4393      	bics	r3, r2
 8001da4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	011b      	lsls	r3, r3, #4
 8001dac:	697a      	ldr	r2, [r7, #20]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	2240      	movs	r2, #64	@ 0x40
 8001db6:	4393      	bics	r3, r2
 8001db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a19      	ldr	r2, [pc, #100]	@ (8001e24 <TIM_OC2_SetConfig+0xe8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d007      	beq.n	8001dd2 <TIM_OC2_SetConfig+0x96>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a18      	ldr	r2, [pc, #96]	@ (8001e28 <TIM_OC2_SetConfig+0xec>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d003      	beq.n	8001dd2 <TIM_OC2_SetConfig+0x96>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a17      	ldr	r2, [pc, #92]	@ (8001e2c <TIM_OC2_SetConfig+0xf0>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d113      	bne.n	8001dfa <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	4a16      	ldr	r2, [pc, #88]	@ (8001e30 <TIM_OC2_SetConfig+0xf4>)
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4a15      	ldr	r2, [pc, #84]	@ (8001e34 <TIM_OC2_SetConfig+0xf8>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	697a      	ldr	r2, [r7, #20]
 8001e12:	621a      	str	r2, [r3, #32]
}
 8001e14:	46c0      	nop			@ (mov r8, r8)
 8001e16:	46bd      	mov	sp, r7
 8001e18:	b006      	add	sp, #24
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	ffff8fff 	.word	0xffff8fff
 8001e20:	fffffcff 	.word	0xfffffcff
 8001e24:	40012c00 	.word	0x40012c00
 8001e28:	40014400 	.word	0x40014400
 8001e2c:	40014800 	.word	0x40014800
 8001e30:	fffffbff 	.word	0xfffffbff
 8001e34:	fffff7ff 	.word	0xfffff7ff

08001e38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a1b      	ldr	r3, [r3, #32]
 8001e46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	4a31      	ldr	r2, [pc, #196]	@ (8001f14 <TIM_OC3_SetConfig+0xdc>)
 8001e4e:	401a      	ands	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2270      	movs	r2, #112	@ 0x70
 8001e64:	4393      	bics	r3, r2
 8001e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	4393      	bics	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	4a26      	ldr	r2, [pc, #152]	@ (8001f18 <TIM_OC3_SetConfig+0xe0>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	021b      	lsls	r3, r3, #8
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a22      	ldr	r2, [pc, #136]	@ (8001f1c <TIM_OC3_SetConfig+0xe4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d10d      	bne.n	8001eb2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	4a21      	ldr	r2, [pc, #132]	@ (8001f20 <TIM_OC3_SetConfig+0xe8>)
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	021b      	lsls	r3, r3, #8
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	4a1d      	ldr	r2, [pc, #116]	@ (8001f24 <TIM_OC3_SetConfig+0xec>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a19      	ldr	r2, [pc, #100]	@ (8001f1c <TIM_OC3_SetConfig+0xe4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d007      	beq.n	8001eca <TIM_OC3_SetConfig+0x92>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a1a      	ldr	r2, [pc, #104]	@ (8001f28 <TIM_OC3_SetConfig+0xf0>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d003      	beq.n	8001eca <TIM_OC3_SetConfig+0x92>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a19      	ldr	r2, [pc, #100]	@ (8001f2c <TIM_OC3_SetConfig+0xf4>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d113      	bne.n	8001ef2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4a18      	ldr	r2, [pc, #96]	@ (8001f30 <TIM_OC3_SetConfig+0xf8>)
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4a17      	ldr	r2, [pc, #92]	@ (8001f34 <TIM_OC3_SetConfig+0xfc>)
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	011b      	lsls	r3, r3, #4
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685a      	ldr	r2, [r3, #4]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	621a      	str	r2, [r3, #32]
}
 8001f0c:	46c0      	nop			@ (mov r8, r8)
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	b006      	add	sp, #24
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	fffffeff 	.word	0xfffffeff
 8001f18:	fffffdff 	.word	0xfffffdff
 8001f1c:	40012c00 	.word	0x40012c00
 8001f20:	fffff7ff 	.word	0xfffff7ff
 8001f24:	fffffbff 	.word	0xfffffbff
 8001f28:	40014400 	.word	0x40014400
 8001f2c:	40014800 	.word	0x40014800
 8001f30:	ffffefff 	.word	0xffffefff
 8001f34:	ffffdfff 	.word	0xffffdfff

08001f38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	4a24      	ldr	r2, [pc, #144]	@ (8001fe0 <TIM_OC4_SetConfig+0xa8>)
 8001f4e:	401a      	ands	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4a20      	ldr	r2, [pc, #128]	@ (8001fe4 <TIM_OC4_SetConfig+0xac>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001fe8 <TIM_OC4_SetConfig+0xb0>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	4a1b      	ldr	r2, [pc, #108]	@ (8001fec <TIM_OC4_SetConfig+0xb4>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	031b      	lsls	r3, r3, #12
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a17      	ldr	r2, [pc, #92]	@ (8001ff0 <TIM_OC4_SetConfig+0xb8>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d007      	beq.n	8001fa8 <TIM_OC4_SetConfig+0x70>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a16      	ldr	r2, [pc, #88]	@ (8001ff4 <TIM_OC4_SetConfig+0xbc>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d003      	beq.n	8001fa8 <TIM_OC4_SetConfig+0x70>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a15      	ldr	r2, [pc, #84]	@ (8001ff8 <TIM_OC4_SetConfig+0xc0>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d109      	bne.n	8001fbc <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	4a14      	ldr	r2, [pc, #80]	@ (8001ffc <TIM_OC4_SetConfig+0xc4>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	019b      	lsls	r3, r3, #6
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	621a      	str	r2, [r3, #32]
}
 8001fd6:	46c0      	nop			@ (mov r8, r8)
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b006      	add	sp, #24
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			@ (mov r8, r8)
 8001fe0:	ffffefff 	.word	0xffffefff
 8001fe4:	ffff8fff 	.word	0xffff8fff
 8001fe8:	fffffcff 	.word	0xfffffcff
 8001fec:	ffffdfff 	.word	0xffffdfff
 8001ff0:	40012c00 	.word	0x40012c00
 8001ff4:	40014400 	.word	0x40014400
 8001ff8:	40014800 	.word	0x40014800
 8001ffc:	ffffbfff 	.word	0xffffbfff

08002000 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	2201      	movs	r2, #1
 8002018:	4393      	bics	r3, r2
 800201a:	001a      	movs	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	22f0      	movs	r2, #240	@ 0xf0
 800202a:	4393      	bics	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	011b      	lsls	r3, r3, #4
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	220a      	movs	r2, #10
 800203c:	4393      	bics	r3, r2
 800203e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	4313      	orrs	r3, r2
 8002046:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	697a      	ldr	r2, [r7, #20]
 8002052:	621a      	str	r2, [r3, #32]
}
 8002054:	46c0      	nop			@ (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	b006      	add	sp, #24
 800205a:	bd80      	pop	{r7, pc}

0800205c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	2210      	movs	r2, #16
 8002074:	4393      	bics	r3, r2
 8002076:	001a      	movs	r2, r3
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	4a0d      	ldr	r2, [pc, #52]	@ (80020bc <TIM_TI2_ConfigInputStage+0x60>)
 8002086:	4013      	ands	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	031b      	lsls	r3, r3, #12
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	4313      	orrs	r3, r2
 8002092:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	22a0      	movs	r2, #160	@ 0xa0
 8002098:	4393      	bics	r3, r2
 800209a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	011b      	lsls	r3, r3, #4
 80020a0:	697a      	ldr	r2, [r7, #20]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	621a      	str	r2, [r3, #32]
}
 80020b2:	46c0      	nop			@ (mov r8, r8)
 80020b4:	46bd      	mov	sp, r7
 80020b6:	b006      	add	sp, #24
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	46c0      	nop			@ (mov r8, r8)
 80020bc:	ffff0fff 	.word	0xffff0fff

080020c0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2270      	movs	r2, #112	@ 0x70
 80020d4:	4393      	bics	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4313      	orrs	r3, r2
 80020de:	2207      	movs	r2, #7
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	609a      	str	r2, [r3, #8]
}
 80020ea:	46c0      	nop			@ (mov r8, r8)
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b004      	add	sp, #16
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	4a09      	ldr	r2, [pc, #36]	@ (8002130 <TIM_ETR_SetConfig+0x3c>)
 800210c:	4013      	ands	r3, r2
 800210e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	021a      	lsls	r2, r3, #8
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	431a      	orrs	r2, r3
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	4313      	orrs	r3, r2
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	4313      	orrs	r3, r2
 8002120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	609a      	str	r2, [r3, #8]
}
 8002128:	46c0      	nop			@ (mov r8, r8)
 800212a:	46bd      	mov	sp, r7
 800212c:	b006      	add	sp, #24
 800212e:	bd80      	pop	{r7, pc}
 8002130:	ffff00ff 	.word	0xffff00ff

08002134 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	223c      	movs	r2, #60	@ 0x3c
 8002142:	5c9b      	ldrb	r3, [r3, r2]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002148:	2302      	movs	r3, #2
 800214a:	e042      	b.n	80021d2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	223c      	movs	r2, #60	@ 0x3c
 8002150:	2101      	movs	r1, #1
 8002152:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	223d      	movs	r2, #61	@ 0x3d
 8002158:	2102      	movs	r1, #2
 800215a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2270      	movs	r2, #112	@ 0x70
 8002170:	4393      	bics	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68fa      	ldr	r2, [r7, #12]
 800217a:	4313      	orrs	r3, r2
 800217c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a14      	ldr	r2, [pc, #80]	@ (80021dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d00a      	beq.n	80021a6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	2380      	movs	r3, #128	@ 0x80
 8002196:	05db      	lsls	r3, r3, #23
 8002198:	429a      	cmp	r2, r3
 800219a:	d004      	beq.n	80021a6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a0f      	ldr	r2, [pc, #60]	@ (80021e0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d10c      	bne.n	80021c0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2280      	movs	r2, #128	@ 0x80
 80021aa:	4393      	bics	r3, r2
 80021ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	223d      	movs	r2, #61	@ 0x3d
 80021c4:	2101      	movs	r1, #1
 80021c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	223c      	movs	r2, #60	@ 0x3c
 80021cc:	2100      	movs	r1, #0
 80021ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	0018      	movs	r0, r3
 80021d4:	46bd      	mov	sp, r7
 80021d6:	b004      	add	sp, #16
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	46c0      	nop			@ (mov r8, r8)
 80021dc:	40012c00 	.word	0x40012c00
 80021e0:	40000400 	.word	0x40000400

080021e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021ec:	46c0      	nop			@ (mov r8, r8)
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b002      	add	sp, #8
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021fc:	46c0      	nop			@ (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b002      	add	sp, #8
 8002202:	bd80      	pop	{r7, pc}

08002204 <memset>:
 8002204:	0003      	movs	r3, r0
 8002206:	1882      	adds	r2, r0, r2
 8002208:	4293      	cmp	r3, r2
 800220a:	d100      	bne.n	800220e <memset+0xa>
 800220c:	4770      	bx	lr
 800220e:	7019      	strb	r1, [r3, #0]
 8002210:	3301      	adds	r3, #1
 8002212:	e7f9      	b.n	8002208 <memset+0x4>

08002214 <__libc_init_array>:
 8002214:	b570      	push	{r4, r5, r6, lr}
 8002216:	2600      	movs	r6, #0
 8002218:	4c0c      	ldr	r4, [pc, #48]	@ (800224c <__libc_init_array+0x38>)
 800221a:	4d0d      	ldr	r5, [pc, #52]	@ (8002250 <__libc_init_array+0x3c>)
 800221c:	1b64      	subs	r4, r4, r5
 800221e:	10a4      	asrs	r4, r4, #2
 8002220:	42a6      	cmp	r6, r4
 8002222:	d109      	bne.n	8002238 <__libc_init_array+0x24>
 8002224:	2600      	movs	r6, #0
 8002226:	f000 f819 	bl	800225c <_init>
 800222a:	4c0a      	ldr	r4, [pc, #40]	@ (8002254 <__libc_init_array+0x40>)
 800222c:	4d0a      	ldr	r5, [pc, #40]	@ (8002258 <__libc_init_array+0x44>)
 800222e:	1b64      	subs	r4, r4, r5
 8002230:	10a4      	asrs	r4, r4, #2
 8002232:	42a6      	cmp	r6, r4
 8002234:	d105      	bne.n	8002242 <__libc_init_array+0x2e>
 8002236:	bd70      	pop	{r4, r5, r6, pc}
 8002238:	00b3      	lsls	r3, r6, #2
 800223a:	58eb      	ldr	r3, [r5, r3]
 800223c:	4798      	blx	r3
 800223e:	3601      	adds	r6, #1
 8002240:	e7ee      	b.n	8002220 <__libc_init_array+0xc>
 8002242:	00b3      	lsls	r3, r6, #2
 8002244:	58eb      	ldr	r3, [r5, r3]
 8002246:	4798      	blx	r3
 8002248:	3601      	adds	r6, #1
 800224a:	e7f2      	b.n	8002232 <__libc_init_array+0x1e>
 800224c:	080022a4 	.word	0x080022a4
 8002250:	080022a4 	.word	0x080022a4
 8002254:	080022a8 	.word	0x080022a8
 8002258:	080022a4 	.word	0x080022a4

0800225c <_init>:
 800225c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800225e:	46c0      	nop			@ (mov r8, r8)
 8002260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002262:	bc08      	pop	{r3}
 8002264:	469e      	mov	lr, r3
 8002266:	4770      	bx	lr

08002268 <_fini>:
 8002268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800226a:	46c0      	nop			@ (mov r8, r8)
 800226c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800226e:	bc08      	pop	{r3}
 8002270:	469e      	mov	lr, r3
 8002272:	4770      	bx	lr
