name: AES
description: Advanced encryption standard hardware accelerator
groupName: AES
baseAddress: 1108082688
registers:
- name: AES_CR
  displayName: AES_CR
  description: AES control register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "AES enable\nThis bit enables/disables the AES peripheral:\nAt any\
      \ moment, clearing then setting the bit re-initializes the AES peripheral.\n\
      This bit is automatically cleared by hardware upon the completion of the key\
      \ preparation (Mode 2) and upon the completion of GCM/GMAC/CCM initial phase.\n\
      The bit cannot be set as long as KEYVALID = 0.\nNote: With KMOD[1:0] other than\
      \ 00, use the IPRST bit rather than the bit EN."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DATATYPE
    description: "Data type selection\nThis bitfield defines the format of data written\
      \ in the AES_DINR register or read from the AES_DOUTR register, through selecting\
      \ the mode of data swapping:\nFor more details, refer to .\nAttempts to write\
      \ the bitfield are ignored when the BUSY flag of AES_SR register is set, as\
      \ well as when the EN bit of the AES_CR register is set before the write access\
      \ and it is not cleared by that write access."
    bitOffset: 1
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: None
      value: 0
    - name: B_0x1
      description: Half-word (16-bit)
      value: 1
    - name: B_0x2
      description: Byte (8-bit)
      value: 2
    - name: B_0x3
      description: Bit
      value: 3
  - name: MODE
    description: "AES operating mode\nThis bitfield selects the AES operating mode:\n\
      Attempts to write the bitfield are ignored when the BUSY flag of AES_SR register\
      \ is set, as well as when the EN bit of the AES_CR register is set before the\
      \ write access and it is not cleared by that write access."
    bitOffset: 3
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'Mode 1: encryption'
      value: 0
    - name: B_0x1
      description: 'Mode 2: key derivation (or key preparation for ECB/CBC decryption)'
      value: 1
    - name: B_0x2
      description: 'Mode 3: decryption'
      value: 2
  - name: CHMOD1
    description: "Chaining mode selection\nThis bitfield selects the AES chaining\
      \ mode:\nothers: Reserved\nAttempts to write the bitfield are ignored when the\
      \ BUSY flag of AES_SR register is set, as well as when the EN bit of the AES_CR\
      \ register is set before the write access and it is not cleared by that write\
      \ access."
    bitOffset: 5
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Electronic codebook (ECB)
      value: 0
    - name: B_0x1
      description: Cipher-block chaining (CBC)
      value: 1
    - name: B_0x2
      description: Counter mode (CTR)
      value: 2
    - name: B_0x3
      description: Galois counter mode (GCM) and Galois message authentication code
        (GMAC)
      value: 3
  - name: DMAINEN
    description: "DMA input enable\nThis bit enables/disables data transferring with\
      \ DMA, in the input phase:\nWhen the bit is set, DMA requests are automatically\
      \ generated by AES during the input data phase. This feature is only effective\
      \ when Mode 1 or Mode 3 is selected through the MODE[1:0] bitfield. It is not\
      \ effective for Mode 2 (key derivation)."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DMAOUTEN
    description: "DMA output enable\nThis bit enables/disables data transferring with\
      \ DMA, in the output phase:\nWhen the bit is set, DMA requests are automatically\
      \ generated by AES during the output data phase. This feature is only effective\
      \ when Mode 1 or Mode 3 is selected through the MODE[1:0] bitfield. It is not\
      \ effective for Mode 2 (key derivation)."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GCMPH
    description: "GCM or CCM phase selection\nThis bitfield selects the phase of GCM,\
      \ GMAC or CCM algorithm:\nThe bitfield has no effect if other than GCM, GMAC\
      \ or CCM algorithms are selected (through the ALGOMODE bitfield)."
    bitOffset: 13
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Init phase
      value: 0
    - name: B_0x1
      description: Header phase
      value: 1
    - name: B_0x2
      description: Payload phase
      value: 2
    - name: B_0x3
      description: Final phase
      value: 3
  - name: CHMOD2
    description: "Chaining mode selection\nThis bitfield selects the AES chaining\
      \ mode:\nothers: Reserved\nAttempts to write the bitfield are ignored when the\
      \ BUSY flag of AES_SR register is set, as well as when the EN bit of the AES_CR\
      \ register is set before the write access and it is not cleared by that write\
      \ access."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Electronic codebook (ECB)
      value: 0
    - name: B_0x1
      description: Cipher-block chaining (CBC)
      value: 1
  - name: KEYSIZE
    description: "Key size selection\nThis bitfield defines the length of the key\
      \ used in the AES cryptographic core, in bits:\nAttempts to write the bit are\
      \ ignored when the BUSY flag of AES_SR register is set, as well as when the\
      \ EN bit of the AES_CR register is set before the write access and it is not\
      \ cleared by that write access."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: '128'
      value: 0
    - name: B_0x1
      description: '256'
      value: 1
  - name: NPBLB
    description: "Number of padding bytes in last block\nThe bitfield sets the number\
      \ of padding bytes in last block of payload:\n..."
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: All bytes are valid (no padding)
      value: 0
    - name: B_0x1
      description: Padding for one least-significant byte of last block
      value: 1
    - name: B_0xF
      description: Padding for 15 least-significant bytes of last block
      value: 15
  - name: KMOD
    description: "Key mode selection\nThe bitfield defines how the AES key can be\
      \ used by the application:\nOthers: Reserved\nWith normal key selection, the\
      \ key registers are freely usable, no specific usage or protection applies to\
      \ AES_DIN and AES_DOUT registers.\nWith selection of shared key from SAES co-processor,\
      \ the AES peripheral automatically loads its key registers with the data stored\
      \ in the key registers of the SAES peripheral. The key value is available in\
      \ key registers when BUSY bit is cleared and KEYVALID is set in the AES_SR register.\
      \ Key error flag KEIF is set otherwise in the AES_ISR register.\nThe bitfield\
      \ must be set only when KEYSIZE is correct, and when a shared key decryption\
      \ sequence has been successfully completed in SAES co-processor.\nN/AAttempts\
      \ to write the bitfield are ignored when the BUSY flag of AES_SR register is\
      \ set, as well as when the EN bit of the AES_CR register is set before the write\
      \ access and it is not cleared by that write access."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Normal key
      value: 0
    - name: B_0x2
      description: Shared key from SAES co-processor
      value: 2
  - name: IPRST
    description: "AES peripheral software reset\nSetting the bit resets the AES peripheral,\
      \ putting all registers to their default values, except the IPRST bit itself.\
      \ Hence, any key-relative data is lost. For this reason, it is recommended to\
      \ set the bit before handing over the AES to a less secure application.\nThe\
      \ bit must be low while writing any configuration registers."
    bitOffset: 31
    bitWidth: 1
    access: read-write
- name: AES_SR
  displayName: AES_SR
  description: AES status register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CCF
    description: "Computation completed flag\nThis bit mirrors the CCF bit of the\
      \ AES_ISR register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: RDERR
    description: "Read error flag\nThis flag indicates the detection of an unexpected\
      \ read operation from the AES_DOUTR register (during computation or data input\
      \ phase):\nThe flag is set by hardware. It is cleared by software upon setting\
      \ the RWEIF bit of the AES_ICR register.\nUpon the flag setting, an interrupt\
      \ is generated if enabled through the RWEIE bit of the AES_ICR register.\nThe\
      \ flag setting has no impact on the AES operation. Unexpected read returns zero."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Not detected
      value: 0
    - name: B_0x1
      description: Detected
      value: 1
  - name: WRERR
    description: "Write error\nThis flag indicates the detection of an unexpected\
      \ write operation to the AES_DINR register (during computation or data output\
      \ phase):\nThe flag is set by hardware. It is cleared by software upon setting\
      \ the RWEIF bit of the AES_ICR register.\nUpon the flag setting, an interrupt\
      \ is generated if enabled through the RWEIE bit of the AES_ICR register.\nThe\
      \ flag setting has no impact on the AES operation. Unexpected write is ignored."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Not detected
      value: 0
    - name: B_0x1
      description: Detected
      value: 1
  - name: BUSY
    description: "Busy\nThis flag indicates whether AES is idle or busy during GCM\
      \ payload encryption phase:\nWhen the flag indicates 'idle', the current GCM\
      \ encryption processing may be suspended to process a higher-priority message.\
      \ In other chaining modes, or in GCM phases other than payload encryption, the\
      \ flag must be ignored for the suspend process.\nThe flag is set when transferring\
      \ a shared key from SAES peripheral."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Idle
      value: 0
    - name: B_0x1
      description: Busy
      value: 1
  - name: KEYVALID
    description: "Key Valid flag\nThis bit is set by hardware when the amount of key\
      \ information defined by KEYSIZE in AES_CR has been loaded in AES_KEYx key registers.\n\
      In normal mode when KEYSEL equals to zero, the application must write the key\
      \ registers in the correct sequence, otherwise the KEIF flag of the AES_ISR\
      \ register is set and KEYVALID stays at zero.\nWhen KEYSEL is different from\
      \ zero the BUSY flag is automatically set by AES. When key is loaded successfully,\
      \ the BUSY flag is cleared and KEYVALID set. Upon an error, the KEIF flag of\
      \ the AES_ISR register is set, the BUSY flag cleared and KEYVALID kept at zero.\n\
      When the KEIF flag is set, the application must clear it through the AES_ICR\
      \ register, otherwise KEYVALID cannot be set. See the KEIF bit description for\
      \ more details.\nFor more information on key loading please refer to ."
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No valid key information is available in key registers. EN bit
        in AES_CR cannot be set.
      value: 0
    - name: B_0x1
      description: Valid key information, defined by KEYSIZE in AES_CR, is loaded
        in key registers.
      value: 1
- name: AES_DINR
  displayName: AES_DINR
  description: AES data input register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DIN
    description: "Input data word\nA four-fold sequential write to this bitfield during\
      \ the input phase results in writing a complete 128-bit block of input data\
      \ to the AES peripheral. From the first to the fourth write, the corresponding\
      \ data weights are [127:96], [95:64], [63:32], and [31:0]. Upon each write,\
      \ the data from the 32-bit input buffer are handled by the data swap block according\
      \ to the DATATYPE[1:0] bitfield, then written into the AES core 128-bit input\
      \ buffer.\nThe data signification of the input data block depends on the AES\
      \ operating mode:\n- Mode 1 (encryption): plaintext\n- Mode 2 (key derivation):\
      \ the bitfield is not used (AES_KEYRx registers used for input)\n- Mode 3 (decryption):\
      \ ciphertext\nThe data swap operation is described in page 1149."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_DOUTR
  displayName: AES_DOUTR
  description: AES data output register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DOUT
    description: "Output data word\nThis read-only bitfield fetches a 32-bit output\
      \ buffer. A four-fold sequential read of this bitfield, upon the computation\
      \ completion (CCF set), virtually reads a complete 128-bit block of output data\
      \ from the AES peripheral. Before reaching the output buffer, the data produced\
      \ by the AES core are handled by the data swap block according to the DATATYPE[1:0]\
      \ bitfield.\nData weights from the first to the fourth read operation are: [127:96],\
      \ [95:64], [63:32], and [31:0].\nThe data signification of the output data block\
      \ depends on the AES operating mode:\n- Mode 1 (encryption): ciphertext\n- Mode\
      \ 2 (key derivation): the bitfield is not used\n- Mode 3 (decryption): plaintext\n\
      The data swap operation is described in page 1149."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: AES_KEYR0
  displayName: AES_KEYR0
  description: AES key register 0
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [31:0]\nThis write-only bitfield contains\
      \ the bits [31:0] of the AES encryption or decryption key, depending on the\
      \ operating mode:\n- In Mode 1 (encryption), Mode 2 (key derivation): the value\
      \ to write into the bitfield is the encryption key.\n- In Mode 3 (decryption):\
      \ the value to write into the bitfield is the encryption key to be derived before\
      \ being used for decryption.\nThe AES_KEYRx registers may be written only when\
      \ KEYSIZE value is correct and when the AES peripheral is disabled (EN bit of\
      \ the AES_CR register cleared). A special writing sequence is also required,\
      \ as described in KEYVALID bit of the AES_SR register. Note that, if KMOD[1:0]\
      \ = 10 (shared key), the key is directly loaded from SAES peripheral to AES_KEYRx\
      \ registers (hence writes to key register is ignored and KEIF is set).\nRefer\
      \ to  for more details."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_KEYR1
  displayName: AES_KEYR1
  description: AES key register 1
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [63:32]\nRefer to the AES_KEYR0 register\
      \ for description of the KEY[255:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_KEYR2
  displayName: AES_KEYR2
  description: AES key register 2
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [95:64]\nRefer to the AES_KEYR0 register\
      \ for description of the KEY[255:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_KEYR3
  displayName: AES_KEYR3
  description: AES key register 3
  addressOffset: 28
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [127:96]\nRefer to the AES_KEYR0 register\
      \ for description of the KEY[255:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_IVR0
  displayName: AES_IVR0
  description: AES initialization vector register 0
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: IVI
    description: "Initialization vector input, bits [31:0]\nRefer to  for description\
      \ of the IVI[127:0] bitfield.\nThe initialization vector is only used in chaining\
      \ modes other than ECB.\nThe AES_IVRx registers may be written only when the\
      \ AES peripheral is disabled"
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_IVR1
  displayName: AES_IVR1
  description: AES initialization vector register 1
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: IVI
    description: "Initialization vector input, bits [63:32]\nRefer to the AES_IVR0\
      \ register for description of the IVI[128:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_IVR2
  displayName: AES_IVR2
  description: AES initialization vector register 2
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: IVI
    description: "Initialization vector input, bits [95:64]\nRefer to the AES_IVR0\
      \ register for description of the IVI[128:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_IVR3
  displayName: AES_IVR3
  description: AES initialization vector register 3
  addressOffset: 44
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: IVI
    description: "Initialization vector input, bits [127:96]\nRefer to the AES_IVR0\
      \ register for description of the IVI[128:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_KEYR4
  displayName: AES_KEYR4
  description: AES key register 4
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [159:128]\nRefer to the AES_KEYR0 register\
      \ for description of the KEY[255:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_KEYR5
  displayName: AES_KEYR5
  description: AES key register 5
  addressOffset: 52
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [191:160]\nRefer to the AES_KEYR0 register\
      \ for description of the KEY[255:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_KEYR6
  displayName: AES_KEYR6
  description: AES key register 6
  addressOffset: 56
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [223:192]\nRefer to the AES_KEYR0 register\
      \ for description of the KEY[255:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_KEYR7
  displayName: AES_KEYR7
  description: AES key register 7
  addressOffset: 60
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: KEY
    description: "Cryptographic key, bits [255:224]\nRefer to the AES_KEYR0 register\
      \ for description of the KEY[255:0] bitfield."
    bitOffset: 0
    bitWidth: 32
    access: write-only
- name: AES_SUSP0R
  displayName: AES_SUSP0R
  description: AES suspend registers
  addressOffset: 64
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_SUSP1R
  displayName: AES_SUSP1R
  description: AES suspend registers
  addressOffset: 68
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_SUSP2R
  displayName: AES_SUSP2R
  description: AES suspend registers
  addressOffset: 72
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_SUSP3R
  displayName: AES_SUSP3R
  description: AES suspend registers
  addressOffset: 76
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_SUSP4R
  displayName: AES_SUSP4R
  description: AES suspend registers
  addressOffset: 80
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_SUSP5R
  displayName: AES_SUSP5R
  description: AES suspend registers
  addressOffset: 84
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_SUSP6R
  displayName: AES_SUSP6R
  description: AES suspend registers
  addressOffset: 88
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_SUSP7R
  displayName: AES_SUSP7R
  description: AES suspend registers
  addressOffset: 92
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SUSP
    description: "AES suspend\nUpon suspend operation, this bitfield of the corresponding\
      \ AES_SUSPxR register takes the value of one of internal AES registers."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: AES_IER
  displayName: AES_IER
  description: AES interrupt enable register
  addressOffset: 768
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CCFIE
    description: "Computation complete flag interrupt enable\nThis bit enables or\
      \ disables (masks) the AES interrupt generation when CCF (computation complete\
      \ flag) is set."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disabled (masked)
      value: 0
    - name: B_0x1
      description: Enabled (not masked)
      value: 1
  - name: RWEIE
    description: "Read or write error interrupt enable\nThis bit enables or disables\
      \ (masks) the AES interrupt generation when RWEIF (read and/or write error flag)\
      \ is set."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disabled (masked)
      value: 0
    - name: B_0x1
      description: Enabled (not masked)
      value: 1
  - name: KEIE
    description: "Key error interrupt enable\nThis bit enables or disables (masks)\
      \ the AES interrupt generation when KEIF (key error flag) is set."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disabled (masked)
      value: 0
    - name: B_0x1
      description: Enabled (not masked)
      value: 1
- name: AES_ISR
  displayName: AES_ISR
  description: AES interrupt status register
  addressOffset: 772
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CCF
    description: "Computation complete flag\nThis flag indicates whether the computation\
      \ is completed:\nThe flag is set by hardware upon the completion of the computation.\
      \ It is cleared by software, upon setting the CCF bit of the AES_ICR register.\n\
      Upon the flag setting, an interrupt is generated if enabled through the CCFIE\
      \ bit of the AES_IER register.\nThe flag is significant only when the DMAOUTEN\
      \ bit is 0. It may stay high when DMA_EN is 1."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Not completed
      value: 0
    - name: B_0x1
      description: Completed
      value: 1
  - name: RWEIF
    description: "Read or write error interrupt flag\nThis read-only bit is set by\
      \ hardware when a RDERR or a WRERR error flag is set in the AES_SR register.\n\
      RWEIF bit is cleared when application sets the corresponding bit of AES_ICR\
      \ register. An interrupt is generated if the RWEIE bit has been previously set\
      \ in the AES_IER register.\nThis flags has no meaning when key derivation mode\
      \ is selected."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No read or write error detected
      value: 0
    - name: B_0x1
      description: Read or write error detected (see AES_SR register for details)
      value: 1
  - name: KEIF
    description: "Key error interrupt flag\nThis read-only bit is set by hardware\
      \ when key information failed to load into key registers.\nSetting the corresponding\
      \ bit of the AES_ICR register clears the KEIF and generates interrupt if the\
      \ KEIE bit of the AES_IER register is set.\nKEIF is triggered upon any of the\
      \ following errors:\nAES_KEYRx register write does not respect the correct order.\
      \ (For KEYSIZE = 0, AES_KEYR0 then AES_KEYR1 then AES_KEYR2 then AES_KEYR3 register,\
      \ or reverse. For KEYSIZE = 1, AES_KEYR0 then AES_KEYR1 then AES_KEYR2 then\
      \ AES_KEYR3 then AES_KEYR4 then AES_KEYR5 then AES_KEYR6 then AES_KEYR7, or\
      \ reverse).\nKEIF must be cleared by the application software, otherwise KEYVALID\
      \ cannot be set."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No key error detected
      value: 0
    - name: B_0x1
      description: Key information failed to load into key registers
      value: 1
- name: AES_ICR
  displayName: AES_ICR
  description: AES interrupt clear register
  addressOffset: 776
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CCF
    description: "Computation complete flag clear\nSetting this bit clears the CCF\
      \ status bit of the AES_SR and AES_ISR registers."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: RWEIF
    description: "Read or write error interrupt flag clear\nSetting this bit clears\
      \ the RWEIF status bit of the AES_ISR register, and both RDERR and WRERR flags\
      \ in the AES_SR register."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: KEIF
    description: "Key error interrupt flag clear\nSetting this bit clears the KEIF\
      \ status bit of the AES_ISR register."
    bitOffset: 2
    bitWidth: 1
    access: write-only
interrupts:
- name: AES
  description: AES global interrupt
  value: 116
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
