#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002dd70026150 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v000002dd703cb350_0 .var "clk", 0 0;
v000002dd703cbd50_0 .var "i_button", 0 0;
v000002dd703cbe90_0 .net "o_led", 5 0, v000002dd703c81c0_0;  1 drivers
v000002dd703ca8b0_0 .var "reset", 0 0;
S_000002dd6ffdb950 .scope module, "CPU" "CPU" 2 16, 3 1 0, S_000002dd70026150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "i_button";
    .port_info 3 /OUTPUT 6 "o_led";
P_000002dd6ffe6d80 .param/l "BUTTON_ADDRESS" 1 3 81, C4<00000000000000000000000001111011>;
P_000002dd6ffe6db8 .param/l "LED_ADDRESS" 1 3 80, C4<00000000000000000000000001111010>;
L_000002dd7000afb0 .functor OR 1, L_000002dd703cac70, L_000002dd703caef0, C4<0>, C4<0>;
L_000002dd7000a1b0 .functor OR 1, L_000002dd7000afb0, L_000002dd703cad10, C4<0>, C4<0>;
L_000002dd704242b0 .functor AND 1, v000002dd703c5460_0, L_000002dd703cadb0, C4<1>, C4<1>;
v000002dd703c42e0_0 .var "Ex_Mem_ALU_Result", 31 0;
v000002dd703c4b00_0 .var "Ex_Mem_Mem_Read", 0 0;
v000002dd703c5460_0 .var "Ex_Mem_Mem_Write", 0 0;
v000002dd703c4c40_0 .var "Ex_Mem_Mem_to_Reg", 0 0;
v000002dd703c41a0_0 .var "Ex_Mem_Reg_Write", 0 0;
v000002dd703c49c0_0 .var "Ex_Mem_rd_index", 4 0;
v000002dd703c5e60_0 .var "Ex_Mem_rs2_data", 31 0;
v000002dd703c4ba0_0 .var "ID_Ex_ALU_Control", 3 0;
v000002dd703c4240_0 .var "ID_Ex_ALU_Src", 0 0;
v000002dd703c4380_0 .var "ID_Ex_ALU_Src_A", 0 0;
v000002dd703c4740_0 .var "ID_Ex_Is_Link", 0 0;
v000002dd703c4420_0 .var "ID_Ex_Mem_Read", 0 0;
v000002dd703c4560_0 .var "ID_Ex_Mem_Write", 0 0;
v000002dd703c4880_0 .var "ID_Ex_Mem_to_Reg", 0 0;
v000002dd703c5640_0 .var "ID_Ex_PC", 31 0;
v000002dd703c4600_0 .var "ID_Ex_Reg_Write", 0 0;
v000002dd703c5960_0 .var "ID_Ex_imm", 31 0;
v000002dd703c5500_0 .var "ID_Ex_rd_index", 4 0;
v000002dd703c46a0_0 .var "ID_Ex_rs1_data", 31 0;
v000002dd703c4920_0 .var "ID_Ex_rs1_index", 4 0;
v000002dd703c4d80_0 .var "ID_Ex_rs2_data", 31 0;
v000002dd703c4f60_0 .var "ID_Ex_rs2_index", 4 0;
v000002dd703c4ce0_0 .var "IF_ID_Instruction", 31 0;
v000002dd703c4ec0_0 .var "IF_ID_PC", 31 0;
v000002dd703c5320_0 .var "Mem_WB_ALU_Result", 31 0;
v000002dd703c50a0_0 .var "Mem_WB_Mem_to_Reg", 0 0;
v000002dd703c5140_0 .var "Mem_WB_Read_Data", 31 0;
v000002dd703c55a0_0 .var "Mem_WB_Reg_Write", 0 0;
v000002dd703c5780_0 .var "Mem_WB_rd_index", 4 0;
v000002dd703c5c80_0 .net *"_ivl_11", 0 0, L_000002dd7000afb0;  1 drivers
L_000002dd703cc2f0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002dd703c5a00_0 .net/2u *"_ivl_12", 6 0, L_000002dd703cc2f0;  1 drivers
v000002dd703c5aa0_0 .net *"_ivl_14", 0 0, L_000002dd703cad10;  1 drivers
L_000002dd703cc260 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002dd703c5d20_0 .net/2u *"_ivl_2", 6 0, L_000002dd703cc260;  1 drivers
L_000002dd703cc410 .functor BUFT 1, C4<00000000000000000000000001111010>, C4<0>, C4<0>, C4<0>;
v000002dd703c5dc0_0 .net/2u *"_ivl_24", 31 0, L_000002dd703cc410;  1 drivers
v000002dd703c8f80_0 .net *"_ivl_29", 0 0, L_000002dd703cadb0;  1 drivers
v000002dd703c8620_0 .net *"_ivl_4", 0 0, L_000002dd703cac70;  1 drivers
L_000002dd703cc2a8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002dd703c8e40_0 .net/2u *"_ivl_6", 6 0, L_000002dd703cc2a8;  1 drivers
v000002dd703c9d40_0 .net *"_ivl_8", 0 0, L_000002dd703caef0;  1 drivers
v000002dd703c9a20_0 .net "alu_control", 3 0, v000002dd7000b9a0_0;  1 drivers
v000002dd703c89e0_0 .var "alu_input1", 31 0;
v000002dd703c93e0_0 .var "alu_input2", 31 0;
v000002dd703c83a0_0 .net "alu_result", 31 0, v000002dd7000b180_0;  1 drivers
v000002dd703c8760_0 .var "alu_src_a_ctrl", 1 0;
v000002dd703c9ac0_0 .var "alu_src_ctrl", 0 0;
v000002dd703c88a0_0 .var "branch_op1", 31 0;
v000002dd703c8a80_0 .var "branch_op2", 31 0;
v000002dd703c8b20_0 .var "branch_taken", 0 0;
v000002dd703c9fc0_0 .var "button_sync_0", 0 0;
v000002dd703c9f20_0 .var "button_sync_1", 0 0;
v000002dd703c9de0_0 .net "clk", 0 0, v000002dd703cb350_0;  1 drivers
v000002dd703c8bc0_0 .net "current_pc", 31 0, v000002dd703c0cc0_0;  1 drivers
v000002dd703c8d00_0 .net "dmem_write_enable", 0 0, L_000002dd704242b0;  1 drivers
v000002dd703c8300_0 .var "forward_a", 1 0;
v000002dd703c9660_0 .var "forward_b", 1 0;
v000002dd703c9b60_0 .var "forwarded_rs1_data", 31 0;
v000002dd703c8c60_0 .var "forwarded_rs2_data", 31 0;
v000002dd703c8260_0 .net "funct3", 2 0, L_000002dd703cb7b0;  1 drivers
v000002dd703c8ee0_0 .net "funct7", 6 0, L_000002dd703cbfd0;  1 drivers
v000002dd703c86c0_0 .net "i_button", 0 0, v000002dd703cbd50_0;  1 drivers
v000002dd703c8800_0 .net "imm", 31 0, v000002dd7000bd60_0;  1 drivers
v000002dd703c97a0_0 .net "instruction", 31 0, L_000002dd7000a5a0;  1 drivers
v000002dd703c9e80_0 .net "is_branch_instruction", 0 0, L_000002dd7000a1b0;  1 drivers
v000002dd703c95c0_0 .net "is_equal", 0 0, L_000002dd703caa90;  1 drivers
v000002dd703c8440_0 .net "is_led_access", 0 0, L_000002dd703cabd0;  1 drivers
v000002dd703c8580_0 .net "is_less_signed", 0 0, L_000002dd703cab30;  1 drivers
v000002dd703c8da0_0 .net "is_less_unsigned", 0 0, L_000002dd703ca630;  1 drivers
v000002dd703c8940_0 .var "is_link_control", 0 0;
v000002dd703c8120_0 .net "mem_read_data", 31 0, L_000002dd703cb170;  1 drivers
v000002dd703c9ca0_0 .var "mem_to_reg_ctrl", 0 0;
v000002dd703c9c00_0 .var "next_pc", 31 0;
v000002dd703c84e0_0 .var "next_pc_final", 31 0;
v000002dd703c81c0_0 .var "o_led", 5 0;
v000002dd703c9200_0 .net "opcode", 6 0, L_000002dd703cb3f0;  1 drivers
v000002dd703c92a0_0 .var "pc_branch", 31 0;
v000002dd703c9160_0 .var "pc_plus_4", 31 0;
v000002dd703c9020_0 .net "rd", 4 0, L_000002dd703cb850;  1 drivers
v000002dd703c90c0_0 .net "reg_read_data1", 31 0, L_000002dd703cb2b0;  1 drivers
v000002dd703c9340_0 .net "reg_read_data2", 31 0, L_000002dd703ca6d0;  1 drivers
v000002dd703c9480_0 .var "reg_write_ctrl", 0 0;
v000002dd703c9840_0 .var "reg_write_data", 31 0;
v000002dd703c9520_0 .net "reset", 0 0, v000002dd703ca8b0_0;  1 drivers
v000002dd703c9700_0 .net "rs1", 4 0, L_000002dd703ca1d0;  1 drivers
v000002dd703c98e0_0 .net "rs2", 4 0, L_000002dd703ca310;  1 drivers
v000002dd703c9980_0 .net "stall", 0 0, L_000002dd704248d0;  1 drivers
E_000002dd7001a080 .event anyedge, v000002dd703c50a0_0, v000002dd703c5140_0, v000002dd703c5320_0;
E_000002dd70019cc0/0 .event anyedge, v000002dd703c8300_0, v000002dd703c46a0_0, v000002dd7000c580_0, v000002dd703c47e0_0;
E_000002dd70019cc0/1 .event anyedge, v000002dd703c9660_0, v000002dd703c4d80_0, v000002dd703c4380_0, v000002dd703c9b60_0;
E_000002dd70019cc0/2 .event anyedge, v000002dd703c5640_0, v000002dd703c4240_0, v000002dd703c5960_0, v000002dd703c8c60_0;
E_000002dd70019cc0 .event/or E_000002dd70019cc0/0, E_000002dd70019cc0/1, E_000002dd70019cc0/2;
E_000002dd70019f80/0 .event anyedge, v000002dd703c04a0_0, v000002dd703c1f80_0, v000002dd703c4920_0, v000002dd703c4e20_0;
E_000002dd70019f80/1 .event anyedge, v000002dd703c58c0_0, v000002dd703c4f60_0;
E_000002dd70019f80 .event/or E_000002dd70019f80/0, E_000002dd70019f80/1;
E_000002dd70019d00/0 .event anyedge, v000002dd703c02c0_0, v000002dd7000cda0_0, v000002dd703c4ec0_0, v000002dd7000bd60_0;
E_000002dd70019d00/1 .event anyedge, v000002dd703c88a0_0, v000002dd7000ba40_0, v000002dd703c95c0_0, v000002dd703c8580_0;
E_000002dd70019d00/2 .event anyedge, v000002dd703c8da0_0, v000002dd703c8b20_0, v000002dd703c92a0_0, v000002dd703c9160_0;
E_000002dd70019d00 .event/or E_000002dd70019d00/0, E_000002dd70019d00/1, E_000002dd70019d00/2;
E_000002dd70019a40/0 .event anyedge, v000002dd703c0f40_0, v000002dd703c1e40_0, v000002dd7000c940_0, v000002dd7000b180_0;
E_000002dd70019a40/1 .event anyedge, v000002dd703c04a0_0, v000002dd703c1f80_0, v000002dd7000c580_0, v000002dd703c5b40_0;
E_000002dd70019a40/2 .event anyedge, v000002dd700019d0_0, v000002dd703c5820_0;
E_000002dd70019a40 .event/or E_000002dd70019a40/0, E_000002dd70019a40/1, E_000002dd70019a40/2;
E_000002dd7001a2c0 .event anyedge, v000002dd7000cda0_0;
E_000002dd7001a680 .event anyedge, v000002dd703c1940_0, v000002dd703c02c0_0, v000002dd703c9c00_0;
L_000002dd703cb670 .reduce/nor L_000002dd704248d0;
L_000002dd703cac70 .cmp/eq 7, L_000002dd703cb3f0, L_000002dd703cc260;
L_000002dd703caef0 .cmp/eq 7, L_000002dd703cb3f0, L_000002dd703cc2a8;
L_000002dd703cad10 .cmp/eq 7, L_000002dd703cb3f0, L_000002dd703cc2f0;
L_000002dd703caa90 .cmp/eq 32, v000002dd703c88a0_0, v000002dd703c8a80_0;
L_000002dd703cab30 .cmp/gt.s 32, v000002dd703c8a80_0, v000002dd703c88a0_0;
L_000002dd703ca630 .cmp/gt 32, v000002dd703c8a80_0, v000002dd703c88a0_0;
L_000002dd703cabd0 .cmp/eq 32, v000002dd703c42e0_0, L_000002dd703cc410;
L_000002dd703cadb0 .reduce/nor L_000002dd703cabd0;
S_000002dd6ffdbae0 .scope module, "ALU" "ALU" 3 316, 4 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v000002dd7000c300_0 .net "alu_control", 3 0, v000002dd703c4ba0_0;  1 drivers
v000002dd7000b180_0 .var "alu_result", 31 0;
v000002dd7000b900_0 .net "clk", 0 0, v000002dd703cb350_0;  alias, 1 drivers
v000002dd7000cbc0_0 .net "operand1", 31 0, v000002dd703c89e0_0;  1 drivers
v000002dd7000bea0_0 .net "operand2", 31 0, v000002dd703c93e0_0;  1 drivers
E_000002dd7001a380 .event anyedge, v000002dd7000c300_0, v000002dd7000cbc0_0, v000002dd7000bea0_0;
S_000002dd6ffcc1b0 .scope module, "ALUControl" "ALUControl" 3 142, 5 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "alu_control";
v000002dd7000b9a0_0 .var "alu_control", 3 0;
v000002dd7000cd00_0 .net "clk", 0 0, v000002dd703cb350_0;  alias, 1 drivers
v000002dd7000ba40_0 .net "funct3", 2 0, L_000002dd703cb7b0;  alias, 1 drivers
v000002dd7000b220_0 .net "funct7", 6 0, L_000002dd703cbfd0;  alias, 1 drivers
v000002dd7000cda0_0 .net "opcode", 6 0, L_000002dd703cb3f0;  alias, 1 drivers
E_000002dd70019fc0 .event anyedge, v000002dd7000cda0_0, v000002dd7000ba40_0, v000002dd7000b220_0;
S_000002dd6ffcc340 .scope module, "DMem" "DMem" 3 331, 6 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
v000002dd7000b2c0_0 .net *"_ivl_0", 31 0, L_000002dd703cb8f0;  1 drivers
v000002dd7000c760_0 .net *"_ivl_3", 11 0, L_000002dd703cbad0;  1 drivers
v000002dd7000b5e0_0 .net *"_ivl_4", 13 0, L_000002dd703cb0d0;  1 drivers
L_000002dd703cc458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd7000bb80_0 .net *"_ivl_7", 1 0, L_000002dd703cc458;  1 drivers
L_000002dd703cc4a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd7000c620_0 .net/2u *"_ivl_8", 31 0, L_000002dd703cc4a0;  1 drivers
v000002dd7000c580_0 .net "addr", 31 0, v000002dd703c42e0_0;  1 drivers
v000002dd7000bc20_0 .net "clk", 0 0, v000002dd703cb350_0;  alias, 1 drivers
v000002dd7000c3a0_0 .net "mem_read", 0 0, v000002dd703c4b00_0;  1 drivers
v000002dd7000bfe0_0 .net "mem_write", 0 0, L_000002dd704242b0;  alias, 1 drivers
v000002dd7000c9e0 .array "memory", 4095 0, 31 0;
v000002dd7000c440_0 .net "read_data", 31 0, L_000002dd703cb170;  alias, 1 drivers
v000002dd7000ce40_0 .net "write_data", 31 0, v000002dd703c5e60_0;  1 drivers
E_000002dd7001a700 .event posedge, v000002dd7000b900_0;
L_000002dd703cb8f0 .array/port v000002dd7000c9e0, L_000002dd703cb0d0;
L_000002dd703cbad0 .part v000002dd703c42e0_0, 2, 12;
L_000002dd703cb0d0 .concat [ 12 2 0 0], L_000002dd703cbad0, L_000002dd703cc458;
L_000002dd703cb170 .functor MUXZ 32, L_000002dd703cc4a0, L_000002dd703cb8f0, v000002dd703c4b00_0, C4<>;
S_000002dd6ffe2460 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_000002dd6ffcc340;
 .timescale 0 0;
v000002dd7000be00_0 .var/i "i", 31 0;
S_000002dd6ffe25f0 .scope module, "Decoder" "Decoder" 3 130, 7 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "imm";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 3 "funct3";
    .port_info 7 /OUTPUT 5 "rd";
    .port_info 8 /OUTPUT 7 "opcode";
v000002dd7000cee0_0 .net "clk", 0 0, v000002dd703cb350_0;  alias, 1 drivers
v000002dd7000cf80_0 .net "funct3", 2 0, L_000002dd703cb7b0;  alias, 1 drivers
v000002dd7000bcc0_0 .net "funct7", 6 0, L_000002dd703cbfd0;  alias, 1 drivers
v000002dd7000bd60_0 .var "imm", 31 0;
v000002dd7000c1c0_0 .net "instruction", 31 0, v000002dd703c4ce0_0;  1 drivers
v000002dd7000c800_0 .net "opcode", 6 0, L_000002dd703cb3f0;  alias, 1 drivers
v000002dd7000c4e0_0 .net "rd", 4 0, L_000002dd703cb850;  alias, 1 drivers
v000002dd7000c940_0 .net "rs1", 4 0, L_000002dd703ca1d0;  alias, 1 drivers
v000002dd700019d0_0 .net "rs2", 4 0, L_000002dd703ca310;  alias, 1 drivers
E_000002dd7001a500 .event anyedge, v000002dd7000cda0_0, v000002dd7000c1c0_0;
L_000002dd703cbfd0 .part v000002dd703c4ce0_0, 25, 7;
L_000002dd703ca310 .part v000002dd703c4ce0_0, 20, 5;
L_000002dd703ca1d0 .part v000002dd703c4ce0_0, 15, 5;
L_000002dd703cb7b0 .part v000002dd703c4ce0_0, 12, 3;
L_000002dd703cb850 .part v000002dd703c4ce0_0, 7, 5;
L_000002dd703cb3f0 .part v000002dd703c4ce0_0, 0, 7;
S_000002dd6fff1ea0 .scope module, "HazardDetectionUnit" "HazardDetectionUnit" 3 165, 8 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_Ex_Mem_Read";
    .port_info 1 /INPUT 1 "Ex_Mem_Mem_Read";
    .port_info 2 /INPUT 5 "ID_Ex_rd";
    .port_info 3 /INPUT 5 "IF_Id_rs1";
    .port_info 4 /INPUT 5 "IF_Id_rs2";
    .port_info 5 /INPUT 1 "is_branch";
    .port_info 6 /INPUT 1 "ID_Ex_Reg_Write";
    .port_info 7 /INPUT 1 "Ex_Mem_Reg_Write";
    .port_info 8 /INPUT 5 "Ex_Mem_rd";
    .port_info 9 /OUTPUT 1 "stall";
L_000002dd7000a680 .functor AND 1, v000002dd703c4420_0, L_000002dd703ca3b0, C4<1>, C4<1>;
L_000002dd7000a370 .functor OR 1, L_000002dd703cbcb0, L_000002dd703ca4f0, C4<0>, C4<0>;
L_000002dd7000a990 .functor AND 1, L_000002dd7000a680, L_000002dd7000a370, C4<1>, C4<1>;
L_000002dd7000aae0 .functor AND 1, v000002dd703c4b00_0, L_000002dd703ca810, C4<1>, C4<1>;
L_000002dd7000a3e0 .functor OR 1, L_000002dd703caf90, L_000002dd703cb030, C4<0>, C4<0>;
L_000002dd7000ac30 .functor AND 1, L_000002dd7000aae0, L_000002dd7000a3e0, C4<1>, C4<1>;
L_000002dd6ffecd60 .functor AND 1, L_000002dd7000a1b0, L_000002dd7000ac30, C4<1>, C4<1>;
L_000002dd704248d0 .functor OR 1, L_000002dd7000a990, L_000002dd6ffecd60, C4<0>, C4<0>;
v000002dd703c05e0_0 .net "Ex_Mem_Mem_Read", 0 0, v000002dd703c4b00_0;  alias, 1 drivers
v000002dd703c04a0_0 .net "Ex_Mem_Reg_Write", 0 0, v000002dd703c41a0_0;  1 drivers
v000002dd703c1f80_0 .net "Ex_Mem_rd", 4 0, v000002dd703c49c0_0;  1 drivers
v000002dd703c19e0_0 .net "ID_Ex_Mem_Read", 0 0, v000002dd703c4420_0;  1 drivers
v000002dd703c0f40_0 .net "ID_Ex_Reg_Write", 0 0, v000002dd703c4600_0;  1 drivers
v000002dd703c1e40_0 .net "ID_Ex_rd", 4 0, v000002dd703c5500_0;  1 drivers
v000002dd703c0220_0 .net "IF_Id_rs1", 4 0, L_000002dd703ca1d0;  alias, 1 drivers
v000002dd703c0b80_0 .net "IF_Id_rs2", 4 0, L_000002dd703ca310;  alias, 1 drivers
L_000002dd703cc338 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002dd703c1800_0 .net/2u *"_ivl_0", 4 0, L_000002dd703cc338;  1 drivers
v000002dd703c1760_0 .net *"_ivl_11", 0 0, L_000002dd7000a370;  1 drivers
v000002dd703c1a80_0 .net *"_ivl_14", 31 0, L_000002dd703ca590;  1 drivers
L_000002dd703cc380 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd703c0d60_0 .net *"_ivl_17", 26 0, L_000002dd703cc380;  1 drivers
L_000002dd703cc3c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002dd703c07c0_0 .net/2u *"_ivl_18", 31 0, L_000002dd703cc3c8;  1 drivers
v000002dd703c1d00_0 .net *"_ivl_2", 0 0, L_000002dd703ca3b0;  1 drivers
v000002dd703c1bc0_0 .net *"_ivl_20", 0 0, L_000002dd703ca810;  1 drivers
v000002dd703c09a0_0 .net *"_ivl_23", 0 0, L_000002dd7000aae0;  1 drivers
v000002dd703c1b20_0 .net *"_ivl_24", 0 0, L_000002dd703caf90;  1 drivers
v000002dd703c00e0_0 .net *"_ivl_26", 0 0, L_000002dd703cb030;  1 drivers
v000002dd703c0e00_0 .net *"_ivl_29", 0 0, L_000002dd7000a3e0;  1 drivers
v000002dd703c0860_0 .net *"_ivl_31", 0 0, L_000002dd7000ac30;  1 drivers
v000002dd703c1c60_0 .net *"_ivl_5", 0 0, L_000002dd7000a680;  1 drivers
v000002dd703c0c20_0 .net *"_ivl_6", 0 0, L_000002dd703cbcb0;  1 drivers
v000002dd703c0ea0_0 .net *"_ivl_8", 0 0, L_000002dd703ca4f0;  1 drivers
v000002dd703c0ae0_0 .net "branch_data_hazard", 0 0, L_000002dd6ffecd60;  1 drivers
v000002dd703c1da0_0 .net "is_branch", 0 0, L_000002dd7000a1b0;  alias, 1 drivers
v000002dd703c1ee0_0 .net "load_use_hazard", 0 0, L_000002dd7000a990;  1 drivers
v000002dd703c1940_0 .net "stall", 0 0, L_000002dd704248d0;  alias, 1 drivers
L_000002dd703ca3b0 .cmp/ne 5, v000002dd703c5500_0, L_000002dd703cc338;
L_000002dd703cbcb0 .cmp/eq 5, v000002dd703c5500_0, L_000002dd703ca1d0;
L_000002dd703ca4f0 .cmp/eq 5, v000002dd703c5500_0, L_000002dd703ca310;
L_000002dd703ca590 .concat [ 5 27 0 0], v000002dd703c49c0_0, L_000002dd703cc380;
L_000002dd703ca810 .cmp/ne 32, L_000002dd703ca590, L_000002dd703cc3c8;
L_000002dd703caf90 .cmp/eq 5, v000002dd703c49c0_0, L_000002dd703ca1d0;
L_000002dd703cb030 .cmp/eq 5, v000002dd703c49c0_0, L_000002dd703ca310;
S_000002dd6fff2030 .scope module, "IMem" "IMem" 3 119, 9 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_000002dd7000a5a0 .functor BUFZ 32, L_000002dd703ca130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002dd703c0180_0 .net *"_ivl_0", 31 0, L_000002dd703ca130;  1 drivers
v000002dd703c0400_0 .net *"_ivl_3", 11 0, L_000002dd703cbb70;  1 drivers
v000002dd703c0a40_0 .net *"_ivl_4", 13 0, L_000002dd703cae50;  1 drivers
L_000002dd703cc0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd703c0900_0 .net *"_ivl_7", 1 0, L_000002dd703cc0f8;  1 drivers
v000002dd703c02c0_0 .net "addr", 31 0, v000002dd703c0cc0_0;  alias, 1 drivers
v000002dd703c0360_0 .net "clk", 0 0, v000002dd703cb350_0;  alias, 1 drivers
v000002dd703c0680_0 .net "instruction", 31 0, L_000002dd7000a5a0;  alias, 1 drivers
v000002dd703c0540 .array "memory", 4095 0, 31 0;
L_000002dd703ca130 .array/port v000002dd703c0540, L_000002dd703cae50;
L_000002dd703cbb70 .part v000002dd703c0cc0_0, 2, 12;
L_000002dd703cae50 .concat [ 12 2 0 0], L_000002dd703cbb70, L_000002dd703cc0f8;
S_000002dd6ffe6ef0 .scope module, "PC" "PC" 3 102, 10 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v000002dd703c18a0_0 .net "clk", 0 0, v000002dd703cb350_0;  alias, 1 drivers
v000002dd703c0720_0 .net "pc_in", 31 0, v000002dd703c84e0_0;  1 drivers
v000002dd703c0cc0_0 .var "pc_out", 31 0;
v000002dd703c1260_0 .net "reset", 0 0, v000002dd703ca8b0_0;  alias, 1 drivers
v000002dd703c14e0_0 .net "write_enable", 0 0, L_000002dd703cb670;  1 drivers
E_000002dd7001a240/0 .event negedge, v000002dd703c1260_0;
E_000002dd7001a240/1 .event posedge, v000002dd7000b900_0;
E_000002dd7001a240 .event/or E_000002dd7001a240/0, E_000002dd7001a240/1;
S_000002dd6ffe7080 .scope module, "RegisterFile" "RegisterFile" 3 151, 11 1 0, S_000002dd6ffdb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000002dd7000a760 .functor AND 1, v000002dd703c55a0_0, L_000002dd703ca450, C4<1>, C4<1>;
L_000002dd7000aa00 .functor AND 1, L_000002dd7000a760, L_000002dd703ca770, C4<1>, C4<1>;
L_000002dd7000ad80 .functor AND 1, v000002dd703c55a0_0, L_000002dd703cbc10, C4<1>, C4<1>;
L_000002dd7000abc0 .functor AND 1, L_000002dd7000ad80, L_000002dd703ca9f0, C4<1>, C4<1>;
L_000002dd703cc140 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002dd703c0fe0_0 .net/2u *"_ivl_0", 4 0, L_000002dd703cc140;  1 drivers
v000002dd703c1080_0 .net *"_ivl_10", 31 0, L_000002dd703ca270;  1 drivers
v000002dd703c1120_0 .net *"_ivl_12", 6 0, L_000002dd703ca950;  1 drivers
L_000002dd703cc188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd703c11c0_0 .net *"_ivl_15", 1 0, L_000002dd703cc188;  1 drivers
L_000002dd703cc1d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002dd703c1300_0 .net/2u *"_ivl_18", 4 0, L_000002dd703cc1d0;  1 drivers
v000002dd703c13a0_0 .net *"_ivl_2", 0 0, L_000002dd703ca450;  1 drivers
v000002dd703c1440_0 .net *"_ivl_20", 0 0, L_000002dd703cbc10;  1 drivers
v000002dd703c1580_0 .net *"_ivl_23", 0 0, L_000002dd7000ad80;  1 drivers
v000002dd703c1620_0 .net *"_ivl_24", 0 0, L_000002dd703ca9f0;  1 drivers
v000002dd703c16c0_0 .net *"_ivl_27", 0 0, L_000002dd7000abc0;  1 drivers
v000002dd703c5f00_0 .net *"_ivl_28", 31 0, L_000002dd703cb490;  1 drivers
v000002dd703c44c0_0 .net *"_ivl_30", 6 0, L_000002dd703cbf30;  1 drivers
L_000002dd703cc218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dd703c51e0_0 .net *"_ivl_33", 1 0, L_000002dd703cc218;  1 drivers
v000002dd703c5280_0 .net *"_ivl_5", 0 0, L_000002dd7000a760;  1 drivers
v000002dd703c5000_0 .net *"_ivl_6", 0 0, L_000002dd703ca770;  1 drivers
v000002dd703c4100_0 .net *"_ivl_9", 0 0, L_000002dd7000aa00;  1 drivers
v000002dd703c4a60_0 .net "clk", 0 0, v000002dd703cb350_0;  alias, 1 drivers
v000002dd703c56e0_0 .var/i "i", 31 0;
v000002dd703c5b40_0 .net "read_data1", 31 0, L_000002dd703cb2b0;  alias, 1 drivers
v000002dd703c5820_0 .net "read_data2", 31 0, L_000002dd703ca6d0;  alias, 1 drivers
v000002dd703c5fa0_0 .net "read_reg1", 4 0, L_000002dd703ca1d0;  alias, 1 drivers
v000002dd703c5be0_0 .net "read_reg2", 4 0, L_000002dd703ca310;  alias, 1 drivers
v000002dd703c4e20_0 .net "reg_write", 0 0, v000002dd703c55a0_0;  1 drivers
v000002dd703c53c0 .array "register", 31 0, 31 0;
v000002dd703c47e0_0 .net "write_data", 31 0, v000002dd703c9840_0;  1 drivers
v000002dd703c58c0_0 .net "write_reg", 4 0, v000002dd703c5780_0;  1 drivers
L_000002dd703ca450 .cmp/ne 5, v000002dd703c5780_0, L_000002dd703cc140;
L_000002dd703ca770 .cmp/eq 5, v000002dd703c5780_0, L_000002dd703ca1d0;
L_000002dd703ca270 .array/port v000002dd703c53c0, L_000002dd703ca950;
L_000002dd703ca950 .concat [ 5 2 0 0], L_000002dd703ca1d0, L_000002dd703cc188;
L_000002dd703cb2b0 .functor MUXZ 32, L_000002dd703ca270, v000002dd703c9840_0, L_000002dd7000aa00, C4<>;
L_000002dd703cbc10 .cmp/ne 5, v000002dd703c5780_0, L_000002dd703cc1d0;
L_000002dd703ca9f0 .cmp/eq 5, v000002dd703c5780_0, L_000002dd703ca310;
L_000002dd703cb490 .array/port v000002dd703c53c0, L_000002dd703cbf30;
L_000002dd703cbf30 .concat [ 5 2 0 0], L_000002dd703ca310, L_000002dd703cc218;
L_000002dd703ca6d0 .functor MUXZ 32, L_000002dd703cb490, v000002dd703c9840_0, L_000002dd7000abc0, C4<>;
    .scope S_000002dd6ffe6ef0;
T_0 ;
    %wait E_000002dd7001a240;
    %load/vec4 v000002dd703c1260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c0cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002dd703c0720_0;
    %assign/vec4 v000002dd703c0cc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002dd6fff2030;
T_1 ;
    %vpi_call 9 11 "$readmemh", "program/hex/button.hex", v000002dd703c0540 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002dd6ffe25f0;
T_2 ;
    %wait E_000002dd7001a500;
    %load/vec4 v000002dd7000c800_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd7000bd60_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002dd7000bd60_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000002dd7000bd60_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000002dd7000bd60_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002dd7000bd60_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000002dd7000c1c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002dd7000bd60_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002dd6ffcc1b0;
T_3 ;
    %wait E_000002dd70019fc0;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_3.2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_3.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_3.5;
    %jmp/0xz  T_3.3, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v000002dd7000ba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v000002dd7000ba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.16 ;
    %load/vec4 v000002dd7000b220_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
T_3.22 ;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 55, 0, 7;
    %jmp/1 T_3.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002dd7000cda0_0;
    %cmpi/e 23, 0, 7;
    %flag_or 4, 8;
T_3.27;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002dd7000b9a0_0, 0, 4;
T_3.26 ;
T_3.24 ;
T_3.15 ;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002dd6ffe7080;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd703c56e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002dd703c56e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002dd703c56e0_0;
    %store/vec4a v000002dd703c53c0, 4, 0;
    %load/vec4 v000002dd703c56e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002dd703c56e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000002dd6ffe7080;
T_5 ;
    %wait E_000002dd7001a700;
    %load/vec4 v000002dd703c4e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002dd703c58c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002dd703c47e0_0;
    %load/vec4 v000002dd703c58c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd703c53c0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002dd6ffdbae0;
T_6 ;
    %wait E_000002dd7001a380;
    %load/vec4 v000002dd7000c300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000002dd7000cbc0_0;
    %load/vec4 v000002dd7000bea0_0;
    %and;
    %assign/vec4 v000002dd7000b180_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000002dd7000cbc0_0;
    %load/vec4 v000002dd7000bea0_0;
    %or;
    %assign/vec4 v000002dd7000b180_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000002dd7000cbc0_0;
    %load/vec4 v000002dd7000bea0_0;
    %add;
    %assign/vec4 v000002dd7000b180_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000002dd7000cbc0_0;
    %load/vec4 v000002dd7000bea0_0;
    %sub;
    %assign/vec4 v000002dd7000b180_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000002dd7000cbc0_0;
    %load/vec4 v000002dd7000bea0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000002dd7000b180_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000002dd7000cbc0_0;
    %load/vec4 v000002dd7000bea0_0;
    %or;
    %inv;
    %assign/vec4 v000002dd7000b180_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000002dd7000cbc0_0;
    %load/vec4 v000002dd7000bea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000002dd7000b180_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002dd6ffcc340;
T_7 ;
    %fork t_1, S_000002dd6ffe2460;
    %jmp t_0;
    .scope S_000002dd6ffe2460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd7000be00_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002dd7000be00_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002dd7000be00_0;
    %store/vec4a v000002dd7000c9e0, 4, 0;
    %load/vec4 v000002dd7000be00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002dd7000be00_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000002dd6ffcc340;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_000002dd6ffcc340;
T_8 ;
    %wait E_000002dd7001a700;
    %load/vec4 v000002dd7000bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002dd7000ce40_0;
    %load/vec4 v000002dd7000c580_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002dd7000c9e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002dd6ffdb950;
T_9 ;
    %wait E_000002dd7001a240;
    %load/vec4 v000002dd703c9520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002dd703c9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002dd703c9f20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002dd703c86c0_0;
    %assign/vec4 v000002dd703c9fc0_0, 0;
    %load/vec4 v000002dd703c9fc0_0;
    %assign/vec4 v000002dd703c9f20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002dd6ffdb950;
T_10 ;
    %wait E_000002dd7001a680;
    %load/vec4 v000002dd703c9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002dd703c8bc0_0;
    %store/vec4 v000002dd703c84e0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002dd703c9c00_0;
    %store/vec4 v000002dd703c84e0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002dd6ffdb950;
T_11 ;
    %wait E_000002dd7001a2c0;
    %load/vec4 v000002dd703c9200_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9480_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c9200_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703c9ac0_0, 0, 1;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9ac0_0, 0, 1;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9ac0_0, 0, 1;
    %jmp T_11.15;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9ac0_0, 0, 1;
    %jmp T_11.15;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9ac0_0, 0, 1;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9ac0_0, 0, 1;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c9200_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703c9ca0_0, 0, 1;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c9ca0_0, 0, 1;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c9200_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703c8940_0, 0, 1;
    %jmp T_11.22;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c8940_0, 0, 1;
    %jmp T_11.22;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c8940_0, 0, 1;
    %jmp T_11.22;
T_11.22 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c9200_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002dd703c8760_0, 0, 2;
    %jmp T_11.26;
T_11.23 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002dd703c8760_0, 0, 2;
    %jmp T_11.26;
T_11.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002dd703c8760_0, 0, 2;
    %jmp T_11.26;
T_11.26 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002dd6ffdb950;
T_12 ;
    %wait E_000002dd70019a40;
    %load/vec4 v000002dd703c4600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.3, 10;
    %load/vec4 v000002dd703c5500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000002dd703c5500_0;
    %load/vec4 v000002dd703c9700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002dd703c83a0_0;
    %store/vec4 v000002dd703c88a0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002dd703c41a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v000002dd703c49c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v000002dd703c49c0_0;
    %load/vec4 v000002dd703c9700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000002dd703c42e0_0;
    %store/vec4 v000002dd703c88a0_0, 0, 32;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000002dd703c90c0_0;
    %store/vec4 v000002dd703c88a0_0, 0, 32;
T_12.5 ;
T_12.1 ;
    %load/vec4 v000002dd703c4600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.11, 10;
    %load/vec4 v000002dd703c5500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %load/vec4 v000002dd703c5500_0;
    %load/vec4 v000002dd703c98e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v000002dd703c83a0_0;
    %store/vec4 v000002dd703c8a80_0, 0, 32;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v000002dd703c41a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.15, 10;
    %load/vec4 v000002dd703c49c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.14, 9;
    %load/vec4 v000002dd703c49c0_0;
    %load/vec4 v000002dd703c98e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v000002dd703c42e0_0;
    %store/vec4 v000002dd703c8a80_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v000002dd703c9340_0;
    %store/vec4 v000002dd703c8a80_0, 0, 32;
T_12.13 ;
T_12.9 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002dd6ffdb950;
T_13 ;
    %wait E_000002dd70019d00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %load/vec4 v000002dd703c8bc0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002dd703c9160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd703c92a0_0, 0, 32;
    %load/vec4 v000002dd703c9200_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %load/vec4 v000002dd703c4ec0_0;
    %load/vec4 v000002dd703c8800_0;
    %add;
    %store/vec4 v000002dd703c92a0_0, 0, 32;
    %jmp T_13.3;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %load/vec4 v000002dd703c88a0_0;
    %load/vec4 v000002dd703c8800_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000002dd703c92a0_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000002dd703c8260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v000002dd703c95c0_0;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %jmp T_13.11;
T_13.5 ;
    %load/vec4 v000002dd703c95c0_0;
    %nor/r;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v000002dd703c8580_0;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v000002dd703c8580_0;
    %nor/r;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %jmp T_13.11;
T_13.8 ;
    %load/vec4 v000002dd703c8da0_0;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %jmp T_13.11;
T_13.9 ;
    %load/vec4 v000002dd703c8da0_0;
    %nor/r;
    %store/vec4 v000002dd703c8b20_0, 0, 1;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v000002dd703c4ec0_0;
    %load/vec4 v000002dd703c8800_0;
    %add;
    %store/vec4 v000002dd703c92a0_0, 0, 32;
T_13.12 ;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c8b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.14, 8;
    %load/vec4 v000002dd703c92a0_0;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %load/vec4 v000002dd703c9160_0;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %store/vec4 v000002dd703c9c00_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002dd6ffdb950;
T_14 ;
    %wait E_000002dd70019f80;
    %load/vec4 v000002dd703c41a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v000002dd703c49c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v000002dd703c49c0_0;
    %load/vec4 v000002dd703c4920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002dd703c8300_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002dd703c55a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v000002dd703c5780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v000002dd703c5780_0;
    %load/vec4 v000002dd703c4920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002dd703c8300_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002dd703c8300_0, 0, 2;
T_14.5 ;
T_14.1 ;
    %load/vec4 v000002dd703c41a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.11, 10;
    %load/vec4 v000002dd703c49c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v000002dd703c49c0_0;
    %load/vec4 v000002dd703c4f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002dd703c9660_0, 0, 2;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000002dd703c55a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.15, 10;
    %load/vec4 v000002dd703c5780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.14, 9;
    %load/vec4 v000002dd703c5780_0;
    %load/vec4 v000002dd703c4f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002dd703c9660_0, 0, 2;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002dd703c9660_0, 0, 2;
T_14.13 ;
T_14.9 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002dd6ffdb950;
T_15 ;
    %wait E_000002dd70019cc0;
    %load/vec4 v000002dd703c8300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %load/vec4 v000002dd703c46a0_0;
    %store/vec4 v000002dd703c9b60_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v000002dd703c46a0_0;
    %store/vec4 v000002dd703c9b60_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v000002dd703c42e0_0;
    %store/vec4 v000002dd703c9b60_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v000002dd703c9840_0;
    %store/vec4 v000002dd703c9b60_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c9660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %load/vec4 v000002dd703c4d80_0;
    %store/vec4 v000002dd703c8c60_0, 0, 32;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v000002dd703c4d80_0;
    %store/vec4 v000002dd703c8c60_0, 0, 32;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v000002dd703c42e0_0;
    %store/vec4 v000002dd703c8c60_0, 0, 32;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v000002dd703c9840_0;
    %store/vec4 v000002dd703c8c60_0, 0, 32;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c4380_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %load/vec4 v000002dd703c9b60_0;
    %store/vec4 v000002dd703c89e0_0, 0, 32;
    %jmp T_15.14;
T_15.10 ;
    %load/vec4 v000002dd703c9b60_0;
    %store/vec4 v000002dd703c89e0_0, 0, 32;
    %jmp T_15.14;
T_15.11 ;
    %load/vec4 v000002dd703c5640_0;
    %store/vec4 v000002dd703c89e0_0, 0, 32;
    %jmp T_15.14;
T_15.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dd703c89e0_0, 0, 32;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
    %load/vec4 v000002dd703c4240_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.15, 8;
    %load/vec4 v000002dd703c5960_0;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %load/vec4 v000002dd703c8c60_0;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %store/vec4 v000002dd703c93e0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002dd6ffdb950;
T_16 ;
    %wait E_000002dd7001a700;
    %load/vec4 v000002dd703c9520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000002dd703c81c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002dd703c5460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v000002dd703c8440_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002dd703c5e60_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000002dd703c81c0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002dd6ffdb950;
T_17 ;
    %wait E_000002dd7001a080;
    %load/vec4 v000002dd703c50a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v000002dd703c5140_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v000002dd703c5320_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v000002dd703c9840_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002dd6ffdb950;
T_18 ;
    %wait E_000002dd7001a240;
    %load/vec4 v000002dd703c9520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c4ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c4ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c46a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c4d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c5960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c4920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c4f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c5500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002dd703c4ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c5640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c5460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c42e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c5e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c49c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c55a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c50a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c5140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c5320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c5780_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002dd703c9980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000002dd703c8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c4ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c4ce0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v000002dd703c8bc0_0;
    %assign/vec4 v000002dd703c4ec0_0, 0;
    %load/vec4 v000002dd703c97a0_0;
    %assign/vec4 v000002dd703c4ce0_0, 0;
T_18.5 ;
T_18.2 ;
    %load/vec4 v000002dd703c9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd703c4380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c5500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c4920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002dd703c4f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd703c5640_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v000002dd703c9200_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002dd703c4420_0, 0;
    %load/vec4 v000002dd703c9200_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002dd703c4560_0, 0;
    %load/vec4 v000002dd703c9480_0;
    %assign/vec4 v000002dd703c4600_0, 0;
    %load/vec4 v000002dd703c9ca0_0;
    %assign/vec4 v000002dd703c4880_0, 0;
    %load/vec4 v000002dd703c90c0_0;
    %assign/vec4 v000002dd703c46a0_0, 0;
    %load/vec4 v000002dd703c9340_0;
    %assign/vec4 v000002dd703c4d80_0, 0;
    %load/vec4 v000002dd703c8800_0;
    %assign/vec4 v000002dd703c5960_0, 0;
    %load/vec4 v000002dd703c9700_0;
    %assign/vec4 v000002dd703c4920_0, 0;
    %load/vec4 v000002dd703c98e0_0;
    %assign/vec4 v000002dd703c4f60_0, 0;
    %load/vec4 v000002dd703c9020_0;
    %assign/vec4 v000002dd703c5500_0, 0;
    %load/vec4 v000002dd703c9ac0_0;
    %assign/vec4 v000002dd703c4240_0, 0;
    %load/vec4 v000002dd703c9a20_0;
    %assign/vec4 v000002dd703c4ba0_0, 0;
    %load/vec4 v000002dd703c4ec0_0;
    %assign/vec4 v000002dd703c5640_0, 0;
    %load/vec4 v000002dd703c8940_0;
    %assign/vec4 v000002dd703c4740_0, 0;
    %load/vec4 v000002dd703c8760_0;
    %pad/u 1;
    %assign/vec4 v000002dd703c4380_0, 0;
T_18.7 ;
    %load/vec4 v000002dd703c4420_0;
    %assign/vec4 v000002dd703c4b00_0, 0;
    %load/vec4 v000002dd703c4560_0;
    %assign/vec4 v000002dd703c5460_0, 0;
    %load/vec4 v000002dd703c4600_0;
    %assign/vec4 v000002dd703c41a0_0, 0;
    %load/vec4 v000002dd703c4880_0;
    %assign/vec4 v000002dd703c4c40_0, 0;
    %load/vec4 v000002dd703c4740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v000002dd703c5640_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002dd703c42e0_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v000002dd703c83a0_0;
    %assign/vec4 v000002dd703c42e0_0, 0;
T_18.9 ;
    %load/vec4 v000002dd703c8c60_0;
    %assign/vec4 v000002dd703c5e60_0, 0;
    %load/vec4 v000002dd703c5500_0;
    %assign/vec4 v000002dd703c49c0_0, 0;
    %load/vec4 v000002dd703c41a0_0;
    %assign/vec4 v000002dd703c55a0_0, 0;
    %load/vec4 v000002dd703c4c40_0;
    %assign/vec4 v000002dd703c50a0_0, 0;
    %load/vec4 v000002dd703c42e0_0;
    %cmpi/e 123, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002dd703c9f20_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002dd703c5140_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v000002dd703c8120_0;
    %assign/vec4 v000002dd703c5140_0, 0;
T_18.11 ;
    %load/vec4 v000002dd703c42e0_0;
    %assign/vec4 v000002dd703c5320_0, 0;
    %load/vec4 v000002dd703c49c0_0;
    %assign/vec4 v000002dd703c5780_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002dd70026150;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703cb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703ca8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703cbd50_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_000002dd70026150;
T_20 ;
    %delay 1, 0;
    %load/vec4 v000002dd703cb350_0;
    %inv;
    %store/vec4 v000002dd703cb350_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_000002dd70026150;
T_21 ;
    %vpi_call 2 12 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002dd70026150 {0 0 0};
    %end;
    .thread T_21;
    .scope S_000002dd70026150;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703ca8b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd703ca8b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd703cbd50_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    "src/CPU.v";
    "src/ALU.v";
    "src/ALUControl.v";
    "src/DMem.v";
    "src/Decoder.v";
    "src/HazardDetectionUnit.v";
    "src/IMem.v";
    "src/PC.v";
    "src/RegisterFile.v";
