

Implementation tool: Xilinx Vivado v.2023.2
Project:             LeNet_wrapper
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Sun Nov 03 14:00:18 +0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          31352
FF:           10516
DSP:             85
BRAM:           261
URAM:             0
LATCH:            0
SRL:             65
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      10.267
Timing not met
