{"Mingcong Song": [["Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures", ["Mingcong Song", "Yang Hu", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2017.52", "hpca", 2017]], "Yang Hu": [["Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures", ["Mingcong Song", "Yang Hu", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2017.52", "hpca", 2017]], "Huixiang Chen": [["Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures", ["Mingcong Song", "Yang Hu", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2017.52", "hpca", 2017]], "Tao Li": [["Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures", ["Mingcong Song", "Yang Hu", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2017.52", "hpca", 2017]], "Jayesh Gaur": [["Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources", ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"], "https://doi.org/10.1109/HPCA.2017.46", "hpca", 2017]], "Mainak Chaudhuri": [["Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources", ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"], "https://doi.org/10.1109/HPCA.2017.46", "hpca", 2017], ["Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking", ["Sudhanshu Shukla", "Mainak Chaudhuri"], "https://doi.org/10.1109/HPCA.2017.24", "hpca", 2017]], "Pradeep Ramachandran": [["Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources", ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"], "https://doi.org/10.1109/HPCA.2017.46", "hpca", 2017]], "Sreenivas Subramoney": [["Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources", ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"], "https://doi.org/10.1109/HPCA.2017.46", "hpca", 2017]], "Mohammad Alian": [["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", "hpca", 2017]], "Ahmed H. M. O. Abulila": [["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", "hpca", 2017]], "Lokesh Jindal": [["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", "hpca", 2017]], "Daehoon Kim": [["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", "hpca", 2017]], "Nam Sung Kim": [["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", "hpca", 2017], ["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs", ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.51", "hpca", 2017]], "Yuchen Hao": [["Supporting Address Translation for Accelerator-Centric Architectures", ["Yuchen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"], "https://doi.org/10.1109/HPCA.2017.19", "hpca", 2017]], "Zhenman Fang": [["Supporting Address Translation for Accelerator-Centric Architectures", ["Yuchen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"], "https://doi.org/10.1109/HPCA.2017.19", "hpca", 2017]], "Glenn Reinman": [["Supporting Address Translation for Accelerator-Centric Architectures", ["Yuchen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"], "https://doi.org/10.1109/HPCA.2017.19", "hpca", 2017]], "Jason Cong": [["Supporting Address Translation for Accelerator-Centric Architectures", ["Yuchen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"], "https://doi.org/10.1109/HPCA.2017.19", "hpca", 2017]], "Yu Cai": [["Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques", ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "https://doi.org/10.1109/HPCA.2017.61", "hpca", 2017]], "Saugata Ghose": [["Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques", ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "https://doi.org/10.1109/HPCA.2017.61", "hpca", 2017], ["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Yixin Luo": [["Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques", ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "https://doi.org/10.1109/HPCA.2017.61", "hpca", 2017]], "Ken Mai": [["Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques", ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "https://doi.org/10.1109/HPCA.2017.61", "hpca", 2017]], "Onur Mutlu": [["Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques", ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "https://doi.org/10.1109/HPCA.2017.61", "hpca", 2017], ["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Erich F. Haratsch": [["Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques", ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "https://doi.org/10.1109/HPCA.2017.61", "hpca", 2017]], "Sang-uhn Cha": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Seongil O": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Hyunsung Shin": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Sangjoon Hwang": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Kwang-Il Park": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Seong-Jin Jang": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Joo-Sun Choi": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Gyo-Young Jin": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017]], "Young Hoon Son": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Hyunyoon Cho": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Jung Ho Ahn": [["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", "hpca", 2017], ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Niladrish Chatterjee": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017]], "Mike OConnor": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017]], "Donghyuk Lee": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017], ["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Daniel R. Johnson": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017]], "Stephen W. Keckler": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017]], "Minsoo Rhu": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017]], "William J. Dally": [["Architecting an Energy-Efficient DRAM System for GPUs", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", "hpca", 2017]], "Thiruvengadam Vijayaraghavan": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Yasuko Eckert": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Gabriel H. Loh": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017], ["MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories", ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2017.39", "hpca", 2017]], "Michael J. Schulte": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Mike Ignatowski": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Bradford M. Beckmann": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "William C. Brantley": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Joseph L. Greathouse": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017], ["Dynamic GPGPU Power Management Using Adaptive Model Predictive Control", ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2017.34", "hpca", 2017]], "Wei Huang": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017], ["Dynamic GPGPU Power Management Using Adaptive Model Predictive Control", ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2017.34", "hpca", 2017]], "Arun Karunanithi": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Onur Kayiran": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017], ["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Mitesh R. Meswani": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017], ["SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization", ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2017.20", "hpca", 2017], ["MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories", ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2017.39", "hpca", 2017]], "Indrani Paul": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017], ["Dynamic GPGPU Power Management Using Adaptive Model Predictive Control", ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2017.34", "hpca", 2017]], "Matthew Poremba": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Steven Raasch": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Steven K. Reinhardt": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Greg Sadowski": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Vilas Sridharan": [["Design and Analysis of an APU for Exascale Computing", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", "hpca", 2017]], "Karthik Swaminathan": [["BRAVO: Balanced Reliability-Aware Voltage Optimization", ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2017.56", "hpca", 2017]], "Nandhini Chandramoorthy": [["BRAVO: Balanced Reliability-Aware Voltage Optimization", ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2017.56", "hpca", 2017]], "Chen-Yong Cher": [["BRAVO: Balanced Reliability-Aware Voltage Optimization", ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2017.56", "hpca", 2017]], "Ramon Bertran": [["BRAVO: Balanced Reliability-Aware Voltage Optimization", ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2017.56", "hpca", 2017]], "Alper Buyuktosunoglu": [["BRAVO: Balanced Reliability-Aware Voltage Optimization", ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2017.56", "hpca", 2017]], "Pradip Bose": [["BRAVO: Balanced Reliability-Aware Voltage Optimization", ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2017.56", "hpca", 2017]], "Nathan Beckmann": [["Maximizing Cache Performance Under Uncertainty", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2017.43", "hpca", 2017]], "Daniel Sanchez": [["Maximizing Cache Performance Under Uncertainty", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2017.43", "hpca", 2017]], "Xiaodong Wang": [["SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support", ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2017.65", "hpca", 2017]], "Shuang Chen": [["SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support", ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2017.65", "hpca", 2017]], "Jeff Setter": [["SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support", ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2017.65", "hpca", 2017]], "Jose F. Martinez": [["SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support", ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2017.65", "hpca", 2017]], "Andreas Sembrant": [["A Split Cache Hierarchy for Enabling Data-Oriented Optimizations", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2017.25", "hpca", 2017]], "Erik Hagersten": [["A Split Cache Hierarchy for Enabling Data-Oriented Optimizations", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2017.25", "hpca", 2017]], "David Black-Schaffer": [["A Split Cache Hierarchy for Enabling Data-Oriented Optimizations", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2017.25", "hpca", 2017]], "Rafael K. V. Maeda": [["Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance", ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "https://doi.org/10.1109/HPCA.2017.11", "hpca", 2017]], "Qiong Cai": [["Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance", ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "https://doi.org/10.1109/HPCA.2017.11", "hpca", 2017]], "Jiang Xu": [["Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance", ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "https://doi.org/10.1109/HPCA.2017.11", "hpca", 2017]], "Zhe Wang": [["Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance", ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "https://doi.org/10.1109/HPCA.2017.11", "hpca", 2017]], "Zhongyuan Tian": [["Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance", ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "https://doi.org/10.1109/HPCA.2017.11", "hpca", 2017]], "Hari Cherupalli": [["Enabling Effective Module-Oblivious Power Gating for Embedded Processors", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/HPCA.2017.48", "hpca", 2017]], "Henry Duwe": [["Enabling Effective Module-Oblivious Power Gating for Embedded Processors", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/HPCA.2017.48", "hpca", 2017]], "Weidong Ye": [["Enabling Effective Module-Oblivious Power Gating for Embedded Processors", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/HPCA.2017.48", "hpca", 2017]], "Rakesh Kumar": [["Enabling Effective Module-Oblivious Power Gating for Embedded Processors", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/HPCA.2017.48", "hpca", 2017], ["Understanding and Optimizing Power Consumption in Memory Networks", ["Xun Jian", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2017.60", "hpca", 2017], ["Boomerang: A Metadata-Free Architecture for Control Flow Delivery", ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2017.53", "hpca", 2017]], "John Sartori": [["Enabling Effective Module-Oblivious Power Gating for Embedded Processors", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/HPCA.2017.48", "hpca", 2017]], "Karthik Rao": [["Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices", ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "https://doi.org/10.1109/HPCA.2017.32", "hpca", 2017]], "Jun Wang": [["Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices", ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "https://doi.org/10.1109/HPCA.2017.32", "hpca", 2017]], "Sudhakar Yalamanchili": [["Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices", ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "https://doi.org/10.1109/HPCA.2017.32", "hpca", 2017]], "Yorai Wardi": [["Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices", ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "https://doi.org/10.1109/HPCA.2017.32", "hpca", 2017]], "Handong Ye": [["Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices", ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "https://doi.org/10.1109/HPCA.2017.32", "hpca", 2017]], "Reza Azimi": [["Fast Decentralized Power Capping for Server Clusters", ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "https://doi.org/10.1109/HPCA.2017.49", "hpca", 2017]], "Masoud Badiei": [["Fast Decentralized Power Capping for Server Clusters", ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "https://doi.org/10.1109/HPCA.2017.49", "hpca", 2017]], "Xin Zhan": [["Fast Decentralized Power Capping for Server Clusters", ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "https://doi.org/10.1109/HPCA.2017.49", "hpca", 2017]], "Na Li": [["Fast Decentralized Power Capping for Server Clusters", ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "https://doi.org/10.1109/HPCA.2017.49", "hpca", 2017]], "Sherief Reda": [["Fast Decentralized Power Capping for Server Clusters", ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "https://doi.org/10.1109/HPCA.2017.49", "hpca", 2017]], "Cristobal Camarero": [["Random Folded Clos Topologies for Datacenter Networks", ["Cristobal Camarero", "Carmen Martinez", "Ramon Beivide"], "https://doi.org/10.1109/HPCA.2017.26", "hpca", 2017]], "Carmen Martinez": [["Random Folded Clos Topologies for Datacenter Networks", ["Cristobal Camarero", "Carmen Martinez", "Ramon Beivide"], "https://doi.org/10.1109/HPCA.2017.26", "hpca", 2017]], "Ramon Beivide": [["Random Folded Clos Topologies for Datacenter Networks", ["Cristobal Camarero", "Carmen Martinez", "Ramon Beivide"], "https://doi.org/10.1109/HPCA.2017.26", "hpca", 2017]], "Sudhanshu Shukla": [["Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking", ["Sudhanshu Shukla", "Mainak Chaudhuri"], "https://doi.org/10.1109/HPCA.2017.24", "hpca", 2017]], "Yebin Lee": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Hyeonggyu Kim": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Seokin Hong": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Soontae Kim": [["Partial Row Activation for Low-Power DRAM System", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", "hpca", 2017]], "Xun Jian": [["Understanding and Optimizing Power Consumption in Memory Networks", ["Xun Jian", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2017.60", "hpca", 2017]], "Pavan Kumar Hanumolu": [["Understanding and Optimizing Power Consumption in Memory Networks", ["Xun Jian", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2017.60", "hpca", 2017]], "Hasan Hassan": [["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Nandita Vijaykumar": [["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Samira Manabi Khan": [["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Kevin K. Chang": [["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Gennady Pekhimenko": [["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Oguz Ergin": [["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", "hpca", 2017]], "Aniruddh Ramrakhyani": [["Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies", ["Aniruddh Ramrakhyani", "Tushar Krishna"], "https://doi.org/10.1109/HPCA.2017.44", "hpca", 2017]], "Tushar Krishna": [["Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies", ["Aniruddh Ramrakhyani", "Tushar Krishna"], "https://doi.org/10.1109/HPCA.2017.44", "hpca", 2017]], "Sebastian Werner": [["Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links", ["Sebastian Werner", "Javier Navaridas", "Mikel Lujan"], "https://doi.org/10.1109/HPCA.2017.23", "hpca", 2017]], "Javier Navaridas": [["Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links", ["Sebastian Werner", "Javier Navaridas", "Mikel Lujan"], "https://doi.org/10.1109/HPCA.2017.23", "hpca", 2017]], "Mikel Lujan": [["Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links", ["Sebastian Werner", "Javier Navaridas", "Mikel Lujan"], "https://doi.org/10.1109/HPCA.2017.23", "hpca", 2017]], "Pejman Lotfi-Kamran": [["Near-Ideal Networks-on-Chip for Servers", ["Pejman Lotfi-Kamran", "Mehdi Modarressi", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2017.16", "hpca", 2017]], "Mehdi Modarressi": [["Near-Ideal Networks-on-Chip for Servers", ["Pejman Lotfi-Kamran", "Mehdi Modarressi", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2017.16", "hpca", 2017]], "Hamid Sarbazi-Azad": [["Near-Ideal Networks-on-Chip for Servers", ["Pejman Lotfi-Kamran", "Mehdi Modarressi", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2017.16", "hpca", 2017]], "Paolo Grani": [["Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems", ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. Ben Yoo"], "https://doi.org/10.1109/HPCA.2017.17", "hpca", 2017]], "Roberto Proietti": [["Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems", ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. Ben Yoo"], "https://doi.org/10.1109/HPCA.2017.17", "hpca", 2017]], "Venkatesh Akella": [["Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems", ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. Ben Yoo"], "https://doi.org/10.1109/HPCA.2017.17", "hpca", 2017]], "S. J. Ben Yoo": [["Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems", ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. Ben Yoo"], "https://doi.org/10.1109/HPCA.2017.17", "hpca", 2017]], "Yao Wang": [["Secure Dynamic Memory Scheduling Against Timing Channel Attacks", ["Yao Wang", "Benjamin Wu", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2017.27", "hpca", 2017]], "Benjamin Wu": [["Secure Dynamic Memory Scheduling Against Timing Channel Attacks", ["Yao Wang", "Benjamin Wu", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2017.27", "hpca", 2017]], "G. Edward Suh": [["Secure Dynamic Memory Scheduling Against Timing Channel Attacks", ["Yao Wang", "Benjamin Wu", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2017.27", "hpca", 2017]], "Salessawi Ferede Yitbarek": [["Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors", ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1109/HPCA.2017.10", "hpca", 2017]], "Misiker Tadesse Aga": [["Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors", ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1109/HPCA.2017.10", "hpca", 2017]], "Reetuparna Das": [["Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors", ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1109/HPCA.2017.10", "hpca", 2017], ["Compute Caches", ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2017.21", "hpca", 2017]], "Todd M. Austin": [["Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors", ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1109/HPCA.2017.10", "hpca", 2017]], "Rujia Wang": [["Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings", ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2017.9", "hpca", 2017]], "Youtao Zhang": [["Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings", ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2017.9", "hpca", 2017]], "Jun Yang": [["Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings", ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2017.9", "hpca", 2017]], "Yanqi Zhou": [["Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks", ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2017.36", "hpca", 2017]], "Sameer Wagh": [["Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks", ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2017.36", "hpca", 2017]], "Prateek Mittal": [["Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks", ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2017.36", "hpca", 2017]], "David Wentzlaff": [["Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks", ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2017.36", "hpca", 2017]], "Jee Ho Ryoo": [["SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization", ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2017.20", "hpca", 2017]], "Andreas Prodromou": [["SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization", ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2017.20", "hpca", 2017], ["MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories", ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2017.39", "hpca", 2017]], "Lizy K. John": [["SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization", ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2017.20", "hpca", 2017]], "Arpit Joshi": [["ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging", ["Arpit Joshi", "Vijay Nagarajan", "Stratis Viglas", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2017.50", "hpca", 2017]], "Vijay Nagarajan": [["ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging", ["Arpit Joshi", "Vijay Nagarajan", "Stratis Viglas", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2017.50", "hpca", 2017], ["Boomerang: A Metadata-Free Architecture for Control Flow Delivery", ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2017.53", "hpca", 2017]], "Stratis Viglas": [["ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging", ["Arpit Joshi", "Vijay Nagarajan", "Stratis Viglas", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2017.50", "hpca", 2017]], "Marcelo Cintra": [["ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging", ["Arpit Joshi", "Vijay Nagarajan", "Stratis Viglas", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2017.50", "hpca", 2017]], "Yanqin Jin": [["KAML: A Flexible, High-Performance Key-Value SSD", ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven Swanson"], "https://doi.org/10.1109/HPCA.2017.15", "hpca", 2017]], "Hung-Wei Tseng": [["KAML: A Flexible, High-Performance Key-Value SSD", ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven Swanson"], "https://doi.org/10.1109/HPCA.2017.15", "hpca", 2017]], "Yannis Papakonstantinou": [["KAML: A Flexible, High-Performance Key-Value SSD", ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven Swanson"], "https://doi.org/10.1109/HPCA.2017.15", "hpca", 2017]], "Steven Swanson": [["KAML: A Flexible, High-Performance Key-Value SSD", ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven Swanson"], "https://doi.org/10.1109/HPCA.2017.15", "hpca", 2017]], "Mingzhe Zhang": [["Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor", ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "https://doi.org/10.1109/HPCA.2017.45", "hpca", 2017]], "Lunkai Zhang": [["Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor", ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "https://doi.org/10.1109/HPCA.2017.45", "hpca", 2017]], "Lei Jiang": [["Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor", ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "https://doi.org/10.1109/HPCA.2017.45", "hpca", 2017]], "Zhiyong Liu": [["Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor", ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "https://doi.org/10.1109/HPCA.2017.45", "hpca", 2017]], "Frederic T. Chong": [["Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor", ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "https://doi.org/10.1109/HPCA.2017.45", "hpca", 2017]], "Ajeya Naithani": [["Reliability-Aware Scheduling on Heterogeneous Multicore Processors", ["Ajeya Naithani", "Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2017.12", "hpca", 2017]], "Stijn Eyerman": [["Reliability-Aware Scheduling on Heterogeneous Multicore Processors", ["Ajeya Naithani", "Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2017.12", "hpca", 2017]], "Lieven Eeckhout": [["Reliability-Aware Scheduling on Heterogeneous Multicore Processors", ["Ajeya Naithani", "Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2017.12", "hpca", 2017]], "Rajiv Nishtala": [["Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads", ["Rajiv Nishtala", "Paul M. Carpenter", "Vinicius Petrucci", "Xavier Martorell"], "https://doi.org/10.1109/HPCA.2017.13", "hpca", 2017]], "Paul M. Carpenter": [["Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads", ["Rajiv Nishtala", "Paul M. Carpenter", "Vinicius Petrucci", "Xavier Martorell"], "https://doi.org/10.1109/HPCA.2017.13", "hpca", 2017]], "Vinicius Petrucci": [["Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads", ["Rajiv Nishtala", "Paul M. Carpenter", "Vinicius Petrucci", "Xavier Martorell"], "https://doi.org/10.1109/HPCA.2017.13", "hpca", 2017]], "Xavier Martorell": [["Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads", ["Rajiv Nishtala", "Paul M. Carpenter", "Vinicius Petrucci", "Xavier Martorell"], "https://doi.org/10.1109/HPCA.2017.13", "hpca", 2017]], "Qiuyun Llull": [["Cooper: Task Colocation with Cooperative Games", ["Qiuyun Llull", "Songchun Fan", "Seyed Majid Zahedi", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2017.22", "hpca", 2017]], "Songchun Fan": [["Cooper: Task Colocation with Cooperative Games", ["Qiuyun Llull", "Songchun Fan", "Seyed Majid Zahedi", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2017.22", "hpca", 2017]], "Seyed Majid Zahedi": [["Cooper: Task Colocation with Cooperative Games", ["Qiuyun Llull", "Songchun Fan", "Seyed Majid Zahedi", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2017.22", "hpca", 2017]], "Benjamin C. Lee": [["Cooper: Task Colocation with Cooperative Games", ["Qiuyun Llull", "Songchun Fan", "Seyed Majid Zahedi", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2017.22", "hpca", 2017]], "Nuwan Jayasena": [["MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories", ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2017.39", "hpca", 2017]], "Dean M. Tullsen": [["MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories", ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2017.39", "hpca", 2017]], "Mohsen Imani": [["Exploring Hyperdimensional Associative Memory", ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "https://doi.org/10.1109/HPCA.2017.28", "hpca", 2017]], "Abbas Rahimi": [["Exploring Hyperdimensional Associative Memory", ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "https://doi.org/10.1109/HPCA.2017.28", "hpca", 2017]], "Deqian Kong": [["Exploring Hyperdimensional Associative Memory", ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "https://doi.org/10.1109/HPCA.2017.28", "hpca", 2017]], "Tajana Rosing": [["Exploring Hyperdimensional Associative Memory", ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "https://doi.org/10.1109/HPCA.2017.28", "hpca", 2017]], "Jan M. Rabaey": [["Exploring Hyperdimensional Associative Memory", ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "https://doi.org/10.1109/HPCA.2017.28", "hpca", 2017]], "Lifeng Nai": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Ramyad Hadidi": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Jaewoong Sim": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Hyojong Kim": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Pranith Kumar": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Hyesoon Kim": [["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", "hpca", 2017]], "Daichi Fujiki": [["High-Bandwidth Low-Latency Approximate Interconnection Networks", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", "hpca", 2017]], "Kiyo Ishii": [["High-Bandwidth Low-Latency Approximate Interconnection Networks", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", "hpca", 2017]], "Ikki Fujiwara": [["High-Bandwidth Low-Latency Approximate Interconnection Networks", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", "hpca", 2017]], "Hiroki Matsutani": [["High-Bandwidth Low-Latency Approximate Interconnection Networks", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", "hpca", 2017]], "Hideharu Amano": [["High-Bandwidth Low-Latency Approximate Interconnection Networks", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", "hpca", 2017]], "Henri Casanova": [["High-Bandwidth Low-Latency Approximate Interconnection Networks", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", "hpca", 2017]], "Michihiro Koibuchi": [["High-Bandwidth Low-Latency Approximate Interconnection Networks", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", "hpca", 2017]], "Shaizeen Aga": [["Compute Caches", ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2017.21", "hpca", 2017]], "Supreet Jeloka": [["Compute Caches", ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2017.21", "hpca", 2017]], "Arun Subramaniyan": [["Compute Caches", ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2017.21", "hpca", 2017]], "Satish Narayanasamy": [["Compute Caches", ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2017.21", "hpca", 2017]], "David T. Blaauw": [["Compute Caches", ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2017.21", "hpca", 2017]], "Cheng-Chieh Huang": [["Boomerang: A Metadata-Free Architecture for Control Flow Delivery", ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2017.53", "hpca", 2017]], "Boris Grot": [["Boomerang: A Metadata-Free Architecture for Control Flow Delivery", ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2017.53", "hpca", 2017]], "Derek R. Hower": [["PABST: Proportionally Allocated Bandwidth at the Source and Target", ["Derek R. Hower", "Harold W. Cain", "Carl A. Waldspurger"], "https://doi.org/10.1109/HPCA.2017.33", "hpca", 2017]], "Harold W. Cain": [["PABST: Proportionally Allocated Bandwidth at the Source and Target", ["Derek R. Hower", "Harold W. Cain", "Carl A. Waldspurger"], "https://doi.org/10.1109/HPCA.2017.33", "hpca", 2017]], "Carl A. Waldspurger": [["PABST: Proportionally Allocated Bandwidth at the Source and Target", ["Derek R. Hower", "Harold W. Cain", "Carl A. Waldspurger"], "https://doi.org/10.1109/HPCA.2017.33", "hpca", 2017]], "Yuhwan Ro": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Eojin Lee": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Daejin Jung": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Jae W. Lee": [["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", "hpca", 2017]], "Yutao Liu": [["Transparent and Efficient CFI Enforcement with Intel Processor Trace", ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2017.18", "hpca", 2017]], "Peitao Shi": [["Transparent and Efficient CFI Enforcement with Intel Processor Trace", ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2017.18", "hpca", 2017]], "Xinran Wang": [["Transparent and Efficient CFI Enforcement with Intel Processor Trace", ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2017.18", "hpca", 2017]], "Haibo Chen": [["Transparent and Efficient CFI Enforcement with Intel Processor Trace", ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2017.18", "hpca", 2017]], "Binyu Zang": [["Transparent and Efficient CFI Enforcement with Intel Processor Trace", ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2017.18", "hpca", 2017]], "Haibing Guan": [["Transparent and Efficient CFI Enforcement with Intel Processor Trace", ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2017.18", "hpca", 2017]], "Linghao Song": [["PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning", ["Linghao Song", "Xuehai Qian", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2017.55", "hpca", 2017]], "Xuehai Qian": [["PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning", ["Linghao Song", "Xuehai Qian", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2017.55", "hpca", 2017]], "Hai Li": [["PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning", ["Linghao Song", "Xuehai Qian", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2017.55", "hpca", 2017]], "Yiran Chen": [["PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning", ["Linghao Song", "Xuehai Qian", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2017.55", "hpca", 2017]], "Wenyan Lu": [["FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks", ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1109/HPCA.2017.29", "hpca", 2017]], "Guihai Yan": [["FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks", ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1109/HPCA.2017.29", "hpca", 2017]], "Jiajun Li": [["FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks", ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1109/HPCA.2017.29", "hpca", 2017]], "Shijun Gong": [["FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks", ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1109/HPCA.2017.29", "hpca", 2017]], "Yinhe Han": [["FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks", ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1109/HPCA.2017.29", "hpca", 2017]], "Xiaowei Li": [["FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks", ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1109/HPCA.2017.29", "hpca", 2017]], "Snehasish Kumar": [["Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs", ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "https://doi.org/10.1109/HPCA.2017.59", "hpca", 2017]], "Nick Sumner": [["Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs", ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "https://doi.org/10.1109/HPCA.2017.59", "hpca", 2017]], "Vijayalakshmi Srinivasan": [["Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs", ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "https://doi.org/10.1109/HPCA.2017.59", "hpca", 2017]], "Steve Margerm": [["Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs", ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "https://doi.org/10.1109/HPCA.2017.59", "hpca", 2017]], "Arrvindh Shriraman": [["Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs", ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "https://doi.org/10.1109/HPCA.2017.59", "hpca", 2017]], "Daniel Alfonso Goncalves de Oliveira": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Laercio Lima Pilla": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Mauricio Hanzich": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Vinicius Fratin": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Fernando Fernandes": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Caio B. Lunardi": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Jose Maria Cela": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Philippe Olivier Alexandre Navaux": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Luigi Carro": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Paolo Rech": [["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", "hpca", 2017]], "Mohammad Abdel-Majeed": [["Pilot Register File: Energy Efficient Partitioned Register File for GPUs", ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2017.47", "hpca", 2017]], "Alireza Shafaei": [["Pilot Register File: Energy Efficient Partitioned Register File for GPUs", ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2017.47", "hpca", 2017]], "Hyeran Jeon": [["Pilot Register File: Energy Efficient Partitioned Register File for GPUs", ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2017.47", "hpca", 2017]], "Massoud Pedram": [["Pilot Register File: Energy Efficient Partitioned Register File for GPUs", ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2017.47", "hpca", 2017]], "Murali Annavaram": [["Pilot Register File: Energy Efficient Partitioned Register File for GPUs", ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2017.47", "hpca", 2017], ["G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs", ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.51", "hpca", 2017]], "Zhenhong Liu": [["G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs", ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.51", "hpca", 2017]], "Syed Zohaib Gilani": [["G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs", ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.51", "hpca", 2017]], "Abhinandan Majumdar": [["Dynamic GPGPU Power Management Using Adaptive Model Predictive Control", ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2017.34", "hpca", 2017]], "Leonardo Piga": [["Dynamic GPGPU Power Management Using Adaptive Model Predictive Control", ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2017.34", "hpca", 2017]], "David H. Albonesi": [["Dynamic GPGPU Power Management Using Adaptive Model Predictive Control", ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2017.34", "hpca", 2017]], "Xiaowei Ren": [["Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence", ["Xiaowei Ren", "Mieszko Lis"], "https://doi.org/10.1109/HPCA.2017.40", "hpca", 2017]], "Mieszko Lis": [["Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence", ["Xiaowei Ren", "Mieszko Lis"], "https://doi.org/10.1109/HPCA.2017.40", "hpca", 2017]], "Chenhao Xie": [["Processing-in-Memory Enabled Graphics Processors for 3D Rendering", ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "https://doi.org/10.1109/HPCA.2017.37", "hpca", 2017]], "Shuaiwen Leon Song": [["Processing-in-Memory Enabled Graphics Processors for 3D Rendering", ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "https://doi.org/10.1109/HPCA.2017.37", "hpca", 2017]], "Jing Wang": [["Processing-in-Memory Enabled Graphics Processors for 3D Rendering", ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "https://doi.org/10.1109/HPCA.2017.37", "hpca", 2017]], "Weigong Zhang": [["Processing-in-Memory Enabled Graphics Processors for 3D Rendering", ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "https://doi.org/10.1109/HPCA.2017.37", "hpca", 2017]], "Xin Fu": [["Processing-in-Memory Enabled Graphics Processors for 3D Rendering", ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "https://doi.org/10.1109/HPCA.2017.37", "hpca", 2017]], "Xulong Tang": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Ashutosh Pattnaik": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Huaipan Jiang": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Adwait Jog": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Sreepathi Pai": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Mohamed Ibrahim": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Mahmut T. Kandemir": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]], "Chita R. Das": [["Controlled Kernel Launch for Dynamic Parallelism in GPUs", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", "hpca", 2017]]}