0.6
2016.4
Dec 14 2016
22:58:16
F:/A7_Demo/S01_CH08_UART/UART/UART.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sim_1/new/uart_top_TB.v,1500962023,verilog,,,,uart_top_TB,,,,,,,,
F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sources_1/new/uart_rx_path.v,1500960946,verilog,,,,uart_rx_path,,,,,,,,
F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sources_1/new/uart_top.v,1500961082,verilog,,,,uart_top,,,,,,,,
F:/A7_Demo/S01_CH08_UART/UART/UART.srcs/sources_1/new/uart_tx_path.v,1500961031,verilog,,,,uart_tx_path,,,,,,,,
