Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_reset_control_0.ip --block-symbol-file --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_reset_control_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_reset_control_0.ip --synthesis=VERILOG --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_reset_control_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: interlaken_phy_xcvr_reset_control_0: "Transforming system: interlaken_phy_xcvr_reset_control_0"
Info: interlaken_phy_xcvr_reset_control_0: "Naming system components in system: interlaken_phy_xcvr_reset_control_0"
Info: interlaken_phy_xcvr_reset_control_0: "Processing generation queue"
Info: interlaken_phy_xcvr_reset_control_0: "Generating: interlaken_phy_xcvr_reset_control_0"
Info: interlaken_phy_xcvr_reset_control_0: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: interlaken_phy_xcvr_reset_control_0: Done "interlaken_phy_xcvr_reset_control_0" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
