// Seed: 1650313723
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input wire id_2
    , id_14,
    input supply1 id_3
    , id_15,
    input tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    output wand id_7,
    output uwire id_8,
    input wire id_9,
    output tri1 id_10,
    output wor id_11,
    input wor id_12
);
  assign id_15 = 1 == 1'b0 > 1'b0;
  uwire id_16 = 1;
  module_0();
  assign id_8  = 1;
  assign id_16 = id_16;
endmodule
