ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/spi.c"
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI1_Init:
  27              	.LFB350:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 2


  32:Core/Src/spi.c **** {
  28              		.loc 1 32 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 41 3 view .LVU1
  37              		.loc 1 41 18 is_stmt 0 view .LVU2
  38 0002 1348     		ldr	r0, .L5
  39 0004 134B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 42 3 is_stmt 1 view .LVU3
  42              		.loc 1 42 19 is_stmt 0 view .LVU4
  43 0008 4FF48003 		mov	r3, #4194304
  44 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 43 3 is_stmt 1 view .LVU5
  46              		.loc 1 43 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  49              		.loc 1 44 3 is_stmt 1 view .LVU7
  50              		.loc 1 44 23 is_stmt 0 view .LVU8
  51 0012 0322     		movs	r2, #3
  52 0014 C260     		str	r2, [r0, #12]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  53              		.loc 1 45 3 is_stmt 1 view .LVU9
  54              		.loc 1 45 26 is_stmt 0 view .LVU10
  55 0016 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  56              		.loc 1 46 3 is_stmt 1 view .LVU11
  57              		.loc 1 46 23 is_stmt 0 view .LVU12
  58 0018 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  59              		.loc 1 47 3 is_stmt 1 view .LVU13
  60              		.loc 1 47 18 is_stmt 0 view .LVU14
  61 001a 4FF08062 		mov	r2, #67108864
  62 001e 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  63              		.loc 1 48 3 is_stmt 1 view .LVU15
  64              		.loc 1 48 32 is_stmt 0 view .LVU16
  65 0020 C361     		str	r3, [r0, #28]
  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  66              		.loc 1 49 3 is_stmt 1 view .LVU17
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 3


  67              		.loc 1 49 23 is_stmt 0 view .LVU18
  68 0022 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  69              		.loc 1 50 3 is_stmt 1 view .LVU19
  70              		.loc 1 50 21 is_stmt 0 view .LVU20
  71 0024 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  72              		.loc 1 51 3 is_stmt 1 view .LVU21
  73              		.loc 1 51 29 is_stmt 0 view .LVU22
  74 0026 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 0x0;
  75              		.loc 1 52 3 is_stmt 1 view .LVU23
  76              		.loc 1 52 28 is_stmt 0 view .LVU24
  77 0028 C362     		str	r3, [r0, #44]
  53:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  78              		.loc 1 53 3 is_stmt 1 view .LVU25
  79              		.loc 1 53 23 is_stmt 0 view .LVU26
  80 002a 4FF08042 		mov	r2, #1073741824
  81 002e 4263     		str	r2, [r0, #52]
  54:Core/Src/spi.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  82              		.loc 1 54 3 is_stmt 1 view .LVU27
  83              		.loc 1 54 26 is_stmt 0 view .LVU28
  84 0030 8363     		str	r3, [r0, #56]
  55:Core/Src/spi.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  85              		.loc 1 55 3 is_stmt 1 view .LVU29
  86              		.loc 1 55 28 is_stmt 0 view .LVU30
  87 0032 C363     		str	r3, [r0, #60]
  56:Core/Src/spi.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  88              		.loc 1 56 3 is_stmt 1 view .LVU31
  89              		.loc 1 56 41 is_stmt 0 view .LVU32
  90 0034 0364     		str	r3, [r0, #64]
  57:Core/Src/spi.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  91              		.loc 1 57 3 is_stmt 1 view .LVU33
  92              		.loc 1 57 41 is_stmt 0 view .LVU34
  93 0036 4364     		str	r3, [r0, #68]
  58:Core/Src/spi.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  94              		.loc 1 58 3 is_stmt 1 view .LVU35
  95              		.loc 1 58 31 is_stmt 0 view .LVU36
  96 0038 8364     		str	r3, [r0, #72]
  59:Core/Src/spi.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  97              		.loc 1 59 3 is_stmt 1 view .LVU37
  98              		.loc 1 59 38 is_stmt 0 view .LVU38
  99 003a C364     		str	r3, [r0, #76]
  60:Core/Src/spi.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 100              		.loc 1 60 3 is_stmt 1 view .LVU39
 101              		.loc 1 60 37 is_stmt 0 view .LVU40
 102 003c 0365     		str	r3, [r0, #80]
  61:Core/Src/spi.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 103              		.loc 1 61 3 is_stmt 1 view .LVU41
 104              		.loc 1 61 32 is_stmt 0 view .LVU42
 105 003e 4365     		str	r3, [r0, #84]
  62:Core/Src/spi.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 106              		.loc 1 62 3 is_stmt 1 view .LVU43
 107              		.loc 1 62 21 is_stmt 0 view .LVU44
 108 0040 8365     		str	r3, [r0, #88]
  63:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 109              		.loc 1 63 3 is_stmt 1 view .LVU45
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 4


 110              		.loc 1 63 7 is_stmt 0 view .LVU46
 111 0042 FFF7FEFF 		bl	HAL_SPI_Init
 112              	.LVL0:
 113              		.loc 1 63 6 discriminator 1 view .LVU47
 114 0046 00B9     		cbnz	r0, .L4
 115              	.L1:
  64:Core/Src/spi.c ****   {
  65:Core/Src/spi.c ****     Error_Handler();
  66:Core/Src/spi.c ****   }
  67:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  68:Core/Src/spi.c **** 
  69:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  70:Core/Src/spi.c **** 
  71:Core/Src/spi.c **** }
 116              		.loc 1 71 1 view .LVU48
 117 0048 08BD     		pop	{r3, pc}
 118              	.L4:
  65:Core/Src/spi.c ****   }
 119              		.loc 1 65 5 is_stmt 1 view .LVU49
 120 004a FFF7FEFF 		bl	Error_Handler
 121              	.LVL1:
 122              		.loc 1 71 1 is_stmt 0 view .LVU50
 123 004e FBE7     		b	.L1
 124              	.L6:
 125              		.align	2
 126              	.L5:
 127 0050 00000000 		.word	hspi1
 128 0054 00300140 		.word	1073819648
 129              		.cfi_endproc
 130              	.LFE350:
 132              		.section	.text.MX_SPI2_Init,"ax",%progbits
 133              		.align	1
 134              		.global	MX_SPI2_Init
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 139              	MX_SPI2_Init:
 140              	.LFB351:
  72:Core/Src/spi.c **** /* SPI2 init function */
  73:Core/Src/spi.c **** void MX_SPI2_Init(void)
  74:Core/Src/spi.c **** {
 141              		.loc 1 74 1 is_stmt 1 view -0
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 0, uses_anonymous_args = 0
 145 0000 08B5     		push	{r3, lr}
 146              		.cfi_def_cfa_offset 8
 147              		.cfi_offset 3, -8
 148              		.cfi_offset 14, -4
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  77:Core/Src/spi.c **** 
  78:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  79:Core/Src/spi.c **** 
  80:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 5


  83:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 149              		.loc 1 83 3 view .LVU52
 150              		.loc 1 83 18 is_stmt 0 view .LVU53
 151 0002 1348     		ldr	r0, .L11
 152 0004 134B     		ldr	r3, .L11+4
 153 0006 0360     		str	r3, [r0]
  84:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 154              		.loc 1 84 3 is_stmt 1 view .LVU54
 155              		.loc 1 84 19 is_stmt 0 view .LVU55
 156 0008 4FF48003 		mov	r3, #4194304
 157 000c 4360     		str	r3, [r0, #4]
  85:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 158              		.loc 1 85 3 is_stmt 1 view .LVU56
 159              		.loc 1 85 24 is_stmt 0 view .LVU57
 160 000e 0023     		movs	r3, #0
 161 0010 8360     		str	r3, [r0, #8]
  86:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 162              		.loc 1 86 3 is_stmt 1 view .LVU58
 163              		.loc 1 86 23 is_stmt 0 view .LVU59
 164 0012 0322     		movs	r2, #3
 165 0014 C260     		str	r2, [r0, #12]
  87:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 166              		.loc 1 87 3 is_stmt 1 view .LVU60
 167              		.loc 1 87 26 is_stmt 0 view .LVU61
 168 0016 0361     		str	r3, [r0, #16]
  88:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 169              		.loc 1 88 3 is_stmt 1 view .LVU62
 170              		.loc 1 88 23 is_stmt 0 view .LVU63
 171 0018 4361     		str	r3, [r0, #20]
  89:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 172              		.loc 1 89 3 is_stmt 1 view .LVU64
 173              		.loc 1 89 18 is_stmt 0 view .LVU65
 174 001a 4FF08062 		mov	r2, #67108864
 175 001e 8261     		str	r2, [r0, #24]
  90:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 176              		.loc 1 90 3 is_stmt 1 view .LVU66
 177              		.loc 1 90 32 is_stmt 0 view .LVU67
 178 0020 C361     		str	r3, [r0, #28]
  91:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 179              		.loc 1 91 3 is_stmt 1 view .LVU68
 180              		.loc 1 91 23 is_stmt 0 view .LVU69
 181 0022 0362     		str	r3, [r0, #32]
  92:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 182              		.loc 1 92 3 is_stmt 1 view .LVU70
 183              		.loc 1 92 21 is_stmt 0 view .LVU71
 184 0024 4362     		str	r3, [r0, #36]
  93:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 185              		.loc 1 93 3 is_stmt 1 view .LVU72
 186              		.loc 1 93 29 is_stmt 0 view .LVU73
 187 0026 8362     		str	r3, [r0, #40]
  94:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 0x0;
 188              		.loc 1 94 3 is_stmt 1 view .LVU74
 189              		.loc 1 94 28 is_stmt 0 view .LVU75
 190 0028 C362     		str	r3, [r0, #44]
  95:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 191              		.loc 1 95 3 is_stmt 1 view .LVU76
 192              		.loc 1 95 23 is_stmt 0 view .LVU77
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 6


 193 002a 4FF08042 		mov	r2, #1073741824
 194 002e 4263     		str	r2, [r0, #52]
  96:Core/Src/spi.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 195              		.loc 1 96 3 is_stmt 1 view .LVU78
 196              		.loc 1 96 26 is_stmt 0 view .LVU79
 197 0030 8363     		str	r3, [r0, #56]
  97:Core/Src/spi.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 198              		.loc 1 97 3 is_stmt 1 view .LVU80
 199              		.loc 1 97 28 is_stmt 0 view .LVU81
 200 0032 C363     		str	r3, [r0, #60]
  98:Core/Src/spi.c ****   hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 201              		.loc 1 98 3 is_stmt 1 view .LVU82
 202              		.loc 1 98 41 is_stmt 0 view .LVU83
 203 0034 0364     		str	r3, [r0, #64]
  99:Core/Src/spi.c ****   hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 204              		.loc 1 99 3 is_stmt 1 view .LVU84
 205              		.loc 1 99 41 is_stmt 0 view .LVU85
 206 0036 4364     		str	r3, [r0, #68]
 100:Core/Src/spi.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 207              		.loc 1 100 3 is_stmt 1 view .LVU86
 208              		.loc 1 100 31 is_stmt 0 view .LVU87
 209 0038 8364     		str	r3, [r0, #72]
 101:Core/Src/spi.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 210              		.loc 1 101 3 is_stmt 1 view .LVU88
 211              		.loc 1 101 38 is_stmt 0 view .LVU89
 212 003a C364     		str	r3, [r0, #76]
 102:Core/Src/spi.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 213              		.loc 1 102 3 is_stmt 1 view .LVU90
 214              		.loc 1 102 37 is_stmt 0 view .LVU91
 215 003c 0365     		str	r3, [r0, #80]
 103:Core/Src/spi.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 216              		.loc 1 103 3 is_stmt 1 view .LVU92
 217              		.loc 1 103 32 is_stmt 0 view .LVU93
 218 003e 4365     		str	r3, [r0, #84]
 104:Core/Src/spi.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 219              		.loc 1 104 3 is_stmt 1 view .LVU94
 220              		.loc 1 104 21 is_stmt 0 view .LVU95
 221 0040 8365     		str	r3, [r0, #88]
 105:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 222              		.loc 1 105 3 is_stmt 1 view .LVU96
 223              		.loc 1 105 7 is_stmt 0 view .LVU97
 224 0042 FFF7FEFF 		bl	HAL_SPI_Init
 225              	.LVL2:
 226              		.loc 1 105 6 discriminator 1 view .LVU98
 227 0046 00B9     		cbnz	r0, .L10
 228              	.L7:
 106:Core/Src/spi.c ****   {
 107:Core/Src/spi.c ****     Error_Handler();
 108:Core/Src/spi.c ****   }
 109:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c **** }
 229              		.loc 1 113 1 view .LVU99
 230 0048 08BD     		pop	{r3, pc}
 231              	.L10:
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 7


 107:Core/Src/spi.c ****   }
 232              		.loc 1 107 5 is_stmt 1 view .LVU100
 233 004a FFF7FEFF 		bl	Error_Handler
 234              	.LVL3:
 235              		.loc 1 113 1 is_stmt 0 view .LVU101
 236 004e FBE7     		b	.L7
 237              	.L12:
 238              		.align	2
 239              	.L11:
 240 0050 00000000 		.word	hspi2
 241 0054 00380040 		.word	1073756160
 242              		.cfi_endproc
 243              	.LFE351:
 245              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 246              		.align	1
 247              		.global	HAL_SPI_MspInit
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	HAL_SPI_MspInit:
 253              	.LVL4:
 254              	.LFB352:
 114:Core/Src/spi.c **** 
 115:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
 116:Core/Src/spi.c **** {
 255              		.loc 1 116 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 40
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		.loc 1 116 1 is_stmt 0 view .LVU103
 260 0000 00B5     		push	{lr}
 261              		.cfi_def_cfa_offset 4
 262              		.cfi_offset 14, -4
 263 0002 8BB0     		sub	sp, sp, #44
 264              		.cfi_def_cfa_offset 48
 117:Core/Src/spi.c **** 
 118:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 265              		.loc 1 118 3 is_stmt 1 view .LVU104
 266              		.loc 1 118 20 is_stmt 0 view .LVU105
 267 0004 0023     		movs	r3, #0
 268 0006 0593     		str	r3, [sp, #20]
 269 0008 0693     		str	r3, [sp, #24]
 270 000a 0793     		str	r3, [sp, #28]
 271 000c 0893     		str	r3, [sp, #32]
 272 000e 0993     		str	r3, [sp, #36]
 119:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 273              		.loc 1 119 3 is_stmt 1 view .LVU106
 274              		.loc 1 119 15 is_stmt 0 view .LVU107
 275 0010 0368     		ldr	r3, [r0]
 276              		.loc 1 119 5 view .LVU108
 277 0012 294A     		ldr	r2, .L19
 278 0014 9342     		cmp	r3, r2
 279 0016 05D0     		beq	.L17
 120:Core/Src/spi.c ****   {
 121:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 8


 124:Core/Src/spi.c ****     /* SPI1 clock enable */
 125:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 126:Core/Src/spi.c **** 
 127:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 128:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 129:Core/Src/spi.c ****     PB3(JTDO/TRACESWO)     ------> SPI1_SCK
 130:Core/Src/spi.c ****     PB4(NJTRST)     ------> SPI1_MISO
 131:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI
 132:Core/Src/spi.c ****     */
 133:Core/Src/spi.c ****     GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 134:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 136:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 138:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 141:Core/Src/spi.c **** 
 142:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 143:Core/Src/spi.c ****   }
 144:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 280              		.loc 1 144 8 is_stmt 1 view .LVU109
 281              		.loc 1 144 10 is_stmt 0 view .LVU110
 282 0018 284A     		ldr	r2, .L19+4
 283 001a 9342     		cmp	r3, r2
 284 001c 26D0     		beq	.L18
 285              	.LVL5:
 286              	.L13:
 145:Core/Src/spi.c ****   {
 146:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 147:Core/Src/spi.c **** 
 148:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 149:Core/Src/spi.c ****     /* SPI2 clock enable */
 150:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 151:Core/Src/spi.c **** 
 152:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 153:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 154:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 155:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 156:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 157:Core/Src/spi.c ****     */
 158:Core/Src/spi.c ****     GPIO_InitStruct.Pin = LoRa_SCK_Pin|LoRa_MISO_Pin|LoRa_MOSI_Pin;
 159:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 160:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 162:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 163:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 164:Core/Src/spi.c **** 
 165:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 166:Core/Src/spi.c **** 
 167:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 168:Core/Src/spi.c ****   }
 169:Core/Src/spi.c **** }
 287              		.loc 1 169 1 view .LVU111
 288 001e 0BB0     		add	sp, sp, #44
 289              		.cfi_remember_state
 290              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 9


 291              		@ sp needed
 292 0020 5DF804FB 		ldr	pc, [sp], #4
 293              	.LVL6:
 294              	.L17:
 295              		.cfi_restore_state
 125:Core/Src/spi.c **** 
 296              		.loc 1 125 5 is_stmt 1 view .LVU112
 297              	.LBB2:
 125:Core/Src/spi.c **** 
 298              		.loc 1 125 5 view .LVU113
 125:Core/Src/spi.c **** 
 299              		.loc 1 125 5 view .LVU114
 300 0024 264B     		ldr	r3, .L19+8
 301 0026 D3F8F020 		ldr	r2, [r3, #240]
 302 002a 42F48052 		orr	r2, r2, #4096
 303 002e C3F8F020 		str	r2, [r3, #240]
 125:Core/Src/spi.c **** 
 304              		.loc 1 125 5 view .LVU115
 305 0032 D3F8F020 		ldr	r2, [r3, #240]
 306 0036 02F48052 		and	r2, r2, #4096
 307 003a 0192     		str	r2, [sp, #4]
 125:Core/Src/spi.c **** 
 308              		.loc 1 125 5 view .LVU116
 309 003c 019A     		ldr	r2, [sp, #4]
 310              	.LBE2:
 125:Core/Src/spi.c **** 
 311              		.loc 1 125 5 view .LVU117
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 312              		.loc 1 127 5 view .LVU118
 313              	.LBB3:
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 314              		.loc 1 127 5 view .LVU119
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 315              		.loc 1 127 5 view .LVU120
 316 003e D3F8E020 		ldr	r2, [r3, #224]
 317 0042 42F00202 		orr	r2, r2, #2
 318 0046 C3F8E020 		str	r2, [r3, #224]
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 319              		.loc 1 127 5 view .LVU121
 320 004a D3F8E030 		ldr	r3, [r3, #224]
 321 004e 03F00203 		and	r3, r3, #2
 322 0052 0293     		str	r3, [sp, #8]
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 323              		.loc 1 127 5 view .LVU122
 324 0054 029B     		ldr	r3, [sp, #8]
 325              	.LBE3:
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 326              		.loc 1 127 5 view .LVU123
 133:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327              		.loc 1 133 5 view .LVU124
 133:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 328              		.loc 1 133 25 is_stmt 0 view .LVU125
 329 0056 3823     		movs	r3, #56
 330 0058 0593     		str	r3, [sp, #20]
 134:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331              		.loc 1 134 5 is_stmt 1 view .LVU126
 134:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 10


 332              		.loc 1 134 26 is_stmt 0 view .LVU127
 333 005a 0223     		movs	r3, #2
 334 005c 0693     		str	r3, [sp, #24]
 135:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 335              		.loc 1 135 5 is_stmt 1 view .LVU128
 136:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 336              		.loc 1 136 5 view .LVU129
 137:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 337              		.loc 1 137 5 view .LVU130
 137:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 338              		.loc 1 137 31 is_stmt 0 view .LVU131
 339 005e 0523     		movs	r3, #5
 340 0060 0993     		str	r3, [sp, #36]
 138:Core/Src/spi.c **** 
 341              		.loc 1 138 5 is_stmt 1 view .LVU132
 342 0062 05A9     		add	r1, sp, #20
 343 0064 1748     		ldr	r0, .L19+12
 344              	.LVL7:
 138:Core/Src/spi.c **** 
 345              		.loc 1 138 5 is_stmt 0 view .LVU133
 346 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL8:
 348 006a D8E7     		b	.L13
 349              	.LVL9:
 350              	.L18:
 150:Core/Src/spi.c **** 
 351              		.loc 1 150 5 is_stmt 1 view .LVU134
 352              	.LBB4:
 150:Core/Src/spi.c **** 
 353              		.loc 1 150 5 view .LVU135
 150:Core/Src/spi.c **** 
 354              		.loc 1 150 5 view .LVU136
 355 006c 144B     		ldr	r3, .L19+8
 356 006e D3F8E820 		ldr	r2, [r3, #232]
 357 0072 42F48042 		orr	r2, r2, #16384
 358 0076 C3F8E820 		str	r2, [r3, #232]
 150:Core/Src/spi.c **** 
 359              		.loc 1 150 5 view .LVU137
 360 007a D3F8E820 		ldr	r2, [r3, #232]
 361 007e 02F48042 		and	r2, r2, #16384
 362 0082 0392     		str	r2, [sp, #12]
 150:Core/Src/spi.c **** 
 363              		.loc 1 150 5 view .LVU138
 364 0084 039A     		ldr	r2, [sp, #12]
 365              	.LBE4:
 150:Core/Src/spi.c **** 
 366              		.loc 1 150 5 view .LVU139
 152:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 367              		.loc 1 152 5 view .LVU140
 368              	.LBB5:
 152:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 369              		.loc 1 152 5 view .LVU141
 152:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 370              		.loc 1 152 5 view .LVU142
 371 0086 D3F8E020 		ldr	r2, [r3, #224]
 372 008a 42F00202 		orr	r2, r2, #2
 373 008e C3F8E020 		str	r2, [r3, #224]
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 11


 152:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 374              		.loc 1 152 5 view .LVU143
 375 0092 D3F8E030 		ldr	r3, [r3, #224]
 376 0096 03F00203 		and	r3, r3, #2
 377 009a 0493     		str	r3, [sp, #16]
 152:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 378              		.loc 1 152 5 view .LVU144
 379 009c 049B     		ldr	r3, [sp, #16]
 380              	.LBE5:
 152:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 381              		.loc 1 152 5 view .LVU145
 158:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 382              		.loc 1 158 5 view .LVU146
 158:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 383              		.loc 1 158 25 is_stmt 0 view .LVU147
 384 009e 4FF46043 		mov	r3, #57344
 385 00a2 0593     		str	r3, [sp, #20]
 159:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386              		.loc 1 159 5 is_stmt 1 view .LVU148
 159:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 387              		.loc 1 159 26 is_stmt 0 view .LVU149
 388 00a4 0223     		movs	r3, #2
 389 00a6 0693     		str	r3, [sp, #24]
 160:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 390              		.loc 1 160 5 is_stmt 1 view .LVU150
 161:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 391              		.loc 1 161 5 view .LVU151
 162:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 392              		.loc 1 162 5 view .LVU152
 162:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 393              		.loc 1 162 31 is_stmt 0 view .LVU153
 394 00a8 0523     		movs	r3, #5
 395 00aa 0993     		str	r3, [sp, #36]
 163:Core/Src/spi.c **** 
 396              		.loc 1 163 5 is_stmt 1 view .LVU154
 397 00ac 05A9     		add	r1, sp, #20
 398 00ae 0548     		ldr	r0, .L19+12
 399              	.LVL10:
 163:Core/Src/spi.c **** 
 400              		.loc 1 163 5 is_stmt 0 view .LVU155
 401 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 402              	.LVL11:
 403              		.loc 1 169 1 view .LVU156
 404 00b4 B3E7     		b	.L13
 405              	.L20:
 406 00b6 00BF     		.align	2
 407              	.L19:
 408 00b8 00300140 		.word	1073819648
 409 00bc 00380040 		.word	1073756160
 410 00c0 00440258 		.word	1476543488
 411 00c4 00040258 		.word	1476527104
 412              		.cfi_endproc
 413              	.LFE352:
 415              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 416              		.align	1
 417              		.global	HAL_SPI_MspDeInit
 418              		.syntax unified
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 12


 419              		.thumb
 420              		.thumb_func
 422              	HAL_SPI_MspDeInit:
 423              	.LVL12:
 424              	.LFB353:
 170:Core/Src/spi.c **** 
 171:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 172:Core/Src/spi.c **** {
 425              		.loc 1 172 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		.loc 1 172 1 is_stmt 0 view .LVU158
 430 0000 08B5     		push	{r3, lr}
 431              		.cfi_def_cfa_offset 8
 432              		.cfi_offset 3, -8
 433              		.cfi_offset 14, -4
 173:Core/Src/spi.c **** 
 174:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 434              		.loc 1 174 3 is_stmt 1 view .LVU159
 435              		.loc 1 174 15 is_stmt 0 view .LVU160
 436 0002 0368     		ldr	r3, [r0]
 437              		.loc 1 174 5 view .LVU161
 438 0004 0F4A     		ldr	r2, .L27
 439 0006 9342     		cmp	r3, r2
 440 0008 03D0     		beq	.L25
 175:Core/Src/spi.c ****   {
 176:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 177:Core/Src/spi.c **** 
 178:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 179:Core/Src/spi.c ****     /* Peripheral clock disable */
 180:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 181:Core/Src/spi.c **** 
 182:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 183:Core/Src/spi.c ****     PB3(JTDO/TRACESWO)     ------> SPI1_SCK
 184:Core/Src/spi.c ****     PB4(NJTRST)     ------> SPI1_MISO
 185:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI
 186:Core/Src/spi.c ****     */
 187:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin);
 188:Core/Src/spi.c **** 
 189:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 190:Core/Src/spi.c **** 
 191:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 192:Core/Src/spi.c ****   }
 193:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 441              		.loc 1 193 8 is_stmt 1 view .LVU162
 442              		.loc 1 193 10 is_stmt 0 view .LVU163
 443 000a 0F4A     		ldr	r2, .L27+4
 444 000c 9342     		cmp	r3, r2
 445 000e 0CD0     		beq	.L26
 446              	.LVL13:
 447              	.L21:
 194:Core/Src/spi.c ****   {
 195:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 196:Core/Src/spi.c **** 
 197:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 198:Core/Src/spi.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 13


 199:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 200:Core/Src/spi.c **** 
 201:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 202:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 203:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 204:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 205:Core/Src/spi.c ****     */
 206:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, LoRa_SCK_Pin|LoRa_MISO_Pin|LoRa_MOSI_Pin);
 207:Core/Src/spi.c **** 
 208:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 209:Core/Src/spi.c **** 
 210:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 211:Core/Src/spi.c ****   }
 212:Core/Src/spi.c **** }
 448              		.loc 1 212 1 view .LVU164
 449 0010 08BD     		pop	{r3, pc}
 450              	.LVL14:
 451              	.L25:
 180:Core/Src/spi.c **** 
 452              		.loc 1 180 5 is_stmt 1 view .LVU165
 453 0012 0E4A     		ldr	r2, .L27+8
 454 0014 D2F8F030 		ldr	r3, [r2, #240]
 455 0018 23F48053 		bic	r3, r3, #4096
 456 001c C2F8F030 		str	r3, [r2, #240]
 187:Core/Src/spi.c **** 
 457              		.loc 1 187 5 view .LVU166
 458 0020 3821     		movs	r1, #56
 459 0022 0B48     		ldr	r0, .L27+12
 460              	.LVL15:
 187:Core/Src/spi.c **** 
 461              		.loc 1 187 5 is_stmt 0 view .LVU167
 462 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 463              	.LVL16:
 464 0028 F2E7     		b	.L21
 465              	.LVL17:
 466              	.L26:
 199:Core/Src/spi.c **** 
 467              		.loc 1 199 5 is_stmt 1 view .LVU168
 468 002a 084A     		ldr	r2, .L27+8
 469 002c D2F8E830 		ldr	r3, [r2, #232]
 470 0030 23F48043 		bic	r3, r3, #16384
 471 0034 C2F8E830 		str	r3, [r2, #232]
 206:Core/Src/spi.c **** 
 472              		.loc 1 206 5 view .LVU169
 473 0038 4FF46041 		mov	r1, #57344
 474 003c 0448     		ldr	r0, .L27+12
 475              	.LVL18:
 206:Core/Src/spi.c **** 
 476              		.loc 1 206 5 is_stmt 0 view .LVU170
 477 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 478              	.LVL19:
 479              		.loc 1 212 1 view .LVU171
 480 0042 E5E7     		b	.L21
 481              	.L28:
 482              		.align	2
 483              	.L27:
 484 0044 00300140 		.word	1073819648
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 14


 485 0048 00380040 		.word	1073756160
 486 004c 00440258 		.word	1476543488
 487 0050 00040258 		.word	1476527104
 488              		.cfi_endproc
 489              	.LFE353:
 491              		.global	hspi2
 492              		.section	.bss.hspi2,"aw",%nobits
 493              		.align	2
 496              	hspi2:
 497 0000 00000000 		.space	136
 497      00000000 
 497      00000000 
 497      00000000 
 497      00000000 
 498              		.global	hspi1
 499              		.section	.bss.hspi1,"aw",%nobits
 500              		.align	2
 503              	hspi1:
 504 0000 00000000 		.space	136
 504      00000000 
 504      00000000 
 504      00000000 
 504      00000000 
 505              		.text
 506              	.Letext0:
 507              		.file 2 "C:/Users/thewo/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 508              		.file 3 "C:/Users/thewo/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 509              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h725xx.h"
 510              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 511              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 512              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 513              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 514              		.file 9 "Core/Inc/spi.h"
 515              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:20     .text.MX_SPI1_Init:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:26     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:127    .text.MX_SPI1_Init:00000050 $d
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:503    .bss.hspi1:00000000 hspi1
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:133    .text.MX_SPI2_Init:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:139    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:240    .text.MX_SPI2_Init:00000050 $d
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:496    .bss.hspi2:00000000 hspi2
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:246    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:252    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:408    .text.HAL_SPI_MspInit:000000b8 $d
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:416    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:422    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:484    .text.HAL_SPI_MspDeInit:00000044 $d
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:493    .bss.hspi2:00000000 $d
C:\Users\thewo\AppData\Local\Temp\ccavtnY0.s:500    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
