{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729686404935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729686404935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 20:26:44 2024 " "Processing started: Wed Oct 23 20:26:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729686404935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729686404935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3_fhr -c FPGA_EXP3_fhr " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3_fhr -c FPGA_EXP3_fhr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729686404935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729686405108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_fhr.v 6 6 " "Found 6 design units, including 6 entities, in source file fpga_exp3_fhr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM1 " "Found entity 1: FSM1" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729686405124 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM2 " "Found entity 2: FSM2" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729686405124 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM3 " "Found entity 3: FSM3" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729686405124 ""} { "Info" "ISGN_ENTITY_NAME" "4 decide_1_from_2 " "Found entity 4: decide_1_from_2" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729686405124 ""} { "Info" "ISGN_ENTITY_NAME" "5 Div50MHz " "Found entity 5: Div50MHz" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729686405124 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPGA_EXP3_fhr " "Found entity 6: FPGA_EXP3_fhr" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729686405124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729686405124 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA_EXP_fhr_tb.v " "Can't analyze file -- file FPGA_EXP_fhr_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1729686405124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkout FPGA_EXP3_fhr.v(193) " "Verilog HDL Implicit Net warning at FPGA_EXP3_fhr.v(193): created implicit net for \"clkout\"" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729686405124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP3_fhr " "Elaborating entity \"FPGA_EXP3_fhr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729686405139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div50MHz Div50MHz:U1 " "Elaborating entity \"Div50MHz\" for hierarchy \"Div50MHz:U1\"" {  } { { "FPGA_EXP3_fhr.v" "U1" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729686405139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM1 FSM1:U2 " "Elaborating entity \"FSM1\" for hierarchy \"FSM1:U2\"" {  } { { "FPGA_EXP3_fhr.v" "U2" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729686405139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM2 FSM2:U3 " "Elaborating entity \"FSM2\" for hierarchy \"FSM2:U3\"" {  } { { "FPGA_EXP3_fhr.v" "U3" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729686405139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decide_1_from_2 decide_1_from_2:U4 " "Elaborating entity \"decide_1_from_2\" for hierarchy \"decide_1_from_2:U4\"" {  } { { "FPGA_EXP3_fhr.v" "U4" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729686405139 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decide FPGA_EXP3_fhr.v(156) " "Verilog HDL Always Construct warning at FPGA_EXP3_fhr.v(156): variable \"decide\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|decide_1_from_2:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM3 FSM3:U5 " "Elaborating entity \"FSM3\" for hierarchy \"FSM3:U5\"" {  } { { "FPGA_EXP3_fhr.v" "U5" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729686405139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(101) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(101): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(105) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(105): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(106) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(106): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(108) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(108): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(109) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(109): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(111) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(111): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(112) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(112): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(114) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(114): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(115) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(115): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405139 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(117) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(117): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(118) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(118): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(120) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(120): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(121) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(121): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(123) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(123): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(124) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(124): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(126) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(126): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(127) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(127): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(129) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(129): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(130) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(130): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(132) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(132): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_EXP3_fhr.v(133) " "Verilog HDL assignment warning at FPGA_EXP3_fhr.v(133): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_EXP3_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP3/FPGA_EXP3_fhr.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729686405152 "|FPGA_EXP3_fhr|FSM3:U5"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1729686405441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1729686405504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729686405568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729686405568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729686405584 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729686405584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729686405584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729686405584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729686405615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 20:26:45 2024 " "Processing ended: Wed Oct 23 20:26:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729686405615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729686405615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729686405615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729686405615 ""}
