{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544543666841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544543666851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 16:54:25 2018 " "Processing started: Tue Dec 11 16:54:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544543666851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543666851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta radioberry -c radioberry " "Command: quartus_sta radioberry -c radioberry" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543666852 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1544543667145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543668481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543668481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543668576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543668576 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543670031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkk1 " "Entity dcfifo_nkk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543671069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544543671069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tln1 " "Entity dcfifo_tln1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543671069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543671069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544543671069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_umj1 " "Entity dcfifo_umj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544543671069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544543671069 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_3f9:dffpipe22\|dffe23a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544543671310 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671310 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/radioberry.sdc " "Reading SDC File: 'sdc/radioberry.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671340 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543671357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543671357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543671357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 123 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 123 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544543671357 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671358 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671652 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671656 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543671960 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543672031 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543672035 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543672036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544543672398 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544543672478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.008 " "Worst-case setup slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.008               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 virt_ad9866_rxclk_tx  " "    0.051               0.000 virt_ad9866_rxclk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.601               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 spi_sck  " "    0.735               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 spi_slave:spi_slave_rx_inst\|done  " "    1.067               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    1.209               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 spi_slave:spi_slave_rx2_inst\|done  " "    1.669               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.639               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.639               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  101.764               0.000 pi_clk  " "  101.764               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  101.793               0.000 pi_clk2  " "  101.793               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2494.382               0.000 spi_ce1  " " 2494.382               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4996.357               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " " 4996.357               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4996.357               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " " 4996.357               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543673149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 spi_ce1  " "    0.281               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.330               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 spi_slave:spi_slave_rx_inst\|done  " "    0.435               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 spi_sck  " "    0.452               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " "    0.453               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " "    0.453               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 pi_clk  " "    0.467               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 pi_clk2  " "    0.490               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    0.680               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.748               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 spi_slave:spi_slave_rx2_inst\|done  " "    0.969               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.074               0.000 virt_ad9866_rxclk_tx  " "    3.074               0.000 virt_ad9866_rxclk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543673270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543673347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543673420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.178 " "Worst-case minimum pulse width slack is 1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.178               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.510               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.439               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    4.439               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.535               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.535               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.059               0.000 clk_76m8  " "    6.059               0.000 clk_76m8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.529               0.000 spi_sck  " "   31.529               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.233               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   49.233               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.388               0.000 pi_clk  " "  102.388               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.549               0.000 pi_clk2  " "  102.549               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1248.993               0.000 spi_ce0  " " 1248.993               0.000 spi_ce0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.056               0.000 spi_ce1  " " 1249.056               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.471               0.000 spi_slave:spi_slave_rx_inst\|done  " " 1249.471               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.518               0.000 spi_slave:spi_slave_rx2_inst\|done  " " 1249.518               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.565               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " " 2499.565               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.575               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " " 2499.575               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543673555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543673555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 52 " "Number of Synchronizer Chains Found: 52" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.231 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.231" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.785 ns " "Worst Case Available Settling Time: 16.785 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543674682 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543674682 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544543674711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543674822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543680105 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543681549 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543681551 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543681551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543681699 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543681763 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543681770 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543681770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.216 " "Worst-case setup slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.216               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 virt_ad9866_rxclk_tx  " "    0.384               0.000 virt_ad9866_rxclk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 spi_sck  " "    0.903               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.915               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040               0.000 spi_slave:spi_slave_rx_inst\|done  " "    1.040               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    1.263               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649               0.000 spi_slave:spi_slave_rx2_inst\|done  " "    1.649               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.462               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.462               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  101.987               0.000 pi_clk  " "  101.987               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.145               0.000 pi_clk2  " "  102.145               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2494.741               0.000 spi_ce1  " " 2494.741               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4996.697               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " " 4996.697               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4996.697               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " " 4996.697               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543682653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 spi_ce1  " "    0.271               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.318               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 spi_slave:spi_slave_rx_inst\|done  " "    0.385               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " "    0.402               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " "    0.402               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 spi_sck  " "    0.414               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 pi_clk  " "    0.421               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 pi_clk2  " "    0.443               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    0.618               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.696               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 spi_slave:spi_slave_rx2_inst\|done  " "    0.916               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.824               0.000 virt_ad9866_rxclk_tx  " "    2.824               0.000 virt_ad9866_rxclk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543682802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543682802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543682885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543682966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.224 " "Worst-case minimum pulse width slack is 1.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.224               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.510               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.307               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    4.307               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.621               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.621               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.095               0.000 clk_76m8  " "    6.095               0.000 clk_76m8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.398               0.000 spi_sck  " "   31.398               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   49.301               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.100               0.000 pi_clk2  " "  102.100               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.191               0.000 pi_clk  " "  102.191               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.189               0.000 spi_ce0  " " 1249.189               0.000 spi_ce0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.202               0.000 spi_ce1  " " 1249.202               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.359               0.000 spi_slave:spi_slave_rx_inst\|done  " " 1249.359               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.452               0.000 spi_slave:spi_slave_rx2_inst\|done  " " 1249.452               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.538               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " " 2499.538               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.554               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " " 2499.554               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543683110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543683110 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 52 " "Number of Synchronizer Chains Found: 52" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.231 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.231" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.003 ns " "Worst Case Available Settling Time: 17.003 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543684372 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543684372 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544543684411 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543685532 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543685535 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543685535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543685687 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543685745 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543685748 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] spi_sck " "The launch and latch times for the relationship between source clock: ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543685748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.218 " "Worst-case setup slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.218               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.012               0.000 virt_ad9866_rxclk_tx  " "    2.012               0.000 virt_ad9866_rxclk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.591               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.591               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 spi_slave:spi_slave_rx_inst\|done  " "    2.687               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.020               0.000 spi_slave:spi_slave_rx2_inst\|done  " "    3.020               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.148               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    3.148               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.987               0.000 spi_sck  " "    4.987               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.438               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.438               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.492               0.000 pi_clk2  " "  102.492               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.624               0.000 pi_clk  " "  102.624               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2497.599               0.000 spi_ce1  " " 2497.599               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4998.553               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " " 4998.553               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4998.672               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " " 4998.672               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543686173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 spi_ce1  " "    0.085               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.101               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 spi_sck  " "    0.176               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 spi_slave:spi_slave_rx_inst\|done  " "    0.179               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " "    0.185               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " "    0.188               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 pi_clk  " "    0.192               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 pi_clk2  " "    0.203               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 spi_slave:spi_slave_rx2_inst\|done  " "    0.214               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.297               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    0.453               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430               0.000 virt_ad9866_rxclk_tx  " "    1.430               0.000 virt_ad9866_rxclk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543686332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543686428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543686514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.568 " "Worst-case minimum pulse width slack is 1.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.568               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.568               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.754               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.754               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717               0.000 ad9866:ad9866_inst\|dut1_pc\[0\]  " "    4.717               0.000 ad9866:ad9866_inst\|dut1_pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.775               0.000 clk_76m8  " "    5.775               0.000 clk_76m8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.008               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.008               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.045               0.000 spi_sck  " "   31.045               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.581               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   49.581               0.000 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.381               0.000 pi_clk2  " "  102.381               0.000 pi_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.811               0.000 pi_clk  " "  102.811               0.000 pi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1248.927               0.000 spi_ce0  " " 1248.927               0.000 spi_ce0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1248.988               0.000 spi_ce1  " " 1248.988               0.000 spi_ce1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.557               0.000 spi_slave:spi_slave_rx_inst\|done  " " 1249.557               0.000 spi_slave:spi_slave_rx_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.626               0.000 spi_slave:spi_slave_rx2_inst\|done  " " 1249.626               0.000 spi_slave:spi_slave_rx2_inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.655               0.000 ddr_mux:ddr_mux_inst2\|rd_req  " " 2499.655               0.000 ddr_mux:ddr_mux_inst2\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.656               0.000 ddr_mux:ddr_mux_inst1\|rd_req  " " 2499.656               0.000 ddr_mux:ddr_mux_inst1\|rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544543686663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543686663 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 52 " "Number of Synchronizer Chains Found: 52" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.231 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.231" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.273 ns " "Worst Case Available Settling Time: 18.273 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544543688136 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543688136 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543689164 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543689167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544543689814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 16:54:49 2018 " "Processing ended: Tue Dec 11 16:54:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544543689814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544543689814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544543689814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544543689814 ""}
