// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;

reg  signed [15:0] data_3_V_read_10_reg_1978;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] data_2_V_read_10_reg_1986;
reg  signed [15:0] data_1_V_read_10_reg_1995;
reg  signed [15:0] data_0_V_read_10_reg_2006;
reg   [15:0] trunc_ln708_174_reg_2013;
reg   [15:0] trunc_ln708_175_reg_2018;
wire   [15:0] add_ln703_241_fu_324_p2;
reg   [15:0] add_ln703_241_reg_2023;
reg   [15:0] trunc_ln708_182_reg_2028;
reg   [15:0] trunc_ln708_183_reg_2033;
wire   [15:0] add_ln703_249_fu_372_p2;
reg   [15:0] add_ln703_249_reg_2038;
reg   [15:0] trunc_ln708_190_reg_2043;
reg   [15:0] trunc_ln708_191_reg_2048;
wire   [15:0] add_ln703_257_fu_424_p2;
reg   [15:0] add_ln703_257_reg_2053;
reg   [15:0] trunc_ln708_197_reg_2058;
reg   [15:0] trunc_ln708_198_reg_2063;
wire   [15:0] add_ln703_265_fu_476_p2;
reg   [15:0] add_ln703_265_reg_2068;
reg   [15:0] trunc_ln708_205_reg_2073;
reg   [15:0] trunc_ln708_206_reg_2078;
wire   [15:0] add_ln703_273_fu_524_p2;
reg   [15:0] add_ln703_273_reg_2083;
reg   [15:0] trunc_ln708_212_reg_2088;
wire   [15:0] add_ln703_281_fu_578_p2;
reg   [15:0] add_ln703_281_reg_2094;
reg   [8:0] tmp_reg_2099;
wire   [15:0] add_ln703_289_fu_716_p2;
reg   [15:0] add_ln703_289_reg_2104;
reg   [12:0] trunc_ln708_222_reg_2109;
reg   [12:0] trunc_ln708_224_reg_2114;
wire   [15:0] add_ln703_296_fu_807_p2;
reg   [15:0] add_ln703_296_reg_2119;
wire  signed [15:0] sext_ln1118_140_fu_250_p0;
wire    ap_block_pp0_stage0;
wire  signed [15:0] sext_ln1118_141_fu_254_p0;
wire  signed [23:0] mul_ln1118_115_fu_1642_p2;
wire  signed [15:0] sext_ln1118_142_fu_267_p0;
wire  signed [15:0] sext_ln1118_143_fu_271_p0;
wire  signed [23:0] mul_ln1118_116_fu_1649_p2;
wire  signed [15:0] sext_ln1118_144_fu_284_p0;
wire  signed [23:0] mul_ln1118_117_fu_1656_p2;
wire  signed [15:0] sext_ln1118_146_fu_301_p0;
wire  signed [23:0] mul_ln1118_118_fu_1663_p2;
wire   [15:0] trunc_ln708_177_fu_309_p4;
wire   [15:0] add_ln703_240_fu_318_p2;
wire   [15:0] trunc_ln708_176_fu_292_p4;
wire  signed [23:0] mul_ln1118_122_fu_1670_p2;
wire  signed [23:0] mul_ln1118_123_fu_1677_p2;
wire  signed [23:0] mul_ln1118_124_fu_1684_p2;
wire  signed [23:0] mul_ln1118_125_fu_1691_p2;
wire   [15:0] trunc_ln708_185_fu_357_p4;
wire   [15:0] add_ln703_248_fu_366_p2;
wire   [15:0] trunc_ln708_184_fu_348_p4;
wire  signed [23:0] mul_ln1118_128_fu_1698_p2;
wire  signed [23:0] mul_ln1118_129_fu_1705_p2;
wire  signed [22:0] mul_ln1118_130_fu_1712_p2;
wire   [14:0] trunc_ln708_s_fu_396_p4;
wire  signed [23:0] mul_ln1118_131_fu_1719_p2;
wire   [15:0] trunc_ln708_192_fu_409_p4;
wire   [15:0] add_ln703_256_fu_418_p2;
wire  signed [15:0] sext_ln708_78_fu_405_p1;
wire  signed [23:0] mul_ln1118_135_fu_1726_p2;
wire  signed [23:0] mul_ln1118_136_fu_1733_p2;
wire  signed [23:0] mul_ln1118_137_fu_1740_p2;
wire  signed [22:0] mul_ln1118_138_fu_1747_p2;
wire   [14:0] trunc_ln708_200_fu_457_p4;
wire  signed [15:0] sext_ln708_79_fu_466_p1;
wire   [15:0] add_ln703_264_fu_470_p2;
wire   [15:0] trunc_ln708_199_fu_448_p4;
wire  signed [23:0] mul_ln1118_142_fu_1754_p2;
wire  signed [23:0] mul_ln1118_143_fu_1761_p2;
wire  signed [23:0] mul_ln1118_144_fu_1768_p2;
wire  signed [23:0] mul_ln1118_145_fu_1775_p2;
wire   [15:0] trunc_ln708_208_fu_509_p4;
wire   [15:0] add_ln703_272_fu_518_p2;
wire   [15:0] trunc_ln708_207_fu_500_p4;
wire  signed [23:0] mul_ln1118_149_fu_1782_p2;
wire  signed [23:0] mul_ln1118_150_fu_1789_p2;
wire  signed [23:0] mul_ln1118_151_fu_1796_p2;
wire  signed [23:0] mul_ln1118_152_fu_1803_p2;
wire   [15:0] trunc_ln708_213_fu_539_p4;
wire   [15:0] trunc_ln708_214_fu_548_p4;
wire   [15:0] trunc_ln708_215_fu_557_p4;
wire   [15:0] add_ln703_280_fu_572_p2;
wire   [15:0] add_ln703_279_fu_566_p2;
wire  signed [15:0] tmp_fu_584_p1;
wire  signed [15:0] shl_ln1118_60_fu_594_p1;
wire   [20:0] shl_ln1118_60_fu_594_p3;
wire  signed [21:0] sext_ln1118_155_fu_602_p1;
wire  signed [21:0] sext_ln1118_141_fu_254_p1;
wire   [21:0] add_ln1118_8_fu_606_p2;
wire   [13:0] tmp_247_fu_612_p4;
wire  signed [15:0] shl_ln1118_61_fu_626_p1;
wire   [20:0] shl_ln1118_61_fu_626_p3;
wire  signed [21:0] sext_ln1118_156_fu_634_p1;
wire  signed [15:0] shl_ln1118_62_fu_644_p1;
wire   [16:0] shl_ln1118_62_fu_644_p3;
wire   [21:0] sub_ln1118_46_fu_638_p2;
wire  signed [21:0] sext_ln1118_157_fu_652_p1;
wire   [21:0] sub_ln1118_47_fu_656_p2;
wire   [13:0] tmp_248_fu_662_p4;
wire  signed [23:0] mul_ln1118_155_fu_1810_p2;
wire  signed [23:0] mul_ln1118_156_fu_1817_p2;
wire  signed [14:0] sext_ln1118_162_fu_622_p1;
wire  signed [14:0] sext_ln1118_163_fu_672_p1;
wire   [14:0] add_ln703_286_fu_694_p2;
wire   [15:0] trunc_ln708_219_fu_685_p4;
wire   [15:0] add_ln703_287_fu_704_p2;
wire   [15:0] trunc_ln708_218_fu_676_p4;
wire   [15:0] add_ln703_288_fu_710_p2;
wire  signed [15:0] sext_ln703_14_fu_700_p1;
wire  signed [15:0] trunc_ln708_222_fu_722_p1;
wire  signed [15:0] mul_ln1118_160_fu_732_p0;
wire   [20:0] mul_ln1118_160_fu_732_p2;
wire  signed [15:0] shl_ln1118_63_fu_748_p1;
wire   [21:0] shl_ln1118_63_fu_748_p3;
wire  signed [15:0] shl_ln1118_64_fu_760_p1;
wire   [19:0] shl_ln1118_64_fu_760_p3;
wire  signed [22:0] sext_ln1118_159_fu_768_p1;
wire  signed [22:0] sext_ln1118_158_fu_756_p1;
wire   [22:0] sub_ln1118_48_fu_772_p2;
wire   [14:0] trunc_ln708_225_fu_778_p4;
wire  signed [23:0] mul_ln1118_161_fu_1824_p2;
wire   [15:0] trunc_ln708_226_fu_792_p4;
wire   [15:0] add_ln703_295_fu_801_p2;
wire  signed [15:0] sext_ln708_87_fu_788_p1;
wire   [21:0] shl_ln_fu_816_p3;
wire  signed [22:0] sext_ln1118_127_fu_823_p1;
wire  signed [17:0] shl_ln1118_s_fu_833_p3;
wire   [22:0] sub_ln1118_fu_827_p2;
wire  signed [22:0] sext_ln1118_129_fu_844_p1;
wire   [22:0] sub_ln1118_37_fu_848_p2;
wire   [14:0] trunc_ln_fu_854_p4;
wire   [19:0] shl_ln1118_52_fu_877_p3;
wire   [16:0] shl_ln1118_53_fu_888_p3;
wire  signed [20:0] sext_ln1118_133_fu_884_p1;
wire  signed [20:0] sext_ln1118_134_fu_895_p1;
wire   [20:0] sub_ln1118_38_fu_899_p2;
wire   [12:0] trunc_ln708_171_fu_905_p4;
wire  signed [23:0] mul_ln1118_fu_1831_p2;
wire  signed [23:0] mul_ln1118_114_fu_1838_p2;
wire  signed [15:0] sext_ln708_fu_864_p1;
wire  signed [15:0] sext_ln708_74_fu_915_p1;
wire   [15:0] trunc_ln708_172_fu_928_p4;
wire   [15:0] trunc_ln708_173_fu_943_p4;
wire   [15:0] add_ln703_237_fu_958_p2;
wire   [15:0] add_ln703_fu_952_p2;
wire   [15:0] add_ln703_239_fu_970_p2;
wire   [15:0] add_ln703_242_fu_974_p2;
wire   [15:0] add_ln703_238_fu_964_p2;
wire  signed [23:0] mul_ln1118_119_fu_1845_p2;
wire   [21:0] shl_ln1118_54_fu_994_p3;
wire  signed [22:0] sext_ln1118_148_fu_1001_p1;
wire   [18:0] shl_ln1118_55_fu_1011_p3;
wire   [22:0] sub_ln1118_39_fu_1005_p2;
wire  signed [22:0] sext_ln1118_149_fu_1018_p1;
wire   [22:0] sub_ln1118_40_fu_1022_p2;
wire   [14:0] trunc_ln708_179_fu_1028_p4;
wire  signed [23:0] mul_ln1118_120_fu_1852_p2;
wire  signed [21:0] mul_ln1118_121_fu_1859_p2;
wire   [13:0] trunc_ln708_181_fu_1051_p4;
wire   [15:0] trunc_ln708_178_fu_985_p4;
wire  signed [15:0] sext_ln708_75_fu_1038_p1;
wire   [15:0] trunc_ln708_180_fu_1042_p4;
wire  signed [15:0] sext_ln708_76_fu_1060_p1;
wire   [15:0] add_ln703_245_fu_1070_p2;
wire   [15:0] add_ln703_244_fu_1064_p2;
wire   [15:0] add_ln703_247_fu_1082_p2;
wire   [15:0] add_ln703_250_fu_1086_p2;
wire   [15:0] add_ln703_246_fu_1076_p2;
wire  signed [18:0] sext_ln1118_128_fu_840_p1;
wire   [18:0] sub_ln1118_41_fu_1097_p2;
wire   [10:0] trunc_ln708_186_fu_1103_p4;
wire  signed [23:0] mul_ln1118_126_fu_1866_p2;
wire   [22:0] shl_ln1118_56_fu_1126_p3;
wire  signed [23:0] sext_ln1118_150_fu_1133_p1;
wire  signed [19:0] shl_ln1118_57_fu_1143_p3;
wire   [23:0] sub_ln1118_42_fu_1137_p2;
wire  signed [23:0] sext_ln1118_152_fu_1154_p1;
wire   [23:0] sub_ln1118_43_fu_1158_p2;
wire  signed [23:0] mul_ln1118_127_fu_1873_p2;
wire  signed [15:0] sext_ln708_77_fu_1113_p1;
wire   [15:0] trunc_ln708_187_fu_1117_p4;
wire   [15:0] trunc_ln708_188_fu_1164_p4;
wire   [15:0] trunc_ln708_189_fu_1174_p4;
wire   [15:0] add_ln703_253_fu_1189_p2;
wire   [15:0] add_ln703_252_fu_1183_p2;
wire   [15:0] add_ln703_255_fu_1201_p2;
wire   [15:0] add_ln703_258_fu_1205_p2;
wire   [15:0] add_ln703_254_fu_1195_p2;
wire  signed [23:0] mul_ln1118_132_fu_1880_p2;
wire  signed [23:0] mul_ln1118_133_fu_1887_p2;
wire  signed [23:0] sext_ln1118_135_fu_919_p1;
wire   [23:0] add_ln1118_fu_1234_p2;
wire  signed [23:0] mul_ln1118_134_fu_1894_p2;
wire   [15:0] trunc_ln708_193_fu_1216_p4;
wire   [15:0] trunc_ln708_194_fu_1225_p4;
wire   [15:0] trunc_ln708_195_fu_1240_p4;
wire   [15:0] trunc_ln708_196_fu_1250_p4;
wire   [15:0] add_ln703_261_fu_1265_p2;
wire   [15:0] add_ln703_260_fu_1259_p2;
wire   [15:0] add_ln703_263_fu_1277_p2;
wire   [15:0] add_ln703_266_fu_1281_p2;
wire   [15:0] add_ln703_262_fu_1271_p2;
wire  signed [23:0] mul_ln1118_139_fu_1901_p2;
wire  signed [23:0] mul_ln1118_140_fu_1908_p2;
wire  signed [20:0] sext_ln1118_151_fu_1150_p1;
wire  signed [20:0] sext_ln1118_137_fu_925_p1;
wire   [20:0] sub_ln1118_44_fu_1310_p2;
wire   [12:0] trunc_ln708_203_fu_1316_p4;
wire  signed [23:0] mul_ln1118_141_fu_1915_p2;
wire   [15:0] trunc_ln708_201_fu_1292_p4;
wire   [15:0] trunc_ln708_202_fu_1301_p4;
wire  signed [15:0] sext_ln708_80_fu_1326_p1;
wire   [15:0] trunc_ln708_204_fu_1330_p4;
wire   [15:0] add_ln703_269_fu_1345_p2;
wire   [15:0] add_ln703_268_fu_1339_p2;
wire   [15:0] add_ln703_271_fu_1357_p2;
wire   [15:0] add_ln703_274_fu_1361_p2;
wire   [15:0] add_ln703_270_fu_1351_p2;
wire  signed [23:0] mul_ln1118_146_fu_1922_p2;
wire  signed [22:0] mul_ln1118_147_fu_1929_p2;
wire   [14:0] trunc_ln708_210_fu_1381_p4;
wire  signed [22:0] mul_ln1118_148_fu_1936_p2;
wire   [14:0] trunc_ln708_211_fu_1394_p4;
wire   [15:0] trunc_ln708_209_fu_1372_p4;
wire  signed [15:0] sext_ln708_81_fu_1390_p1;
wire  signed [15:0] sext_ln708_82_fu_1403_p1;
wire   [15:0] add_ln703_277_fu_1413_p2;
wire   [15:0] add_ln703_276_fu_1407_p2;
wire   [15:0] add_ln703_278_fu_1418_p2;
wire  signed [21:0] mul_ln1118_153_fu_1943_p2;
wire   [13:0] tmp_246_fu_1432_p4;
wire  signed [23:0] mul_ln1118_154_fu_1950_p2;
wire   [21:0] shl_ln1118_58_fu_1454_p3;
wire   [16:0] shl_ln1118_59_fu_1465_p3;
wire  signed [22:0] sext_ln1118_154_fu_1472_p1;
wire  signed [22:0] sext_ln1118_153_fu_1461_p1;
wire   [22:0] sub_ln1118_45_fu_1476_p2;
wire   [14:0] trunc_ln708_217_fu_1482_p4;
wire  signed [14:0] sext_ln1118_160_fu_1429_p1;
wire  signed [14:0] sext_ln1118_161_fu_1441_p1;
wire   [14:0] add_ln703_283_fu_1496_p2;
wire   [15:0] trunc_ln708_216_fu_1445_p4;
wire  signed [15:0] sext_ln708_83_fu_1492_p1;
wire   [15:0] add_ln703_284_fu_1506_p2;
wire  signed [15:0] sext_ln703_fu_1502_p1;
wire   [15:0] add_ln703_285_fu_1512_p2;
wire  signed [23:0] mul_ln1118_157_fu_1957_p2;
wire  signed [22:0] mul_ln1118_158_fu_1964_p2;
wire   [14:0] trunc_ln708_221_fu_1532_p4;
wire  signed [23:0] mul_ln1118_159_fu_1971_p2;
wire   [15:0] trunc_ln708_220_fu_1523_p4;
wire  signed [15:0] sext_ln708_84_fu_1541_p1;
wire  signed [15:0] sext_ln708_85_fu_1545_p1;
wire   [15:0] trunc_ln708_223_fu_1548_p4;
wire   [15:0] add_ln703_292_fu_1566_p2;
wire   [15:0] add_ln703_291_fu_1560_p2;
wire  signed [15:0] sext_ln708_86_fu_1557_p1;
wire   [15:0] add_ln703_294_fu_1578_p2;
wire   [15:0] add_ln703_297_fu_1583_p2;
wire   [15:0] add_ln703_293_fu_1572_p2;
wire   [15:0] add_ln703_267_fu_979_p2;
wire   [15:0] acc_1_V_fu_1091_p2;
wire   [15:0] acc_2_V_fu_1210_p2;
wire   [15:0] acc_3_V_fu_1286_p2;
wire   [15:0] acc_4_V_fu_1366_p2;
wire   [15:0] acc_5_V_fu_1424_p2;
wire   [15:0] acc_6_V_fu_1518_p2;
wire   [15:0] acc_7_V_fu_1588_p2;
wire  signed [15:0] mul_ln1118_115_fu_1642_p0;
wire  signed [23:0] sext_ln1118_140_fu_250_p1;
wire   [8:0] mul_ln1118_115_fu_1642_p1;
wire  signed [15:0] mul_ln1118_116_fu_1649_p0;
wire  signed [23:0] sext_ln1118_142_fu_267_p1;
wire  signed [7:0] mul_ln1118_116_fu_1649_p1;
wire  signed [15:0] mul_ln1118_117_fu_1656_p0;
wire  signed [23:0] sext_ln1118_144_fu_284_p1;
wire   [8:0] mul_ln1118_117_fu_1656_p1;
wire  signed [15:0] mul_ln1118_118_fu_1663_p0;
wire  signed [23:0] sext_ln1118_146_fu_301_p1;
wire   [7:0] mul_ln1118_118_fu_1663_p1;
wire  signed [15:0] mul_ln1118_122_fu_1670_p0;
wire  signed [8:0] mul_ln1118_122_fu_1670_p1;
wire  signed [15:0] mul_ln1118_123_fu_1677_p0;
wire   [8:0] mul_ln1118_123_fu_1677_p1;
wire  signed [15:0] mul_ln1118_124_fu_1684_p0;
wire  signed [8:0] mul_ln1118_124_fu_1684_p1;
wire  signed [15:0] mul_ln1118_125_fu_1691_p0;
wire   [7:0] mul_ln1118_125_fu_1691_p1;
wire  signed [15:0] mul_ln1118_128_fu_1698_p0;
wire  signed [8:0] mul_ln1118_128_fu_1698_p1;
wire  signed [15:0] mul_ln1118_129_fu_1705_p0;
wire   [8:0] mul_ln1118_129_fu_1705_p1;
wire  signed [6:0] mul_ln1118_130_fu_1712_p1;
wire  signed [15:0] mul_ln1118_131_fu_1719_p0;
wire  signed [7:0] mul_ln1118_131_fu_1719_p1;
wire  signed [15:0] mul_ln1118_135_fu_1726_p0;
wire   [8:0] mul_ln1118_135_fu_1726_p1;
wire  signed [15:0] mul_ln1118_136_fu_1733_p0;
wire  signed [8:0] mul_ln1118_136_fu_1733_p1;
wire  signed [15:0] mul_ln1118_137_fu_1740_p0;
wire   [8:0] mul_ln1118_137_fu_1740_p1;
wire   [6:0] mul_ln1118_138_fu_1747_p1;
wire  signed [15:0] mul_ln1118_142_fu_1754_p0;
wire   [8:0] mul_ln1118_142_fu_1754_p1;
wire  signed [15:0] mul_ln1118_143_fu_1761_p0;
wire   [8:0] mul_ln1118_143_fu_1761_p1;
wire  signed [15:0] mul_ln1118_144_fu_1768_p0;
wire   [7:0] mul_ln1118_144_fu_1768_p1;
wire  signed [15:0] mul_ln1118_145_fu_1775_p0;
wire  signed [9:0] mul_ln1118_145_fu_1775_p1;
wire  signed [15:0] mul_ln1118_149_fu_1782_p0;
wire  signed [7:0] mul_ln1118_149_fu_1782_p1;
wire  signed [15:0] mul_ln1118_150_fu_1789_p0;
wire   [8:0] mul_ln1118_150_fu_1789_p1;
wire  signed [15:0] mul_ln1118_151_fu_1796_p0;
wire  signed [9:0] mul_ln1118_151_fu_1796_p1;
wire  signed [15:0] mul_ln1118_152_fu_1803_p0;
wire  signed [8:0] mul_ln1118_152_fu_1803_p1;
wire  signed [15:0] mul_ln1118_155_fu_1810_p0;
wire  signed [7:0] mul_ln1118_155_fu_1810_p1;
wire  signed [15:0] mul_ln1118_156_fu_1817_p0;
wire  signed [7:0] mul_ln1118_156_fu_1817_p1;
wire  signed [15:0] mul_ln1118_161_fu_1824_p0;
wire  signed [7:0] mul_ln1118_161_fu_1824_p1;
wire  signed [15:0] mul_ln1118_fu_1831_p0;
wire  signed [7:0] mul_ln1118_fu_1831_p1;
wire  signed [15:0] mul_ln1118_114_fu_1838_p0;
wire  signed [23:0] sext_ln1118_138_fu_937_p1;
wire   [7:0] mul_ln1118_114_fu_1838_p1;
wire  signed [15:0] mul_ln1118_119_fu_1845_p0;
wire  signed [23:0] sext_ln1118_fu_813_p1;
wire   [8:0] mul_ln1118_119_fu_1845_p1;
wire  signed [15:0] mul_ln1118_120_fu_1852_p0;
wire  signed [8:0] mul_ln1118_120_fu_1852_p1;
wire   [5:0] mul_ln1118_121_fu_1859_p1;
wire  signed [15:0] mul_ln1118_126_fu_1866_p0;
wire  signed [23:0] sext_ln1118_130_fu_868_p1;
wire  signed [8:0] mul_ln1118_126_fu_1866_p1;
wire  signed [15:0] mul_ln1118_127_fu_1873_p0;
wire  signed [8:0] mul_ln1118_127_fu_1873_p1;
wire  signed [15:0] mul_ln1118_132_fu_1880_p0;
wire  signed [8:0] mul_ln1118_132_fu_1880_p1;
wire  signed [15:0] mul_ln1118_133_fu_1887_p0;
wire   [8:0] mul_ln1118_133_fu_1887_p1;
wire  signed [15:0] mul_ln1118_134_fu_1894_p0;
wire   [8:0] mul_ln1118_134_fu_1894_p1;
wire  signed [15:0] mul_ln1118_139_fu_1901_p0;
wire  signed [7:0] mul_ln1118_139_fu_1901_p1;
wire  signed [15:0] mul_ln1118_140_fu_1908_p0;
wire   [8:0] mul_ln1118_140_fu_1908_p1;
wire  signed [15:0] mul_ln1118_141_fu_1915_p0;
wire  signed [9:0] mul_ln1118_141_fu_1915_p1;
wire  signed [15:0] mul_ln1118_146_fu_1922_p0;
wire   [7:0] mul_ln1118_146_fu_1922_p1;
wire  signed [15:0] mul_ln1118_147_fu_1929_p0;
wire  signed [22:0] sext_ln1118_131_fu_871_p1;
wire  signed [6:0] mul_ln1118_147_fu_1929_p1;
wire  signed [6:0] mul_ln1118_148_fu_1936_p1;
wire   [5:0] mul_ln1118_153_fu_1943_p1;
wire  signed [15:0] mul_ln1118_154_fu_1950_p0;
wire  signed [7:0] mul_ln1118_154_fu_1950_p1;
wire  signed [15:0] mul_ln1118_157_fu_1957_p0;
wire  signed [7:0] mul_ln1118_157_fu_1957_p1;
wire  signed [15:0] mul_ln1118_158_fu_1964_p0;
wire  signed [6:0] mul_ln1118_158_fu_1964_p1;
wire  signed [15:0] mul_ln1118_159_fu_1971_p0;
wire  signed [7:0] mul_ln1118_159_fu_1971_p1;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1857(
    .din0(mul_ln1118_115_fu_1642_p0),
    .din1(mul_ln1118_115_fu_1642_p1),
    .dout(mul_ln1118_115_fu_1642_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1858(
    .din0(mul_ln1118_116_fu_1649_p0),
    .din1(mul_ln1118_116_fu_1649_p1),
    .dout(mul_ln1118_116_fu_1649_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1859(
    .din0(mul_ln1118_117_fu_1656_p0),
    .din1(mul_ln1118_117_fu_1656_p1),
    .dout(mul_ln1118_117_fu_1656_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1860(
    .din0(mul_ln1118_118_fu_1663_p0),
    .din1(mul_ln1118_118_fu_1663_p1),
    .dout(mul_ln1118_118_fu_1663_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1861(
    .din0(mul_ln1118_122_fu_1670_p0),
    .din1(mul_ln1118_122_fu_1670_p1),
    .dout(mul_ln1118_122_fu_1670_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1862(
    .din0(mul_ln1118_123_fu_1677_p0),
    .din1(mul_ln1118_123_fu_1677_p1),
    .dout(mul_ln1118_123_fu_1677_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1863(
    .din0(mul_ln1118_124_fu_1684_p0),
    .din1(mul_ln1118_124_fu_1684_p1),
    .dout(mul_ln1118_124_fu_1684_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1864(
    .din0(mul_ln1118_125_fu_1691_p0),
    .din1(mul_ln1118_125_fu_1691_p1),
    .dout(mul_ln1118_125_fu_1691_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1865(
    .din0(mul_ln1118_128_fu_1698_p0),
    .din1(mul_ln1118_128_fu_1698_p1),
    .dout(mul_ln1118_128_fu_1698_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1866(
    .din0(mul_ln1118_129_fu_1705_p0),
    .din1(mul_ln1118_129_fu_1705_p1),
    .dout(mul_ln1118_129_fu_1705_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1867(
    .din0(data_6_V_read),
    .din1(mul_ln1118_130_fu_1712_p1),
    .dout(mul_ln1118_130_fu_1712_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1868(
    .din0(mul_ln1118_131_fu_1719_p0),
    .din1(mul_ln1118_131_fu_1719_p1),
    .dout(mul_ln1118_131_fu_1719_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1869(
    .din0(mul_ln1118_135_fu_1726_p0),
    .din1(mul_ln1118_135_fu_1726_p1),
    .dout(mul_ln1118_135_fu_1726_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1870(
    .din0(mul_ln1118_136_fu_1733_p0),
    .din1(mul_ln1118_136_fu_1733_p1),
    .dout(mul_ln1118_136_fu_1733_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1871(
    .din0(mul_ln1118_137_fu_1740_p0),
    .din1(mul_ln1118_137_fu_1740_p1),
    .dout(mul_ln1118_137_fu_1740_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1872(
    .din0(data_7_V_read),
    .din1(mul_ln1118_138_fu_1747_p1),
    .dout(mul_ln1118_138_fu_1747_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1873(
    .din0(mul_ln1118_142_fu_1754_p0),
    .din1(mul_ln1118_142_fu_1754_p1),
    .dout(mul_ln1118_142_fu_1754_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1874(
    .din0(mul_ln1118_143_fu_1761_p0),
    .din1(mul_ln1118_143_fu_1761_p1),
    .dout(mul_ln1118_143_fu_1761_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1875(
    .din0(mul_ln1118_144_fu_1768_p0),
    .din1(mul_ln1118_144_fu_1768_p1),
    .dout(mul_ln1118_144_fu_1768_p2)
);

myproject_mul_mul_16s_10s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_10s_24_1_0_U1876(
    .din0(mul_ln1118_145_fu_1775_p0),
    .din1(mul_ln1118_145_fu_1775_p1),
    .dout(mul_ln1118_145_fu_1775_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1877(
    .din0(mul_ln1118_149_fu_1782_p0),
    .din1(mul_ln1118_149_fu_1782_p1),
    .dout(mul_ln1118_149_fu_1782_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1878(
    .din0(mul_ln1118_150_fu_1789_p0),
    .din1(mul_ln1118_150_fu_1789_p1),
    .dout(mul_ln1118_150_fu_1789_p2)
);

myproject_mul_mul_16s_10s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_10s_24_1_0_U1879(
    .din0(mul_ln1118_151_fu_1796_p0),
    .din1(mul_ln1118_151_fu_1796_p1),
    .dout(mul_ln1118_151_fu_1796_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1880(
    .din0(mul_ln1118_152_fu_1803_p0),
    .din1(mul_ln1118_152_fu_1803_p1),
    .dout(mul_ln1118_152_fu_1803_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1881(
    .din0(mul_ln1118_155_fu_1810_p0),
    .din1(mul_ln1118_155_fu_1810_p1),
    .dout(mul_ln1118_155_fu_1810_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1882(
    .din0(mul_ln1118_156_fu_1817_p0),
    .din1(mul_ln1118_156_fu_1817_p1),
    .dout(mul_ln1118_156_fu_1817_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1883(
    .din0(mul_ln1118_161_fu_1824_p0),
    .din1(mul_ln1118_161_fu_1824_p1),
    .dout(mul_ln1118_161_fu_1824_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1884(
    .din0(mul_ln1118_fu_1831_p0),
    .din1(mul_ln1118_fu_1831_p1),
    .dout(mul_ln1118_fu_1831_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1885(
    .din0(mul_ln1118_114_fu_1838_p0),
    .din1(mul_ln1118_114_fu_1838_p1),
    .dout(mul_ln1118_114_fu_1838_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1886(
    .din0(mul_ln1118_119_fu_1845_p0),
    .din1(mul_ln1118_119_fu_1845_p1),
    .dout(mul_ln1118_119_fu_1845_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1887(
    .din0(mul_ln1118_120_fu_1852_p0),
    .din1(mul_ln1118_120_fu_1852_p1),
    .dout(mul_ln1118_120_fu_1852_p2)
);

myproject_mul_mul_16s_6ns_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_16s_6ns_22_1_0_U1888(
    .din0(data_3_V_read_10_reg_1978),
    .din1(mul_ln1118_121_fu_1859_p1),
    .dout(mul_ln1118_121_fu_1859_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1889(
    .din0(mul_ln1118_126_fu_1866_p0),
    .din1(mul_ln1118_126_fu_1866_p1),
    .dout(mul_ln1118_126_fu_1866_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1890(
    .din0(mul_ln1118_127_fu_1873_p0),
    .din1(mul_ln1118_127_fu_1873_p1),
    .dout(mul_ln1118_127_fu_1873_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1891(
    .din0(mul_ln1118_132_fu_1880_p0),
    .din1(mul_ln1118_132_fu_1880_p1),
    .dout(mul_ln1118_132_fu_1880_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1892(
    .din0(mul_ln1118_133_fu_1887_p0),
    .din1(mul_ln1118_133_fu_1887_p1),
    .dout(mul_ln1118_133_fu_1887_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1893(
    .din0(mul_ln1118_134_fu_1894_p0),
    .din1(mul_ln1118_134_fu_1894_p1),
    .dout(mul_ln1118_134_fu_1894_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1894(
    .din0(mul_ln1118_139_fu_1901_p0),
    .din1(mul_ln1118_139_fu_1901_p1),
    .dout(mul_ln1118_139_fu_1901_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1895(
    .din0(mul_ln1118_140_fu_1908_p0),
    .din1(mul_ln1118_140_fu_1908_p1),
    .dout(mul_ln1118_140_fu_1908_p2)
);

myproject_mul_mul_16s_10s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_10s_24_1_0_U1896(
    .din0(mul_ln1118_141_fu_1915_p0),
    .din1(mul_ln1118_141_fu_1915_p1),
    .dout(mul_ln1118_141_fu_1915_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1897(
    .din0(mul_ln1118_146_fu_1922_p0),
    .din1(mul_ln1118_146_fu_1922_p1),
    .dout(mul_ln1118_146_fu_1922_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1898(
    .din0(mul_ln1118_147_fu_1929_p0),
    .din1(mul_ln1118_147_fu_1929_p1),
    .dout(mul_ln1118_147_fu_1929_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1899(
    .din0(data_2_V_read_10_reg_1986),
    .din1(mul_ln1118_148_fu_1936_p1),
    .dout(mul_ln1118_148_fu_1936_p2)
);

myproject_mul_mul_16s_6ns_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_16s_6ns_22_1_0_U1900(
    .din0(data_1_V_read_10_reg_1995),
    .din1(mul_ln1118_153_fu_1943_p1),
    .dout(mul_ln1118_153_fu_1943_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1901(
    .din0(mul_ln1118_154_fu_1950_p0),
    .din1(mul_ln1118_154_fu_1950_p1),
    .dout(mul_ln1118_154_fu_1950_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1902(
    .din0(mul_ln1118_157_fu_1957_p0),
    .din1(mul_ln1118_157_fu_1957_p1),
    .dout(mul_ln1118_157_fu_1957_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1903(
    .din0(mul_ln1118_158_fu_1964_p0),
    .din1(mul_ln1118_158_fu_1964_p1),
    .dout(mul_ln1118_158_fu_1964_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1904(
    .din0(mul_ln1118_159_fu_1971_p0),
    .din1(mul_ln1118_159_fu_1971_p1),
    .dout(mul_ln1118_159_fu_1971_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        add_ln703_241_reg_2023 <= add_ln703_241_fu_324_p2;
        add_ln703_249_reg_2038 <= add_ln703_249_fu_372_p2;
        add_ln703_257_reg_2053 <= add_ln703_257_fu_424_p2;
        add_ln703_265_reg_2068 <= add_ln703_265_fu_476_p2;
        add_ln703_273_reg_2083 <= add_ln703_273_fu_524_p2;
        add_ln703_281_reg_2094 <= add_ln703_281_fu_578_p2;
        add_ln703_289_reg_2104 <= add_ln703_289_fu_716_p2;
        add_ln703_296_reg_2119 <= add_ln703_296_fu_807_p2;
        data_0_V_read_10_reg_2006 <= data_0_V_read;
        data_1_V_read_10_reg_1995 <= data_1_V_read;
        data_2_V_read_10_reg_1986 <= data_2_V_read;
        data_3_V_read_10_reg_1978 <= data_3_V_read;
        tmp_reg_2099 <= {{tmp_fu_584_p1[15:7]}};
        trunc_ln708_174_reg_2013 <= {{mul_ln1118_115_fu_1642_p2[23:8]}};
        trunc_ln708_175_reg_2018 <= {{mul_ln1118_116_fu_1649_p2[23:8]}};
        trunc_ln708_182_reg_2028 <= {{mul_ln1118_122_fu_1670_p2[23:8]}};
        trunc_ln708_183_reg_2033 <= {{mul_ln1118_123_fu_1677_p2[23:8]}};
        trunc_ln708_190_reg_2043 <= {{mul_ln1118_128_fu_1698_p2[23:8]}};
        trunc_ln708_191_reg_2048 <= {{mul_ln1118_129_fu_1705_p2[23:8]}};
        trunc_ln708_197_reg_2058 <= {{mul_ln1118_135_fu_1726_p2[23:8]}};
        trunc_ln708_198_reg_2063 <= {{mul_ln1118_136_fu_1733_p2[23:8]}};
        trunc_ln708_205_reg_2073 <= {{mul_ln1118_142_fu_1754_p2[23:8]}};
        trunc_ln708_206_reg_2078 <= {{mul_ln1118_143_fu_1761_p2[23:8]}};
        trunc_ln708_212_reg_2088 <= {{mul_ln1118_149_fu_1782_p2[23:8]}};
        trunc_ln708_222_reg_2109 <= {{trunc_ln708_222_fu_722_p1[15:3]}};
        trunc_ln708_224_reg_2114 <= {{mul_ln1118_160_fu_732_p2[20:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln703_267_fu_979_p2;
        ap_return_1_int_reg <= acc_1_V_fu_1091_p2;
        ap_return_2_int_reg <= acc_2_V_fu_1210_p2;
        ap_return_3_int_reg <= acc_3_V_fu_1286_p2;
        ap_return_4_int_reg <= acc_4_V_fu_1366_p2;
        ap_return_5_int_reg <= acc_5_V_fu_1424_p2;
        ap_return_6_int_reg <= acc_6_V_fu_1518_p2;
        ap_return_7_int_reg <= acc_7_V_fu_1588_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln703_267_fu_979_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_fu_1091_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_1210_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = acc_3_V_fu_1286_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = acc_4_V_fu_1366_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = acc_5_V_fu_1424_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = acc_6_V_fu_1518_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = acc_7_V_fu_1588_p2;
    end
end

assign acc_1_V_fu_1091_p2 = (add_ln703_250_fu_1086_p2 + add_ln703_246_fu_1076_p2);

assign acc_2_V_fu_1210_p2 = (add_ln703_258_fu_1205_p2 + add_ln703_254_fu_1195_p2);

assign acc_3_V_fu_1286_p2 = (add_ln703_266_fu_1281_p2 + add_ln703_262_fu_1271_p2);

assign acc_4_V_fu_1366_p2 = (add_ln703_274_fu_1361_p2 + add_ln703_270_fu_1351_p2);

assign acc_5_V_fu_1424_p2 = (add_ln703_281_reg_2094 + add_ln703_278_fu_1418_p2);

assign acc_6_V_fu_1518_p2 = (add_ln703_289_reg_2104 + add_ln703_285_fu_1512_p2);

assign acc_7_V_fu_1588_p2 = (add_ln703_297_fu_1583_p2 + add_ln703_293_fu_1572_p2);

assign add_ln1118_8_fu_606_p2 = ($signed(sext_ln1118_155_fu_602_p1) + $signed(sext_ln1118_141_fu_254_p1));

assign add_ln1118_fu_1234_p2 = ($signed(sext_ln1118_150_fu_1133_p1) + $signed(sext_ln1118_135_fu_919_p1));

assign add_ln703_237_fu_958_p2 = (trunc_ln708_172_fu_928_p4 + trunc_ln708_173_fu_943_p4);

assign add_ln703_238_fu_964_p2 = (add_ln703_237_fu_958_p2 + add_ln703_fu_952_p2);

assign add_ln703_239_fu_970_p2 = (trunc_ln708_174_reg_2013 + trunc_ln708_175_reg_2018);

assign add_ln703_240_fu_318_p2 = ($signed(trunc_ln708_177_fu_309_p4) + $signed(16'd65457));

assign add_ln703_241_fu_324_p2 = (add_ln703_240_fu_318_p2 + trunc_ln708_176_fu_292_p4);

assign add_ln703_242_fu_974_p2 = (add_ln703_241_reg_2023 + add_ln703_239_fu_970_p2);

assign add_ln703_244_fu_1064_p2 = ($signed(trunc_ln708_178_fu_985_p4) + $signed(sext_ln708_75_fu_1038_p1));

assign add_ln703_245_fu_1070_p2 = ($signed(trunc_ln708_180_fu_1042_p4) + $signed(sext_ln708_76_fu_1060_p1));

assign add_ln703_246_fu_1076_p2 = (add_ln703_245_fu_1070_p2 + add_ln703_244_fu_1064_p2);

assign add_ln703_247_fu_1082_p2 = (trunc_ln708_182_reg_2028 + trunc_ln708_183_reg_2033);

assign add_ln703_248_fu_366_p2 = (trunc_ln708_185_fu_357_p4 + 16'd178);

assign add_ln703_249_fu_372_p2 = (add_ln703_248_fu_366_p2 + trunc_ln708_184_fu_348_p4);

assign add_ln703_250_fu_1086_p2 = (add_ln703_249_reg_2038 + add_ln703_247_fu_1082_p2);

assign add_ln703_252_fu_1183_p2 = ($signed(sext_ln708_77_fu_1113_p1) + $signed(trunc_ln708_187_fu_1117_p4));

assign add_ln703_253_fu_1189_p2 = (trunc_ln708_188_fu_1164_p4 + trunc_ln708_189_fu_1174_p4);

assign add_ln703_254_fu_1195_p2 = (add_ln703_253_fu_1189_p2 + add_ln703_252_fu_1183_p2);

assign add_ln703_255_fu_1201_p2 = (trunc_ln708_190_reg_2043 + trunc_ln708_191_reg_2048);

assign add_ln703_256_fu_418_p2 = (trunc_ln708_192_fu_409_p4 + 16'd320);

assign add_ln703_257_fu_424_p2 = ($signed(add_ln703_256_fu_418_p2) + $signed(sext_ln708_78_fu_405_p1));

assign add_ln703_258_fu_1205_p2 = (add_ln703_257_reg_2053 + add_ln703_255_fu_1201_p2);

assign add_ln703_260_fu_1259_p2 = (trunc_ln708_193_fu_1216_p4 + trunc_ln708_194_fu_1225_p4);

assign add_ln703_261_fu_1265_p2 = (trunc_ln708_195_fu_1240_p4 + trunc_ln708_196_fu_1250_p4);

assign add_ln703_262_fu_1271_p2 = (add_ln703_261_fu_1265_p2 + add_ln703_260_fu_1259_p2);

assign add_ln703_263_fu_1277_p2 = (trunc_ln708_197_reg_2058 + trunc_ln708_198_reg_2063);

assign add_ln703_264_fu_470_p2 = ($signed(sext_ln708_79_fu_466_p1) + $signed(16'd39));

assign add_ln703_265_fu_476_p2 = (add_ln703_264_fu_470_p2 + trunc_ln708_199_fu_448_p4);

assign add_ln703_266_fu_1281_p2 = (add_ln703_265_reg_2068 + add_ln703_263_fu_1277_p2);

assign add_ln703_267_fu_979_p2 = (add_ln703_242_fu_974_p2 + add_ln703_238_fu_964_p2);

assign add_ln703_268_fu_1339_p2 = (trunc_ln708_201_fu_1292_p4 + trunc_ln708_202_fu_1301_p4);

assign add_ln703_269_fu_1345_p2 = ($signed(sext_ln708_80_fu_1326_p1) + $signed(trunc_ln708_204_fu_1330_p4));

assign add_ln703_270_fu_1351_p2 = (add_ln703_269_fu_1345_p2 + add_ln703_268_fu_1339_p2);

assign add_ln703_271_fu_1357_p2 = (trunc_ln708_205_reg_2073 + trunc_ln708_206_reg_2078);

assign add_ln703_272_fu_518_p2 = (trunc_ln708_208_fu_509_p4 + 16'd34);

assign add_ln703_273_fu_524_p2 = (add_ln703_272_fu_518_p2 + trunc_ln708_207_fu_500_p4);

assign add_ln703_274_fu_1361_p2 = (add_ln703_273_reg_2083 + add_ln703_271_fu_1357_p2);

assign add_ln703_276_fu_1407_p2 = ($signed(trunc_ln708_209_fu_1372_p4) + $signed(sext_ln708_81_fu_1390_p1));

assign add_ln703_277_fu_1413_p2 = ($signed(sext_ln708_82_fu_1403_p1) + $signed(trunc_ln708_212_reg_2088));

assign add_ln703_278_fu_1418_p2 = (add_ln703_277_fu_1413_p2 + add_ln703_276_fu_1407_p2);

assign add_ln703_279_fu_566_p2 = (trunc_ln708_213_fu_539_p4 + trunc_ln708_214_fu_548_p4);

assign add_ln703_280_fu_572_p2 = (trunc_ln708_215_fu_557_p4 + 16'd33);

assign add_ln703_281_fu_578_p2 = (add_ln703_280_fu_572_p2 + add_ln703_279_fu_566_p2);

assign add_ln703_283_fu_1496_p2 = ($signed(sext_ln1118_160_fu_1429_p1) + $signed(sext_ln1118_161_fu_1441_p1));

assign add_ln703_284_fu_1506_p2 = ($signed(trunc_ln708_216_fu_1445_p4) + $signed(sext_ln708_83_fu_1492_p1));

assign add_ln703_285_fu_1512_p2 = ($signed(add_ln703_284_fu_1506_p2) + $signed(sext_ln703_fu_1502_p1));

assign add_ln703_286_fu_694_p2 = ($signed(sext_ln1118_162_fu_622_p1) + $signed(sext_ln1118_163_fu_672_p1));

assign add_ln703_287_fu_704_p2 = ($signed(trunc_ln708_219_fu_685_p4) + $signed(16'd65432));

assign add_ln703_288_fu_710_p2 = (add_ln703_287_fu_704_p2 + trunc_ln708_218_fu_676_p4);

assign add_ln703_289_fu_716_p2 = ($signed(add_ln703_288_fu_710_p2) + $signed(sext_ln703_14_fu_700_p1));

assign add_ln703_291_fu_1560_p2 = ($signed(trunc_ln708_220_fu_1523_p4) + $signed(sext_ln708_84_fu_1541_p1));

assign add_ln703_292_fu_1566_p2 = ($signed(sext_ln708_85_fu_1545_p1) + $signed(trunc_ln708_223_fu_1548_p4));

assign add_ln703_293_fu_1572_p2 = (add_ln703_292_fu_1566_p2 + add_ln703_291_fu_1560_p2);

assign add_ln703_294_fu_1578_p2 = ($signed(trunc_ln708_212_reg_2088) + $signed(sext_ln708_86_fu_1557_p1));

assign add_ln703_295_fu_801_p2 = ($signed(trunc_ln708_226_fu_792_p4) + $signed(16'd65420));

assign add_ln703_296_fu_807_p2 = ($signed(add_ln703_295_fu_801_p2) + $signed(sext_ln708_87_fu_788_p1));

assign add_ln703_297_fu_1583_p2 = (add_ln703_296_reg_2119 + add_ln703_294_fu_1578_p2);

assign add_ln703_fu_952_p2 = ($signed(sext_ln708_fu_864_p1) + $signed(sext_ln708_74_fu_915_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln1118_114_fu_1838_p0 = sext_ln1118_138_fu_937_p1;

assign mul_ln1118_114_fu_1838_p1 = 24'd111;

assign mul_ln1118_115_fu_1642_p0 = sext_ln1118_140_fu_250_p1;

assign mul_ln1118_115_fu_1642_p1 = 24'd152;

assign mul_ln1118_116_fu_1649_p0 = sext_ln1118_142_fu_267_p1;

assign mul_ln1118_116_fu_1649_p1 = 24'd16777108;

assign mul_ln1118_117_fu_1656_p0 = sext_ln1118_144_fu_284_p1;

assign mul_ln1118_117_fu_1656_p1 = 24'd179;

assign mul_ln1118_118_fu_1663_p0 = sext_ln1118_146_fu_301_p1;

assign mul_ln1118_118_fu_1663_p1 = 24'd97;

assign mul_ln1118_119_fu_1845_p0 = sext_ln1118_fu_813_p1;

assign mul_ln1118_119_fu_1845_p1 = 24'd184;

assign mul_ln1118_120_fu_1852_p0 = sext_ln1118_135_fu_919_p1;

assign mul_ln1118_120_fu_1852_p1 = 24'd16777030;

assign mul_ln1118_121_fu_1859_p1 = 22'd27;

assign mul_ln1118_122_fu_1670_p0 = sext_ln1118_140_fu_250_p1;

assign mul_ln1118_122_fu_1670_p1 = 24'd16777046;

assign mul_ln1118_123_fu_1677_p0 = sext_ln1118_142_fu_267_p1;

assign mul_ln1118_123_fu_1677_p1 = 24'd183;

assign mul_ln1118_124_fu_1684_p0 = sext_ln1118_144_fu_284_p1;

assign mul_ln1118_124_fu_1684_p1 = 24'd16777068;

assign mul_ln1118_125_fu_1691_p0 = sext_ln1118_146_fu_301_p1;

assign mul_ln1118_125_fu_1691_p1 = 24'd79;

assign mul_ln1118_126_fu_1866_p0 = sext_ln1118_130_fu_868_p1;

assign mul_ln1118_126_fu_1866_p1 = 24'd16776998;

assign mul_ln1118_127_fu_1873_p0 = sext_ln1118_138_fu_937_p1;

assign mul_ln1118_127_fu_1873_p1 = 24'd16777038;

assign mul_ln1118_128_fu_1698_p0 = sext_ln1118_140_fu_250_p1;

assign mul_ln1118_128_fu_1698_p1 = 24'd16776977;

assign mul_ln1118_129_fu_1705_p0 = sext_ln1118_142_fu_267_p1;

assign mul_ln1118_129_fu_1705_p1 = 24'd137;

assign mul_ln1118_130_fu_1712_p1 = 23'd8388563;

assign mul_ln1118_131_fu_1719_p0 = sext_ln1118_146_fu_301_p1;

assign mul_ln1118_131_fu_1719_p1 = 24'd16777132;

assign mul_ln1118_132_fu_1880_p0 = sext_ln1118_fu_813_p1;

assign mul_ln1118_132_fu_1880_p1 = 24'd16777017;

assign mul_ln1118_133_fu_1887_p0 = sext_ln1118_130_fu_868_p1;

assign mul_ln1118_133_fu_1887_p1 = 24'd170;

assign mul_ln1118_134_fu_1894_p0 = sext_ln1118_138_fu_937_p1;

assign mul_ln1118_134_fu_1894_p1 = 24'd206;

assign mul_ln1118_135_fu_1726_p0 = sext_ln1118_140_fu_250_p1;

assign mul_ln1118_135_fu_1726_p1 = 24'd204;

assign mul_ln1118_136_fu_1733_p0 = sext_ln1118_142_fu_267_p1;

assign mul_ln1118_136_fu_1733_p1 = 24'd16777000;

assign mul_ln1118_137_fu_1740_p0 = sext_ln1118_144_fu_284_p1;

assign mul_ln1118_137_fu_1740_p1 = 24'd238;

assign mul_ln1118_138_fu_1747_p1 = 23'd53;

assign mul_ln1118_139_fu_1901_p0 = sext_ln1118_fu_813_p1;

assign mul_ln1118_139_fu_1901_p1 = 24'd16777105;

assign mul_ln1118_140_fu_1908_p0 = sext_ln1118_130_fu_868_p1;

assign mul_ln1118_140_fu_1908_p1 = 24'd199;

assign mul_ln1118_141_fu_1915_p0 = sext_ln1118_138_fu_937_p1;

assign mul_ln1118_141_fu_1915_p1 = 24'd16776888;

assign mul_ln1118_142_fu_1754_p0 = sext_ln1118_140_fu_250_p1;

assign mul_ln1118_142_fu_1754_p1 = 24'd141;

assign mul_ln1118_143_fu_1761_p0 = sext_ln1118_142_fu_267_p1;

assign mul_ln1118_143_fu_1761_p1 = 24'd150;

assign mul_ln1118_144_fu_1768_p0 = sext_ln1118_144_fu_284_p1;

assign mul_ln1118_144_fu_1768_p1 = 24'd108;

assign mul_ln1118_145_fu_1775_p0 = sext_ln1118_146_fu_301_p1;

assign mul_ln1118_145_fu_1775_p1 = 24'd16776905;

assign mul_ln1118_146_fu_1922_p0 = sext_ln1118_fu_813_p1;

assign mul_ln1118_146_fu_1922_p1 = 24'd84;

assign mul_ln1118_147_fu_1929_p0 = sext_ln1118_131_fu_871_p1;

assign mul_ln1118_147_fu_1929_p1 = 23'd8388573;

assign mul_ln1118_148_fu_1936_p1 = 23'd8388551;

assign mul_ln1118_149_fu_1782_p0 = sext_ln1118_140_fu_250_p1;

assign mul_ln1118_149_fu_1782_p1 = 24'd16777091;

assign mul_ln1118_150_fu_1789_p0 = sext_ln1118_142_fu_267_p1;

assign mul_ln1118_150_fu_1789_p1 = 24'd219;

assign mul_ln1118_151_fu_1796_p0 = sext_ln1118_144_fu_284_p1;

assign mul_ln1118_151_fu_1796_p1 = 24'd16776897;

assign mul_ln1118_152_fu_1803_p0 = sext_ln1118_146_fu_301_p1;

assign mul_ln1118_152_fu_1803_p1 = 24'd16777076;

assign mul_ln1118_153_fu_1943_p1 = 22'd22;

assign mul_ln1118_154_fu_1950_p0 = sext_ln1118_135_fu_919_p1;

assign mul_ln1118_154_fu_1950_p1 = 24'd16777131;

assign mul_ln1118_155_fu_1810_p0 = sext_ln1118_144_fu_284_p1;

assign mul_ln1118_155_fu_1810_p1 = 24'd16777140;

assign mul_ln1118_156_fu_1817_p0 = sext_ln1118_146_fu_301_p1;

assign mul_ln1118_156_fu_1817_p1 = 24'd16777095;

assign mul_ln1118_157_fu_1957_p0 = sext_ln1118_fu_813_p1;

assign mul_ln1118_157_fu_1957_p1 = 24'd16777118;

assign mul_ln1118_158_fu_1964_p0 = sext_ln1118_131_fu_871_p1;

assign mul_ln1118_158_fu_1964_p1 = 23'd8388569;

assign mul_ln1118_159_fu_1971_p0 = sext_ln1118_138_fu_937_p1;

assign mul_ln1118_159_fu_1971_p1 = 24'd16777146;

assign mul_ln1118_160_fu_732_p0 = sext_ln1118_143_fu_271_p0;

assign mul_ln1118_160_fu_732_p2 = ($signed(mul_ln1118_160_fu_732_p0) * $signed('hD));

assign mul_ln1118_161_fu_1824_p0 = sext_ln1118_146_fu_301_p1;

assign mul_ln1118_161_fu_1824_p1 = 24'd16777137;

assign mul_ln1118_fu_1831_p0 = sext_ln1118_135_fu_919_p1;

assign mul_ln1118_fu_1831_p1 = 24'd16777116;

assign sext_ln1118_127_fu_823_p1 = $signed(shl_ln_fu_816_p3);

assign sext_ln1118_128_fu_840_p1 = shl_ln1118_s_fu_833_p3;

assign sext_ln1118_129_fu_844_p1 = shl_ln1118_s_fu_833_p3;

assign sext_ln1118_130_fu_868_p1 = data_1_V_read_10_reg_1995;

assign sext_ln1118_131_fu_871_p1 = data_1_V_read_10_reg_1995;

assign sext_ln1118_133_fu_884_p1 = $signed(shl_ln1118_52_fu_877_p3);

assign sext_ln1118_134_fu_895_p1 = $signed(shl_ln1118_53_fu_888_p3);

assign sext_ln1118_135_fu_919_p1 = data_2_V_read_10_reg_1986;

assign sext_ln1118_137_fu_925_p1 = data_2_V_read_10_reg_1986;

assign sext_ln1118_138_fu_937_p1 = data_3_V_read_10_reg_1978;

assign sext_ln1118_140_fu_250_p0 = data_4_V_read;

assign sext_ln1118_140_fu_250_p1 = sext_ln1118_140_fu_250_p0;

assign sext_ln1118_141_fu_254_p0 = data_4_V_read;

assign sext_ln1118_141_fu_254_p1 = sext_ln1118_141_fu_254_p0;

assign sext_ln1118_142_fu_267_p0 = data_5_V_read;

assign sext_ln1118_142_fu_267_p1 = sext_ln1118_142_fu_267_p0;

assign sext_ln1118_143_fu_271_p0 = data_5_V_read;

assign sext_ln1118_144_fu_284_p0 = data_6_V_read;

assign sext_ln1118_144_fu_284_p1 = sext_ln1118_144_fu_284_p0;

assign sext_ln1118_146_fu_301_p0 = data_7_V_read;

assign sext_ln1118_146_fu_301_p1 = sext_ln1118_146_fu_301_p0;

assign sext_ln1118_148_fu_1001_p1 = $signed(shl_ln1118_54_fu_994_p3);

assign sext_ln1118_149_fu_1018_p1 = $signed(shl_ln1118_55_fu_1011_p3);

assign sext_ln1118_150_fu_1133_p1 = $signed(shl_ln1118_56_fu_1126_p3);

assign sext_ln1118_151_fu_1150_p1 = shl_ln1118_57_fu_1143_p3;

assign sext_ln1118_152_fu_1154_p1 = shl_ln1118_57_fu_1143_p3;

assign sext_ln1118_153_fu_1461_p1 = $signed(shl_ln1118_58_fu_1454_p3);

assign sext_ln1118_154_fu_1472_p1 = $signed(shl_ln1118_59_fu_1465_p3);

assign sext_ln1118_155_fu_602_p1 = $signed(shl_ln1118_60_fu_594_p3);

assign sext_ln1118_156_fu_634_p1 = $signed(shl_ln1118_61_fu_626_p3);

assign sext_ln1118_157_fu_652_p1 = $signed(shl_ln1118_62_fu_644_p3);

assign sext_ln1118_158_fu_756_p1 = $signed(shl_ln1118_63_fu_748_p3);

assign sext_ln1118_159_fu_768_p1 = $signed(shl_ln1118_64_fu_760_p3);

assign sext_ln1118_160_fu_1429_p1 = $signed(tmp_reg_2099);

assign sext_ln1118_161_fu_1441_p1 = $signed(tmp_246_fu_1432_p4);

assign sext_ln1118_162_fu_622_p1 = $signed(tmp_247_fu_612_p4);

assign sext_ln1118_163_fu_672_p1 = $signed(tmp_248_fu_662_p4);

assign sext_ln1118_fu_813_p1 = data_0_V_read_10_reg_2006;

assign sext_ln703_14_fu_700_p1 = $signed(add_ln703_286_fu_694_p2);

assign sext_ln703_fu_1502_p1 = $signed(add_ln703_283_fu_1496_p2);

assign sext_ln708_74_fu_915_p1 = $signed(trunc_ln708_171_fu_905_p4);

assign sext_ln708_75_fu_1038_p1 = $signed(trunc_ln708_179_fu_1028_p4);

assign sext_ln708_76_fu_1060_p1 = $signed(trunc_ln708_181_fu_1051_p4);

assign sext_ln708_77_fu_1113_p1 = $signed(trunc_ln708_186_fu_1103_p4);

assign sext_ln708_78_fu_405_p1 = $signed(trunc_ln708_s_fu_396_p4);

assign sext_ln708_79_fu_466_p1 = $signed(trunc_ln708_200_fu_457_p4);

assign sext_ln708_80_fu_1326_p1 = $signed(trunc_ln708_203_fu_1316_p4);

assign sext_ln708_81_fu_1390_p1 = $signed(trunc_ln708_210_fu_1381_p4);

assign sext_ln708_82_fu_1403_p1 = $signed(trunc_ln708_211_fu_1394_p4);

assign sext_ln708_83_fu_1492_p1 = $signed(trunc_ln708_217_fu_1482_p4);

assign sext_ln708_84_fu_1541_p1 = $signed(trunc_ln708_221_fu_1532_p4);

assign sext_ln708_85_fu_1545_p1 = $signed(trunc_ln708_222_reg_2109);

assign sext_ln708_86_fu_1557_p1 = $signed(trunc_ln708_224_reg_2114);

assign sext_ln708_87_fu_788_p1 = $signed(trunc_ln708_225_fu_778_p4);

assign sext_ln708_fu_864_p1 = $signed(trunc_ln_fu_854_p4);

assign shl_ln1118_52_fu_877_p3 = {{data_1_V_read_10_reg_1995}, {4'd0}};

assign shl_ln1118_53_fu_888_p3 = {{data_1_V_read_10_reg_1995}, {1'd0}};

assign shl_ln1118_54_fu_994_p3 = {{data_1_V_read_10_reg_1995}, {6'd0}};

assign shl_ln1118_55_fu_1011_p3 = {{data_1_V_read_10_reg_1995}, {3'd0}};

assign shl_ln1118_56_fu_1126_p3 = {{data_2_V_read_10_reg_1986}, {7'd0}};

assign shl_ln1118_57_fu_1143_p3 = {{data_2_V_read_10_reg_1986}, {4'd0}};

assign shl_ln1118_58_fu_1454_p3 = {{data_3_V_read_10_reg_1978}, {6'd0}};

assign shl_ln1118_59_fu_1465_p3 = {{data_3_V_read_10_reg_1978}, {1'd0}};

assign shl_ln1118_60_fu_594_p1 = data_4_V_read;

assign shl_ln1118_60_fu_594_p3 = {{shl_ln1118_60_fu_594_p1}, {5'd0}};

assign shl_ln1118_61_fu_626_p1 = data_5_V_read;

assign shl_ln1118_61_fu_626_p3 = {{shl_ln1118_61_fu_626_p1}, {5'd0}};

assign shl_ln1118_62_fu_644_p1 = data_5_V_read;

assign shl_ln1118_62_fu_644_p3 = {{shl_ln1118_62_fu_644_p1}, {1'd0}};

assign shl_ln1118_63_fu_748_p1 = data_6_V_read;

assign shl_ln1118_63_fu_748_p3 = {{shl_ln1118_63_fu_748_p1}, {6'd0}};

assign shl_ln1118_64_fu_760_p1 = data_6_V_read;

assign shl_ln1118_64_fu_760_p3 = {{shl_ln1118_64_fu_760_p1}, {4'd0}};

assign shl_ln1118_s_fu_833_p3 = {{data_0_V_read_10_reg_2006}, {2'd0}};

assign shl_ln_fu_816_p3 = {{data_0_V_read_10_reg_2006}, {6'd0}};

assign sub_ln1118_37_fu_848_p2 = ($signed(sub_ln1118_fu_827_p2) - $signed(sext_ln1118_129_fu_844_p1));

assign sub_ln1118_38_fu_899_p2 = ($signed(sext_ln1118_133_fu_884_p1) - $signed(sext_ln1118_134_fu_895_p1));

assign sub_ln1118_39_fu_1005_p2 = ($signed(23'd0) - $signed(sext_ln1118_148_fu_1001_p1));

assign sub_ln1118_40_fu_1022_p2 = ($signed(sub_ln1118_39_fu_1005_p2) - $signed(sext_ln1118_149_fu_1018_p1));

assign sub_ln1118_41_fu_1097_p2 = ($signed(19'd0) - $signed(sext_ln1118_128_fu_840_p1));

assign sub_ln1118_42_fu_1137_p2 = ($signed(24'd0) - $signed(sext_ln1118_150_fu_1133_p1));

assign sub_ln1118_43_fu_1158_p2 = ($signed(sub_ln1118_42_fu_1137_p2) - $signed(sext_ln1118_152_fu_1154_p1));

assign sub_ln1118_44_fu_1310_p2 = ($signed(sext_ln1118_151_fu_1150_p1) - $signed(sext_ln1118_137_fu_925_p1));

assign sub_ln1118_45_fu_1476_p2 = ($signed(sext_ln1118_154_fu_1472_p1) - $signed(sext_ln1118_153_fu_1461_p1));

assign sub_ln1118_46_fu_638_p2 = ($signed(22'd0) - $signed(sext_ln1118_156_fu_634_p1));

assign sub_ln1118_47_fu_656_p2 = ($signed(sub_ln1118_46_fu_638_p2) - $signed(sext_ln1118_157_fu_652_p1));

assign sub_ln1118_48_fu_772_p2 = ($signed(sext_ln1118_159_fu_768_p1) - $signed(sext_ln1118_158_fu_756_p1));

assign sub_ln1118_fu_827_p2 = ($signed(23'd0) - $signed(sext_ln1118_127_fu_823_p1));

assign tmp_246_fu_1432_p4 = {{mul_ln1118_153_fu_1943_p2[21:8]}};

assign tmp_247_fu_612_p4 = {{add_ln1118_8_fu_606_p2[21:8]}};

assign tmp_248_fu_662_p4 = {{sub_ln1118_47_fu_656_p2[21:8]}};

assign tmp_fu_584_p1 = data_0_V_read;

assign trunc_ln708_171_fu_905_p4 = {{sub_ln1118_38_fu_899_p2[20:8]}};

assign trunc_ln708_172_fu_928_p4 = {{mul_ln1118_fu_1831_p2[23:8]}};

assign trunc_ln708_173_fu_943_p4 = {{mul_ln1118_114_fu_1838_p2[23:8]}};

assign trunc_ln708_176_fu_292_p4 = {{mul_ln1118_117_fu_1656_p2[23:8]}};

assign trunc_ln708_177_fu_309_p4 = {{mul_ln1118_118_fu_1663_p2[23:8]}};

assign trunc_ln708_178_fu_985_p4 = {{mul_ln1118_119_fu_1845_p2[23:8]}};

assign trunc_ln708_179_fu_1028_p4 = {{sub_ln1118_40_fu_1022_p2[22:8]}};

assign trunc_ln708_180_fu_1042_p4 = {{mul_ln1118_120_fu_1852_p2[23:8]}};

assign trunc_ln708_181_fu_1051_p4 = {{mul_ln1118_121_fu_1859_p2[21:8]}};

assign trunc_ln708_184_fu_348_p4 = {{mul_ln1118_124_fu_1684_p2[23:8]}};

assign trunc_ln708_185_fu_357_p4 = {{mul_ln1118_125_fu_1691_p2[23:8]}};

assign trunc_ln708_186_fu_1103_p4 = {{sub_ln1118_41_fu_1097_p2[18:8]}};

assign trunc_ln708_187_fu_1117_p4 = {{mul_ln1118_126_fu_1866_p2[23:8]}};

assign trunc_ln708_188_fu_1164_p4 = {{sub_ln1118_43_fu_1158_p2[23:8]}};

assign trunc_ln708_189_fu_1174_p4 = {{mul_ln1118_127_fu_1873_p2[23:8]}};

assign trunc_ln708_192_fu_409_p4 = {{mul_ln1118_131_fu_1719_p2[23:8]}};

assign trunc_ln708_193_fu_1216_p4 = {{mul_ln1118_132_fu_1880_p2[23:8]}};

assign trunc_ln708_194_fu_1225_p4 = {{mul_ln1118_133_fu_1887_p2[23:8]}};

assign trunc_ln708_195_fu_1240_p4 = {{add_ln1118_fu_1234_p2[23:8]}};

assign trunc_ln708_196_fu_1250_p4 = {{mul_ln1118_134_fu_1894_p2[23:8]}};

assign trunc_ln708_199_fu_448_p4 = {{mul_ln1118_137_fu_1740_p2[23:8]}};

assign trunc_ln708_200_fu_457_p4 = {{mul_ln1118_138_fu_1747_p2[22:8]}};

assign trunc_ln708_201_fu_1292_p4 = {{mul_ln1118_139_fu_1901_p2[23:8]}};

assign trunc_ln708_202_fu_1301_p4 = {{mul_ln1118_140_fu_1908_p2[23:8]}};

assign trunc_ln708_203_fu_1316_p4 = {{sub_ln1118_44_fu_1310_p2[20:8]}};

assign trunc_ln708_204_fu_1330_p4 = {{mul_ln1118_141_fu_1915_p2[23:8]}};

assign trunc_ln708_207_fu_500_p4 = {{mul_ln1118_144_fu_1768_p2[23:8]}};

assign trunc_ln708_208_fu_509_p4 = {{mul_ln1118_145_fu_1775_p2[23:8]}};

assign trunc_ln708_209_fu_1372_p4 = {{mul_ln1118_146_fu_1922_p2[23:8]}};

assign trunc_ln708_210_fu_1381_p4 = {{mul_ln1118_147_fu_1929_p2[22:8]}};

assign trunc_ln708_211_fu_1394_p4 = {{mul_ln1118_148_fu_1936_p2[22:8]}};

assign trunc_ln708_213_fu_539_p4 = {{mul_ln1118_150_fu_1789_p2[23:8]}};

assign trunc_ln708_214_fu_548_p4 = {{mul_ln1118_151_fu_1796_p2[23:8]}};

assign trunc_ln708_215_fu_557_p4 = {{mul_ln1118_152_fu_1803_p2[23:8]}};

assign trunc_ln708_216_fu_1445_p4 = {{mul_ln1118_154_fu_1950_p2[23:8]}};

assign trunc_ln708_217_fu_1482_p4 = {{sub_ln1118_45_fu_1476_p2[22:8]}};

assign trunc_ln708_218_fu_676_p4 = {{mul_ln1118_155_fu_1810_p2[23:8]}};

assign trunc_ln708_219_fu_685_p4 = {{mul_ln1118_156_fu_1817_p2[23:8]}};

assign trunc_ln708_220_fu_1523_p4 = {{mul_ln1118_157_fu_1957_p2[23:8]}};

assign trunc_ln708_221_fu_1532_p4 = {{mul_ln1118_158_fu_1964_p2[22:8]}};

assign trunc_ln708_222_fu_722_p1 = data_2_V_read;

assign trunc_ln708_223_fu_1548_p4 = {{mul_ln1118_159_fu_1971_p2[23:8]}};

assign trunc_ln708_225_fu_778_p4 = {{sub_ln1118_48_fu_772_p2[22:8]}};

assign trunc_ln708_226_fu_792_p4 = {{mul_ln1118_161_fu_1824_p2[23:8]}};

assign trunc_ln708_s_fu_396_p4 = {{mul_ln1118_130_fu_1712_p2[22:8]}};

assign trunc_ln_fu_854_p4 = {{sub_ln1118_37_fu_848_p2[22:8]}};

endmodule //dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2
