// Code your design here
module four_bit_pc(A_in, B_in, A, B, C, clk, Addr, SF, ZF,HLT, IP, OUTPORT, BYTE, SP, IP, carry);
  input [3:0]A_in;
  input [3:0]B_in;
  input [3:0]BYTE;
  input clk;
  
  
  
  reg [3:0]MEM[15:0];
  reg [3:0]STACK[15:0];
  reg _load = 1;
  
  output reg[3:0]A, B, C, OUTPORT;
  output reg [3:0]SP;
  reg [3:0]IP;
  output reg[3:0]Addr  = 0;
  output reg carry = 0;
  output reg SF = 0;
  output reg ZF = 0;
  output reg HLT = 0;
  
  
  
  
  always @(posedge clk)
    begin
      MEM[0] 	= 4'b0000;
      MEM[1] 	= 4'b0000;
      MEM[2] 	= 4'b0000;
      MEM[3]	= 4'b0000;
      MEM[4] 	= 4'b0000;
      MEM[5] 	= 4'b0000;
      MEM[6] 	= 4'b0000;
      MEM[7] 	= 4'b0000;
      MEM[8] 	= 4'b0000;
      MEM[9] 	= 4'b0000;
      MEM[10] 	= 4'b0000;
      MEM[11] 	= 4'b0000;
      MEM[12] 	= 4'b0000;
      MEM[13] 	= 4'b0000;
      MEM[14] 	= 4'b0000;
      MEM[15] 	= 4'b0000;
		
		if (_load == 1)
		begin
		A = A_in;
		B = B_in;
		IP = 0;
		_load = 0;
		end
      
      
      
      
      
      
      if (IP == 0)			// Add A, B
        begin
          {carry, C} = A + B; 
          A = C;
          C = 0;
          ZF = (A == 0)? 1:0;
          SF = (A < 0)? 1:0;
          
          IP = 1;
        end
      else if (IP == 1)		// Sub A, B
        begin
          {carry, C} = A - B; 
          A = C;
          C = 0;
          ZF = (A == 0)? 1:0;
          SF = (A < 0)? 1:0;
          
          IP = 2;
        end
      
      else if (IP == 2)		// XCHG B, A
        begin
          C = A;
          A = B;
          B = C;
          C = 0;
          
          ZF = (A == 0)?1:0;
          SF = (A < 0)?1:0;
          
          IP = 3;
        end
      
      else if (IP == 3)		// mov B, [address]
         begin
           B = MEM[Addr];
           
           IP = 4;
         end
      
      else if (IP == 4)		// out B
        begin
          OUTPORT = B;
          
          IP = 5;
        end
      
      else if (IP == 5)		// jnz Address       
        begin
          if (ZF != 0)
            begin
              Addr = 8;
              IP = Addr;
            end
          else
            IP = 6;
        end
      
      else if (IP == 6)		//  RCR A  			
        begin
          C = (A>>1)+carry*8;			
			 A = C;
          
          IP = 7;
        end
      
      else if (IP == 7)		// mov B, BYTE
        begin
          B = BYTE;
          
          IP = 8;
        end
      
      else if (IP == 8)		//jmp Address
        begin
          Addr = 9;
          IP = Addr;
        end
      
      else if (IP == 9)		// push A
        begin
          STACK[SP] = A;
          SP = SP + 1;
          ZF = (A == 0)?1:0;
          SF = (A<0) ? 1:0;
          
          IP = 10;
        end
      
      else if (IP == 10)		//pop A
        begin
          SP = SP - 1;
          A = STACK[SP];
          ZF = (STACK[SP] == 0)? 1:0;
          SF = (STACK[SP] < 0)? 1:0;
          
          IP = 11;
        end
      
      else if(IP == 11)		// CALL Addr
        begin
          Addr = 13;
          STACK[SP] = IP;
          IP = Addr;
          SP = SP + 1;
        end
      
      else if(IP == 12)		// RET
        begin
          SP = SP - 1;
          IP = STACK[SP];
        end
      
      else if (IP == 13)		// xor A, [Addr]
        begin
          C = A^MEM[Addr];
          A = C;
          C = 0;
          ZF = (A == 0)?1:0;
          SF = (A<0)?1:0;
          
          IP = 14;
        end
      
      else if (IP == 14)		//test B, BYTE
        begin
          C = B & BYTE;
          ZF = (C == 0)?1:0;
          SF = (C < 0)?1:0;
          C = 0;
          
          IP = 15;
        end
      
      else if (IP == 15)		// HLT
        begin
          HLT = 1;
        end
            
      
      
      
    end
  
  
endmodule