--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2865 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.415ns.
--------------------------------------------------------------------------------
Slack:                  12.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y18.B5      net (fanout=5)        1.164   M_beta_game_boardout[0]
    SLICE_X19Y18.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y18.A1      net (fanout=3)        0.782   beta_game/M_alu_a[0]
    SLICE_X16Y18.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (2.554ns logic, 4.820ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  12.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.295ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y18.A5      net (fanout=5)        1.159   M_beta_game_boardout[0]
    SLICE_X19Y18.A       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X16Y18.A2      net (fanout=1)        0.716   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X16Y18.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (2.546ns logic, 4.749ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  12.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.231ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_7
    SLICE_X15Y19.B2      net (fanout=2)        0.759   beta_game/M_regs_q_7
    SLICE_X15Y19.B       Tilo                  0.259   M_beta_game_board_sel
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X16Y19.DX      net (fanout=4)        1.513   beta_game/M_alu_a[7]
    SLICE_X16Y19.COUT    Tdxcy                 0.109   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.231ns (2.088ns logic, 5.143ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  12.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.291 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   M_regs_q_4
                                                       beta_game/level/M_regs_q_4
    SLICE_X20Y19.A6      net (fanout=31)       1.106   M_regs_q_4
    SLICE_X20Y19.A       Tilo                  0.254   beta_game/M_alu_a[4]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X16Y19.AX      net (fanout=3)        0.945   beta_game/M_alu_a[4]
    SLICE_X16Y19.COUT    Taxcy                 0.248   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.193ns (2.271ns logic, 4.922ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  12.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.990ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.191 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.CQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_7
    SLICE_X15Y19.B4      net (fanout=4)        0.564   M_beta_game_boardout[7]
    SLICE_X15Y19.B       Tilo                  0.259   M_beta_game_board_sel
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X16Y19.DX      net (fanout=4)        1.513   beta_game/M_alu_a[7]
    SLICE_X16Y19.COUT    Tdxcy                 0.109   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (2.042ns logic, 4.948ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  13.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.BQ      Tcko                  0.430   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_0
    SLICE_X19Y18.B1      net (fanout=3)        0.742   beta_game/M_regs_q_0
    SLICE_X19Y18.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y18.A1      net (fanout=3)        0.782   beta_game/M_alu_a[0]
    SLICE_X16Y18.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (2.508ns logic, 4.398ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  13.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.430   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X20Y19.A3      net (fanout=5)        0.811   M_beta_game_boardout[4]
    SLICE_X20Y19.A       Tilo                  0.254   beta_game/M_alu_a[4]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X16Y19.AX      net (fanout=3)        0.945   beta_game/M_alu_a[4]
    SLICE_X16Y19.COUT    Taxcy                 0.248   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.803ns (2.176ns logic, 4.627ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  13.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.BQ      Tcko                  0.430   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_3
    SLICE_X18Y21.A2      net (fanout=4)        0.741   M_beta_game_boardout[3]
    SLICE_X18Y21.A       Tilo                  0.235   beta_game/M_levels_mux_out[8]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X16Y18.DX      net (fanout=4)        0.919   beta_game/M_alu_a[3]
    SLICE_X16Y18.COUT    Tdxcy                 0.109   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (2.111ns logic, 4.534ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.619ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.191 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_6
    SLICE_X18Y21.B4      net (fanout=5)        0.995   M_beta_game_boardout[6]
    SLICE_X18Y21.B       Tilo                  0.235   beta_game/M_levels_mux_out[8]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X16Y19.CX      net (fanout=3)        0.727   beta_game/M_alu_a[6]
    SLICE_X16Y19.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (2.026ns logic, 4.593ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  13.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.542ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.DQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X14Y19.D3      net (fanout=5)        0.809   M_beta_game_boardout[2]
    SLICE_X14Y19.D       Tilo                  0.235   beta_game/M_regs_q_7
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X16Y18.CX      net (fanout=3)        0.694   beta_game/M_alu_a[2]
    SLICE_X16Y18.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (2.165ns logic, 4.377ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X15Y18.B5      net (fanout=4)        0.694   M_beta_game_boardout[1]
    SLICE_X15Y18.B       Tilo                  0.259   beta_game/M_alu_a[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X16Y18.BX      net (fanout=4)        0.732   beta_game/M_alu_a[1]
    SLICE_X16Y18.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (2.228ns logic, 4.300ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  13.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.AQ      Tcko                  0.476   M_beta_game_levelout[6]
                                                       beta_game/level/M_regs_q_5
    SLICE_X15Y21.A2      net (fanout=9)        0.769   M_beta_game_levelout[5]
    SLICE_X15Y21.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X16Y19.BX      net (fanout=4)        0.738   beta_game/M_alu_a[5]
    SLICE_X16Y19.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (2.135ns logic, 4.378ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  13.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.504ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.476   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_2
    SLICE_X14Y19.D2      net (fanout=3)        0.771   beta_game/M_regs_q_2
    SLICE_X14Y19.D       Tilo                  0.235   beta_game/M_regs_q_7
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X16Y18.CX      net (fanout=3)        0.694   beta_game/M_alu_a[2]
    SLICE_X16Y18.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.504ns (2.165ns logic, 4.339ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.BQ      Tcko                  0.430   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_0
    SLICE_X19Y18.A6      net (fanout=3)        0.364   beta_game/M_regs_q_0
    SLICE_X19Y18.A       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X16Y18.A2      net (fanout=1)        0.716   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X16Y18.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (2.500ns logic, 3.954ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  13.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.CQ      Tcko                  0.430   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_1
    SLICE_X15Y18.B4      net (fanout=2)        0.566   beta_game/M_regs_q_1
    SLICE_X15Y18.B       Tilo                  0.259   beta_game/M_alu_a[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X16Y18.BX      net (fanout=4)        0.732   beta_game/M_alu_a[1]
    SLICE_X16Y18.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (2.182ns logic, 4.172ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  13.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.340ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.DQ      Tcko                  0.476   M_beta_game_levelout[6]
                                                       beta_game/level/M_regs_q_6
    SLICE_X18Y21.B5      net (fanout=10)       0.670   M_beta_game_levelout[6]
    SLICE_X18Y21.B       Tilo                  0.235   beta_game/M_levels_mux_out[8]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X16Y19.CX      net (fanout=3)        0.727   beta_game/M_alu_a[6]
    SLICE_X16Y19.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.340ns (2.072ns logic, 4.268ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  13.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.AQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X15Y19.A3      net (fanout=2)        0.575   beta_game/M_regs_q_8
    SLICE_X15Y19.A       Tilo                  0.259   M_beta_game_board_sel
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X16Y20.AX      net (fanout=4)        0.900   beta_game/M_alu_a[8]
    SLICE_X16Y20.BMUX    Taxb                  0.292   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (1.915ns logic, 4.343ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  13.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.250ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y18.B5      net (fanout=5)        1.164   M_beta_game_boardout[0]
    SLICE_X19Y18.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y18.A1      net (fanout=3)        0.782   beta_game/M_alu_a[0]
    SLICE_X16Y18.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.CLK     Tas                   0.373   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
                                                       beta_game/level/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (2.319ns logic, 3.931ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  13.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.226ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.DQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X16Y18.C1      net (fanout=5)        1.211   M_beta_game_boardout[2]
    SLICE_X16Y18.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<2>
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.226ns (2.141ns logic, 4.085ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  13.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y18.A5      net (fanout=5)        1.159   M_beta_game_boardout[0]
    SLICE_X19Y18.A       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X16Y18.A2      net (fanout=1)        0.716   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X16Y18.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.CLK     Tas                   0.373   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
                                                       beta_game/level/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (2.311ns logic, 3.860ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  13.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X16Y18.B4      net (fanout=4)        0.974   M_beta_game_boardout[1]
    SLICE_X16Y18.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<1>
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (2.296ns logic, 3.848ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  13.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.126ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.191 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.DQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_8
    SLICE_X15Y19.A5      net (fanout=4)        0.443   M_beta_game_boardout[8]
    SLICE_X15Y19.A       Tilo                  0.259   M_beta_game_board_sel
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X16Y20.AX      net (fanout=4)        0.900   beta_game/M_alu_a[8]
    SLICE_X16Y20.BMUX    Taxb                  0.292   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.126ns (1.915ns logic, 4.211ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_7 (FF)
  Destination:          beta_game/level/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_7 to beta_game/level/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_7
    SLICE_X15Y19.B2      net (fanout=2)        0.759   beta_game/M_regs_q_7
    SLICE_X15Y19.B       Tilo                  0.259   M_beta_game_board_sel
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X16Y19.DX      net (fanout=4)        1.513   beta_game/M_alu_a[7]
    SLICE_X16Y19.COUT    Tdxcy                 0.109   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.CLK     Tas                   0.373   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
                                                       beta_game/level/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (1.853ns logic, 4.254ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  13.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_3_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_3_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.476   beta_game/M_levels_mux_out[8]
                                                       beta_game/level/M_regs_q_3_1
    SLICE_X18Y21.A6      net (fanout=1)        0.147   beta_game/M_levels_mux_out[8]
    SLICE_X18Y21.A       Tilo                  0.235   beta_game/M_levels_mux_out[8]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X16Y18.DX      net (fanout=4)        0.919   beta_game/M_alu_a[3]
    SLICE_X16Y18.COUT    Tdxcy                 0.109   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (2.157ns logic, 3.940ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  13.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/level/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.293 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/level/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   M_regs_q_4
                                                       beta_game/level/M_regs_q_4
    SLICE_X20Y19.A6      net (fanout=31)       1.106   M_regs_q_4
    SLICE_X20Y19.A       Tilo                  0.254   beta_game/M_alu_a[4]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X16Y19.AX      net (fanout=3)        0.945   beta_game/M_alu_a[4]
    SLICE_X16Y19.COUT    Taxcy                 0.248   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.CLK     Tas                   0.373   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
                                                       beta_game/level/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (2.036ns logic, 4.033ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  13.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.AQ      Tcko                  0.476   M_beta_game_levelout[6]
                                                       beta_game/level/M_regs_q_5
    SLICE_X16Y19.B2      net (fanout=9)        0.995   M_beta_game_levelout[5]
    SLICE_X16Y19.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (2.203ns logic, 3.866ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  13.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.191 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_5
    SLICE_X15Y21.A6      net (fanout=4)        0.354   M_beta_game_boardout[5]
    SLICE_X15Y21.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X16Y19.BX      net (fanout=4)        0.738   beta_game/M_alu_a[5]
    SLICE_X16Y19.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (2.089ns logic, 3.963ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  13.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.020ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.430   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X16Y19.A1      net (fanout=5)        1.001   M_beta_game_boardout[4]
    SLICE_X16Y19.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<4>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y20.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X12Y19.D2      net (fanout=1)        1.005   beta_game/alu/M_add_out[9]
    SLICE_X12Y19.DMUX    Tilo                  0.326   M_regs_q_4
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y19.C3      net (fanout=1)        0.974   beta_game/alu/N57
    SLICE_X17Y19.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X14Y20.A4      net (fanout=1)        0.889   beta_game/M_alu_out[9]
    SLICE_X14Y20.CLK     Tas                   0.349   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (2.148ns logic, 3.872ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  13.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.966ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y18.B5      net (fanout=5)        1.164   M_beta_game_boardout[0]
    SLICE_X19Y18.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y18.A1      net (fanout=3)        0.782   beta_game/M_alu_a[0]
    SLICE_X16Y18.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y19.CMUX    Tcinc                 0.279   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y21.D2      net (fanout=1)        1.177   beta_game/alu/M_add_out[6]
    SLICE_X14Y21.D       Tilo                  0.235   M_beta_game_levelout[6]
                                                       beta_game/alu/Mmux_out144
    SLICE_X15Y20.B1      net (fanout=1)        0.736   beta_game/M_alu_out[6]
    SLICE_X15Y20.CLK     Tas                   0.373   M_beta_game_boardout[8]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (2.104ns logic, 3.862ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  14.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X19Y18.B5      net (fanout=5)        1.164   M_beta_game_boardout[0]
    SLICE_X19Y18.B       Tilo                  0.259   M_edge_detector0_out
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y19.A2      net (fanout=3)        0.692   beta_game/M_alu_a[0]
    SLICE_X18Y19.COUT    Topcya                0.495   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y20.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X17Y18.B2      net (fanout=3)        0.999   a[15]_b[15]_LessThan_3_o
    SLICE_X17Y18.B       Tilo                  0.259   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X14Y22.A1      net (fanout=1)        0.987   beta_game/M_alu_out[0]
    SLICE_X14Y22.CLK     Tas                   0.349   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (2.105ns logic, 3.845ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_18/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_19/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_20/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_21/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_22/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_23/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_24/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_25/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_26/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_27/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_regs_q_4/CLK
  Logical resource: beta_game/level/M_regs_q_3/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_regs_q_4/CLK
  Logical resource: beta_game/level/M_regs_q_4/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display_1/M_board_q[16]/CLK
  Logical resource: display_1/M_board_q_12/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: display_1/M_board_q[16]/SR
  Logical resource: display_1/M_board_q_12/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display_1/M_board_q[16]/CLK
  Logical resource: display_1/M_board_q_13/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display_1/M_board_q[16]/CLK
  Logical resource: display_1/M_board_q_15/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: display_1/M_board_q[16]/SR
  Logical resource: display_1/M_board_q_15/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display_1/M_board_q[16]/CLK
  Logical resource: display_1/M_board_q_16/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X6Y20.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.415|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2865 paths, 0 nets, and 490 connections

Design statistics:
   Minimum period:   7.415ns{1}   (Maximum frequency: 134.862MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  2 23:08:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



