Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 21 21:50:41 2021
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sistema_complessivo_control_sets_placed.rpt
| Design       : sistema_complessivo
| Device       : xc7a50ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+--------------------------------+------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | g_set/leds[2]_i_2_n_0          | g_set/leds0_in[2]            |                1 |              1 |
|  clock_IBUF_BUFG | g_set/leds[0]_i_2_n_0          | g_set/leds0_in[0]            |                1 |              1 |
|  clock_IBUF_BUFG | g_set/leds[1]_i_2_n_0          | g_set/leds0_in[1]            |                1 |              1 |
|  clock_IBUF_BUFG | sis_contatori/cont_minuti/E[0] | deb_reset/reset_button       |                2 |              5 |
|  clock_IBUF_BUFG | g_set/output[13]_i_2_n_0       | g_set/output[13]_i_1_n_0     |                1 |              5 |
|  clock_IBUF_BUFG | g_set/output[7]_i_1_n_0        |                              |                2 |              6 |
|  clock_IBUF_BUFG | g_set/E[0]                     | deb_reset/reset_button       |                3 |              6 |
|  clock_IBUF_BUFG | g_set/output[1]_i_1_n_0        |                              |                1 |              6 |
|  clock_IBUF_BUFG | g_set/set_reg_0[0]             | deb_reset/reset_button       |                3 |              6 |
|  clock_IBUF_BUFG |                                |                              |                6 |             12 |
|  clock_IBUF_BUFG | deb_reset/count[31]_i_2_n_0    | deb_reset/count[31]_i_1_n_0  |                8 |             31 |
|  clock_IBUF_BUFG | deb_set/count[31]_i_2__0_n_0   | deb_set/count[31]_i_1__0_n_0 |                8 |             31 |
|  clock_IBUF_BUFG |                                | deb_reset/reset_button       |               14 |             50 |
+------------------+--------------------------------+------------------------------+------------------+----------------+


