#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr  7 15:24:03 2019
# Process ID: 4910
# Current directory: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado
# Command line: vivado
# Log file: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.log
# Journal file: /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project first_freertos . -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/hdl/lib/system_pck.vhd /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/hdl/top_module.vhd}
add_files -fileset constrs_1 -norecurse {/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/constr/timing.xdc /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/constr/top_pins.xdc}
update_compile_order -fileset sources_1
create_bd_design -dir {/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/ip} "p_system"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2.5 881 -270} [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {2 902 -109} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
create_bd_port -dir I btns
create_bd_port -dir I -from 7 -to 0 sw
delete_bd_objs [get_bd_ports btns]
create_bd_port -dir I -from 4 -to 0 btn
create_bd_port -dir O -from 7 -to 0 led
set_property location {1192 -303} [get_bd_ports led]
set_property location {1098 -256} [get_bd_ports led]
connect_bd_net [get_bd_ports led] [get_bd_pins axi_gpio_0/gpio2_io_o]
set_property location {115 -381} [get_bd_ports sw]
connect_bd_net [get_bd_ports sw] [get_bd_pins axi_gpio_0/gpio_io_i]
connect_bd_net [get_bd_ports btn] [get_bd_pins axi_gpio_1/gpio_io_i]
set_property location {1100 -235} [get_bd_ports led]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
generate_target all [get_files  /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/ip/p_system/p_system.bd]
catch { config_ip_cache -export [get_ips -all p_system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all p_system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all p_system_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all p_system_xbar_0] }
catch { config_ip_cache -export [get_ips -all p_system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all p_system_rst_ps7_0_100M_0] }
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/ip/p_system/p_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/ip/p_system/p_system.bd]
launch_runs -jobs 2 {p_system_processing_system7_0_0_synth_1 p_system_axi_gpio_0_0_synth_1 p_system_axi_gpio_1_0_synth_1 p_system_xbar_0_synth_1 p_system_auto_pc_0_synth_1 p_system_rst_ps7_0_100M_0_synth_1}
export_simulation -of_objects [get_files /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/ip/p_system/p_system.bd] -directory /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs p_system]
make_wrapper -files [get_files /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/ip/p_system/p_system.bd] -top
add_files -norecurse /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/src/ip/p_system/hdl/p_system_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
write_xdc -force /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/constrs_1.xdc
file mkdir /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.sdk
file copy -force /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/rtl/vivado/first_freertos.runs/impl_1/top_module.sysdef /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/hw_design/top_module.hdf

close_design
launch_sdk -workspace /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw -hwspec /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/top_module.hdf
