#!/bin/bash

grep -n "reg "       /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "wire"         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "posedge"        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\+ 1 "         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\- 1 "         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "always @(posedge clk "         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "<="        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\ ="        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\&"       /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "|"       /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\&&'"         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "||"        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\&"        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\|"        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "== "        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "!= "        /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\ >\ "         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "\ <\ "         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "data"         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "addr"         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "input"         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh
grep -n "output"         /home/shiroha/LLM/Verilog-Auto-Debug/test.sh


#   grep -n  reg "       /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  wire"         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  posedge"        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  + 1 "         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  - 1 "         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  always @(posedge clk          /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  <="        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  ="        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  &"       /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  |"       /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  &&'"         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  ||"        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  &"        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  |"        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  == "        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  != "        /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n   >         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n   <         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  data"         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  addr"         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  input"         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
#   grep -n  output"         /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v
