// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Dilate (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state6 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [31:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond_i_i_i_i_reg_1051;
reg   [0:0] icmp_reg_1007;
reg   [0:0] tmp_50_i_reg_998;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] or_cond_i_i_i_reg_1087;
reg   [0:0] or_cond_i_i_i_reg_1087_pp0_iter1_reg;
reg   [31:0] t_V_16_reg_211;
reg   [31:0] stop_row_reg_949;
reg    ap_block_state1;
reg   [31:0] cols_reg_958;
wire   [31:0] tmp_i_fu_222_p2;
reg   [31:0] tmp_i_reg_963;
wire   [31:0] tmp_48_i_fu_228_p2;
reg   [31:0] tmp_48_i_reg_968;
wire   [31:0] tmp_49_i_fu_234_p2;
reg   [31:0] tmp_49_i_reg_973;
wire   [31:0] p_neg393_i_i_i_fu_240_p2;
reg   [31:0] p_neg393_i_i_i_reg_979;
wire   [0:0] exitcond389_i_i_i_fu_246_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] i_V_fu_251_p2;
reg   [31:0] i_V_reg_993;
wire   [0:0] tmp_50_i_fu_257_p2;
wire   [0:0] tmp_387_not_i_fu_262_p2;
reg   [0:0] tmp_387_not_i_reg_1002;
wire   [0:0] icmp_fu_278_p2;
wire   [0:0] tmp_417_i_fu_284_p2;
reg   [0:0] tmp_417_i_reg_1012;
wire   [0:0] tmp_417_2_i_fu_290_p2;
reg   [0:0] tmp_417_2_i_reg_1016;
wire   [0:0] tmp_439_i_fu_296_p2;
reg   [0:0] tmp_439_i_reg_1020;
wire   [1:0] tmp_105_fu_452_p1;
reg   [1:0] tmp_105_reg_1027;
wire   [1:0] tmp_106_fu_469_p1;
reg   [1:0] tmp_106_reg_1032;
wire   [1:0] tmp_107_fu_486_p1;
reg   [1:0] tmp_107_reg_1037;
wire   [0:0] exitcond388_i_i_i_fu_490_p2;
reg   [0:0] exitcond388_i_i_i_reg_1042;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op123_read_state4;
reg    ap_predicate_op131_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond388_i_i_i_reg_1042_pp0_iter1_reg;
wire   [31:0] j_V_fu_495_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_i_i_i_fu_542_p2;
wire   [0:0] brmerge_i_fu_576_p2;
reg   [0:0] brmerge_i_reg_1055;
reg   [7:0] k_buf_0_val_3_addr_reg_1062;
wire   [1:0] tmp_111_fu_588_p1;
reg   [1:0] tmp_111_reg_1068;
reg   [7:0] k_buf_0_val_4_addr_reg_1075;
reg   [7:0] k_buf_0_val_5_addr_reg_1081;
wire   [0:0] or_cond_i_i_i_fu_592_p2;
wire   [7:0] src_kernel_win_0_va_64_fu_686_p3;
reg   [7:0] src_kernel_win_0_va_64_reg_1091;
wire   [7:0] src_kernel_win_0_va_65_fu_704_p3;
reg   [7:0] src_kernel_win_0_va_65_reg_1098;
wire   [7:0] temp_0_i_i_i_059_i_3_fu_789_p3;
reg   [7:0] temp_0_i_i_i_059_i_3_reg_1104;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire   [7:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [7:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [31:0] t_V_reg_200;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_402_i_fu_581_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_74;
reg   [7:0] src_kernel_win_0_va_59_fu_78;
reg   [7:0] src_kernel_win_0_va_60_fu_82;
reg   [7:0] src_kernel_win_0_va_61_fu_86;
reg   [7:0] src_kernel_win_0_va_62_fu_90;
wire   [7:0] src_kernel_win_0_va_66_fu_722_p3;
reg   [7:0] src_kernel_win_0_va_63_fu_94;
reg   [7:0] right_border_buf_0_s_fu_98;
wire   [7:0] col_buf_0_val_0_0_fu_617_p3;
reg   [7:0] right_border_buf_0_10_fu_102;
wire   [7:0] col_buf_0_val_2_0_fu_653_p3;
reg   [7:0] right_border_buf_0_11_fu_106;
wire   [7:0] col_buf_0_val_1_0_fu_635_p3;
wire   [30:0] tmp_fu_268_p4;
wire   [31:0] tmp_442_i_fu_301_p2;
wire   [0:0] tmp_99_fu_307_p3;
wire   [0:0] tmp_444_i_fu_321_p2;
wire   [0:0] rev_fu_315_p2;
wire   [0:0] tmp_100_fu_332_p3;
wire   [31:0] p_assign_13_1_i_fu_347_p2;
wire   [0:0] tmp_101_fu_353_p3;
wire   [0:0] tmp_444_1_i_fu_367_p2;
wire   [0:0] rev13_fu_361_p2;
wire   [0:0] tmp_102_fu_378_p3;
wire   [31:0] p_assign_13_2_i_fu_393_p2;
wire   [0:0] tmp_103_fu_399_p3;
wire   [0:0] tmp_444_2_i_fu_413_p2;
wire   [0:0] rev14_fu_407_p2;
wire   [0:0] tmp_104_fu_424_p3;
wire   [0:0] or_cond_i423_i_i_i_fu_326_p2;
wire   [31:0] p_assign_14_i_fu_340_p3;
wire   [31:0] y_3_i_fu_439_p3;
wire   [31:0] row_assign_19_i_fu_447_p2;
wire   [0:0] or_cond_i423_i_i_1_i_fu_372_p2;
wire   [31:0] p_assign_14_1_i_fu_386_p3;
wire   [31:0] y_3_1_i_fu_456_p3;
wire   [31:0] row_assign_19_1_i_fu_464_p2;
wire   [0:0] or_cond_i423_i_i_2_i_fu_418_p2;
wire   [31:0] p_assign_14_2_i_fu_432_p3;
wire   [31:0] y_3_2_i_fu_473_p3;
wire   [31:0] row_assign_19_2_i_fu_481_p2;
wire   [30:0] tmp_108_fu_501_p4;
wire   [31:0] ImagLoc_x_fu_517_p2;
wire   [0:0] tmp_109_fu_523_p3;
wire   [0:0] tmp_53_i_fu_537_p2;
wire   [0:0] rev15_fu_531_p2;
wire   [0:0] tmp_110_fu_548_p3;
wire   [31:0] p_assign_2_fu_556_p3;
wire   [31:0] x_fu_563_p3;
wire   [31:0] col_assign_3_fu_571_p2;
wire   [0:0] icmp2_fu_511_p2;
wire   [7:0] tmp_s_fu_606_p5;
wire   [7:0] tmp_62_fu_624_p5;
wire   [7:0] tmp_63_fu_642_p5;
wire   [7:0] tmp_64_fu_675_p5;
wire   [7:0] tmp_65_fu_693_p5;
wire   [7:0] tmp_66_fu_711_p5;
wire   [0:0] tmp_463_0_1_i_fu_741_p2;
wire   [7:0] temp_0_i_i_i_059_i_s_fu_747_p3;
wire   [0:0] tmp_463_0_2_i_fu_755_p2;
wire   [7:0] temp_0_i_i_i_059_i_1_fu_761_p3;
wire   [0:0] tmp_463_1_i_fu_769_p2;
wire   [7:0] temp_0_i_i_i_059_i_2_fu_775_p3;
wire   [0:0] tmp_463_1_1_i_fu_783_p2;
wire   [0:0] tmp_463_1_2_i_fu_829_p2;
wire   [7:0] temp_0_i_i_i_059_i_4_fu_833_p3;
wire   [0:0] tmp_463_2_i_fu_839_p2;
wire   [7:0] temp_0_i_i_i_059_i_5_fu_845_p3;
wire   [0:0] tmp_463_2_1_i_fu_853_p2;
wire   [7:0] temp_0_i_i_i_059_i_6_fu_859_p3;
wire   [0:0] tmp_463_2_2_i_fu_867_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_309;
reg    ap_condition_61;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_1062),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_V_dout)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_1075),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_1081),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Haaris_Core_mux_3UhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Haaris_Core_mux_3UhA_U293(
    .din0(right_border_buf_0_s_fu_98),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_111_reg_1068),
    .dout(tmp_s_fu_606_p5)
);

Haaris_Core_mux_3UhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Haaris_Core_mux_3UhA_U294(
    .din0(right_border_buf_0_11_fu_106),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_111_reg_1068),
    .dout(tmp_62_fu_624_p5)
);

Haaris_Core_mux_3UhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Haaris_Core_mux_3UhA_U295(
    .din0(right_border_buf_0_10_fu_102),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_111_reg_1068),
    .dout(tmp_63_fu_642_p5)
);

Haaris_Core_mux_3UhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Haaris_Core_mux_3UhA_U296(
    .din0(col_buf_0_val_0_0_fu_617_p3),
    .din1(col_buf_0_val_1_0_fu_635_p3),
    .din2(col_buf_0_val_2_0_fu_653_p3),
    .din3(tmp_105_reg_1027),
    .dout(tmp_64_fu_675_p5)
);

Haaris_Core_mux_3UhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Haaris_Core_mux_3UhA_U297(
    .din0(col_buf_0_val_0_0_fu_617_p3),
    .din1(col_buf_0_val_1_0_fu_635_p3),
    .din2(col_buf_0_val_2_0_fu_653_p3),
    .din3(tmp_106_reg_1032),
    .dout(tmp_65_fu_693_p5)
);

Haaris_Core_mux_3UhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
Haaris_Core_mux_3UhA_U298(
    .din0(col_buf_0_val_0_0_fu_617_p3),
    .din1(col_buf_0_val_1_0_fu_635_p3),
    .din2(col_buf_0_val_2_0_fu_653_p3),
    .din3(tmp_107_reg_1037),
    .dout(tmp_66_fu_711_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond389_i_i_i_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond389_i_i_i_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((exitcond389_i_i_i_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_16_reg_211 <= j_V_fu_495_p2;
    end else if (((exitcond389_i_i_i_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_16_reg_211 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_V_reg_200 <= i_V_reg_993;
    end else if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_200 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_i_reg_1055 <= brmerge_i_fu_576_p2;
        k_buf_0_val_3_addr_reg_1062 <= tmp_402_i_fu_581_p1;
        k_buf_0_val_4_addr_reg_1075 <= tmp_402_i_fu_581_p1;
        k_buf_0_val_5_addr_reg_1081 <= tmp_402_i_fu_581_p1;
        or_cond_i_i_i_i_reg_1051 <= or_cond_i_i_i_i_fu_542_p2;
        or_cond_i_i_i_reg_1087 <= or_cond_i_i_i_fu_592_p2;
        tmp_111_reg_1068 <= tmp_111_fu_588_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_reg_958 <= p_src_cols_V_dout;
        p_neg393_i_i_i_reg_979 <= p_neg393_i_i_i_fu_240_p2;
        stop_row_reg_949 <= p_src_rows_V_dout;
        tmp_48_i_reg_968 <= tmp_48_i_fu_228_p2;
        tmp_49_i_reg_973 <= tmp_49_i_fu_234_p2;
        tmp_i_reg_963 <= tmp_i_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond388_i_i_i_reg_1042 <= exitcond388_i_i_i_fu_490_p2;
        exitcond388_i_i_i_reg_1042_pp0_iter1_reg <= exitcond388_i_i_i_reg_1042;
        or_cond_i_i_i_reg_1087_pp0_iter1_reg <= or_cond_i_i_i_reg_1087;
        src_kernel_win_0_va_64_reg_1091 <= src_kernel_win_0_va_64_fu_686_p3;
        src_kernel_win_0_va_65_reg_1098 <= src_kernel_win_0_va_65_fu_704_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_993 <= i_V_fu_251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_i_i_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_1007 <= icmp_fu_278_p2;
        tmp_105_reg_1027 <= tmp_105_fu_452_p1;
        tmp_106_reg_1032 <= tmp_106_fu_469_p1;
        tmp_107_reg_1037 <= tmp_107_fu_486_p1;
        tmp_387_not_i_reg_1002 <= tmp_387_not_i_fu_262_p2;
        tmp_417_2_i_reg_1016 <= tmp_417_2_i_fu_290_p2;
        tmp_417_i_reg_1012 <= tmp_417_i_fu_284_p2;
        tmp_439_i_reg_1020 <= tmp_439_i_fu_296_p2;
        tmp_50_i_reg_998 <= tmp_50_i_fu_257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_10_fu_102 <= col_buf_0_val_2_0_fu_653_p3;
        right_border_buf_0_11_fu_106 <= col_buf_0_val_1_0_fu_635_p3;
        right_border_buf_0_s_fu_98 <= col_buf_0_val_0_0_fu_617_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_reg_1042_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_59_fu_78 <= src_kernel_win_0_va_fu_74;
        src_kernel_win_0_va_fu_74 <= src_kernel_win_0_va_64_reg_1091;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_i_reg_1042 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_60_fu_82 <= src_kernel_win_0_va_65_fu_704_p3;
        src_kernel_win_0_va_61_fu_86 <= src_kernel_win_0_va_60_fu_82;
        src_kernel_win_0_va_62_fu_90 <= src_kernel_win_0_va_66_fu_722_p3;
        src_kernel_win_0_va_63_fu_94 <= src_kernel_win_0_va_62_fu_90;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_i_i_reg_1087 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_i_i_i_059_i_3_reg_1104 <= temp_0_i_i_i_059_i_3_fu_789_p3;
    end
end

always @ (*) begin
    if ((exitcond388_i_i_i_fu_490_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_i_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_i_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1007 == 1'd0) & (tmp_417_2_i_reg_1016 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1007 == 1'd0) & (tmp_417_2_i_reg_1016 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1007 == 1'd0) & (tmp_417_i_reg_1012 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_61)) begin
        if ((ap_predicate_op131_read_state4 == 1'b1)) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if ((1'b1 == ap_condition_309)) begin
            k_buf_0_val_4_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_1007 == 1'd0) & (tmp_417_i_reg_1012 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_1007 == 1'd0) & (tmp_417_i_reg_1012 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_61)) begin
        if ((ap_predicate_op131_read_state4 == 1'b1)) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if ((1'b1 == ap_condition_309)) begin
            k_buf_0_val_5_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_1007 == 1'd0) & (tmp_417_i_reg_1012 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_i_i_reg_1087_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_i_i_reg_1087_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_50_i_reg_998 == 1'd1) & (icmp_reg_1007 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_reg_1007 == 1'd0) & (or_cond_i_i_i_i_reg_1051 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op131_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op123_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond389_i_i_i_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond388_i_i_i_fu_490_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((exitcond388_i_i_i_fu_490_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_517_p2 = ($signed(32'd4294967295) + $signed(t_V_16_reg_211));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_cond_i_i_i_reg_1087_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op131_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op123_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_cond_i_i_i_reg_1087_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op131_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op123_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_cond_i_i_i_reg_1087_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op131_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op123_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op131_read_state4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op123_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = ((or_cond_i_i_i_reg_1087_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_309 = ((icmp_reg_1007 == 1'd0) & (tmp_417_i_reg_1012 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1));
end

always @ (*) begin
    ap_condition_61 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op123_read_state4 = ((icmp_reg_1007 == 1'd0) & (or_cond_i_i_i_i_reg_1051 == 1'd1));
end

always @ (*) begin
    ap_predicate_op131_read_state4 = ((tmp_50_i_reg_998 == 1'd1) & (icmp_reg_1007 == 1'd1) & (or_cond_i_i_i_i_reg_1051 == 1'd1));
end

assign brmerge_i_fu_576_p2 = (tmp_53_i_fu_537_p2 | tmp_387_not_i_reg_1002);

assign col_assign_3_fu_571_p2 = (tmp_49_i_reg_973 - x_fu_563_p3);

assign col_buf_0_val_0_0_fu_617_p3 = ((brmerge_i_reg_1055[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_s_fu_606_p5);

assign col_buf_0_val_1_0_fu_635_p3 = ((brmerge_i_reg_1055[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_62_fu_624_p5);

assign col_buf_0_val_2_0_fu_653_p3 = ((brmerge_i_reg_1055[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_63_fu_642_p5);

assign exitcond388_i_i_i_fu_490_p2 = ((t_V_16_reg_211 == tmp_i_reg_963) ? 1'b1 : 1'b0);

assign exitcond389_i_i_i_fu_246_p2 = ((t_V_reg_200 == tmp_48_i_reg_968) ? 1'b1 : 1'b0);

assign i_V_fu_251_p2 = (t_V_reg_200 + 32'd1);

assign icmp2_fu_511_p2 = ((tmp_108_fu_501_p4 != 31'd0) ? 1'b1 : 1'b0);

assign icmp_fu_278_p2 = ((tmp_fu_268_p4 != 31'd0) ? 1'b1 : 1'b0);

assign j_V_fu_495_p2 = (t_V_16_reg_211 + 32'd1);

assign k_buf_0_val_3_address0 = tmp_402_i_fu_581_p1;

assign k_buf_0_val_4_address0 = tmp_402_i_fu_581_p1;

assign k_buf_0_val_5_address0 = tmp_402_i_fu_581_p1;

assign or_cond_i423_i_i_1_i_fu_372_p2 = (tmp_444_1_i_fu_367_p2 & rev13_fu_361_p2);

assign or_cond_i423_i_i_2_i_fu_418_p2 = (tmp_444_2_i_fu_413_p2 & rev14_fu_407_p2);

assign or_cond_i423_i_i_i_fu_326_p2 = (tmp_444_i_fu_321_p2 & rev_fu_315_p2);

assign or_cond_i_i_i_fu_592_p2 = (icmp_reg_1007 & icmp2_fu_511_p2);

assign or_cond_i_i_i_i_fu_542_p2 = (tmp_53_i_fu_537_p2 & rev15_fu_531_p2);

assign p_assign_13_1_i_fu_347_p2 = ($signed(32'd4294967294) + $signed(t_V_reg_200));

assign p_assign_13_2_i_fu_393_p2 = ($signed(32'd4294967293) + $signed(t_V_reg_200));

assign p_assign_14_1_i_fu_386_p3 = ((tmp_102_fu_378_p3[0:0] === 1'b1) ? 32'd0 : p_neg393_i_i_i_reg_979);

assign p_assign_14_2_i_fu_432_p3 = ((tmp_104_fu_424_p3[0:0] === 1'b1) ? 32'd0 : p_neg393_i_i_i_reg_979);

assign p_assign_14_i_fu_340_p3 = ((tmp_100_fu_332_p3[0:0] === 1'b1) ? 32'd0 : p_neg393_i_i_i_reg_979);

assign p_assign_2_fu_556_p3 = ((tmp_110_fu_548_p3[0:0] === 1'b1) ? 32'd0 : tmp_49_i_reg_973);

assign p_dst_data_stream_V_din = ((tmp_463_2_2_i_fu_867_p2[0:0] === 1'b1) ? src_kernel_win_0_va_64_reg_1091 : temp_0_i_i_i_059_i_6_fu_859_p3);

assign p_neg393_i_i_i_fu_240_p2 = ($signed(p_src_rows_V_dout) + $signed(32'd4294967295));

assign rev13_fu_361_p2 = (tmp_101_fu_353_p3 ^ 1'd1);

assign rev14_fu_407_p2 = (tmp_103_fu_399_p3 ^ 1'd1);

assign rev15_fu_531_p2 = (tmp_109_fu_523_p3 ^ 1'd1);

assign rev_fu_315_p2 = (tmp_99_fu_307_p3 ^ 1'd1);

assign row_assign_19_1_i_fu_464_p2 = (p_neg393_i_i_i_reg_979 - y_3_1_i_fu_456_p3);

assign row_assign_19_2_i_fu_481_p2 = (p_neg393_i_i_i_reg_979 - y_3_2_i_fu_473_p3);

assign row_assign_19_i_fu_447_p2 = (p_neg393_i_i_i_reg_979 - y_3_i_fu_439_p3);

assign src_kernel_win_0_va_64_fu_686_p3 = ((tmp_439_i_reg_1020[0:0] === 1'b1) ? tmp_64_fu_675_p5 : col_buf_0_val_0_0_fu_617_p3);

assign src_kernel_win_0_va_65_fu_704_p3 = ((tmp_439_i_reg_1020[0:0] === 1'b1) ? tmp_65_fu_693_p5 : col_buf_0_val_1_0_fu_635_p3);

assign src_kernel_win_0_va_66_fu_722_p3 = ((tmp_439_i_reg_1020[0:0] === 1'b1) ? tmp_66_fu_711_p5 : col_buf_0_val_2_0_fu_653_p3);

assign temp_0_i_i_i_059_i_1_fu_761_p3 = ((tmp_463_0_2_i_fu_755_p2[0:0] === 1'b1) ? src_kernel_win_0_va_66_fu_722_p3 : temp_0_i_i_i_059_i_s_fu_747_p3);

assign temp_0_i_i_i_059_i_2_fu_775_p3 = ((tmp_463_1_i_fu_769_p2[0:0] === 1'b1) ? src_kernel_win_0_va_61_fu_86 : temp_0_i_i_i_059_i_1_fu_761_p3);

assign temp_0_i_i_i_059_i_3_fu_789_p3 = ((tmp_463_1_1_i_fu_783_p2[0:0] === 1'b1) ? src_kernel_win_0_va_60_fu_82 : temp_0_i_i_i_059_i_2_fu_775_p3);

assign temp_0_i_i_i_059_i_4_fu_833_p3 = ((tmp_463_1_2_i_fu_829_p2[0:0] === 1'b1) ? src_kernel_win_0_va_65_reg_1098 : temp_0_i_i_i_059_i_3_reg_1104);

assign temp_0_i_i_i_059_i_5_fu_845_p3 = ((tmp_463_2_i_fu_839_p2[0:0] === 1'b1) ? src_kernel_win_0_va_59_fu_78 : temp_0_i_i_i_059_i_4_fu_833_p3);

assign temp_0_i_i_i_059_i_6_fu_859_p3 = ((tmp_463_2_1_i_fu_853_p2[0:0] === 1'b1) ? src_kernel_win_0_va_fu_74 : temp_0_i_i_i_059_i_5_fu_845_p3);

assign temp_0_i_i_i_059_i_s_fu_747_p3 = ((tmp_463_0_1_i_fu_741_p2[0:0] === 1'b1) ? src_kernel_win_0_va_62_fu_90 : src_kernel_win_0_va_63_fu_94);

assign tmp_100_fu_332_p3 = tmp_442_i_fu_301_p2[32'd31];

assign tmp_101_fu_353_p3 = p_assign_13_1_i_fu_347_p2[32'd31];

assign tmp_102_fu_378_p3 = p_assign_13_1_i_fu_347_p2[32'd31];

assign tmp_103_fu_399_p3 = p_assign_13_2_i_fu_393_p2[32'd31];

assign tmp_104_fu_424_p3 = p_assign_13_2_i_fu_393_p2[32'd31];

assign tmp_105_fu_452_p1 = row_assign_19_i_fu_447_p2[1:0];

assign tmp_106_fu_469_p1 = row_assign_19_1_i_fu_464_p2[1:0];

assign tmp_107_fu_486_p1 = row_assign_19_2_i_fu_481_p2[1:0];

assign tmp_108_fu_501_p4 = {{t_V_16_reg_211[31:1]}};

assign tmp_109_fu_523_p3 = ImagLoc_x_fu_517_p2[32'd31];

assign tmp_110_fu_548_p3 = ImagLoc_x_fu_517_p2[32'd31];

assign tmp_111_fu_588_p1 = col_assign_3_fu_571_p2[1:0];

assign tmp_387_not_i_fu_262_p2 = (tmp_50_i_fu_257_p2 ^ 1'd1);

assign tmp_402_i_fu_581_p1 = x_fu_563_p3;

assign tmp_417_2_i_fu_290_p2 = ((t_V_reg_200 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_417_i_fu_284_p2 = ((t_V_reg_200 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_439_i_fu_296_p2 = ((t_V_reg_200 > stop_row_reg_949) ? 1'b1 : 1'b0);

assign tmp_442_i_fu_301_p2 = ($signed(32'd4294967295) + $signed(t_V_reg_200));

assign tmp_444_1_i_fu_367_p2 = (($signed(p_assign_13_1_i_fu_347_p2) < $signed(stop_row_reg_949)) ? 1'b1 : 1'b0);

assign tmp_444_2_i_fu_413_p2 = (($signed(p_assign_13_2_i_fu_393_p2) < $signed(stop_row_reg_949)) ? 1'b1 : 1'b0);

assign tmp_444_i_fu_321_p2 = (($signed(tmp_442_i_fu_301_p2) < $signed(stop_row_reg_949)) ? 1'b1 : 1'b0);

assign tmp_463_0_1_i_fu_741_p2 = ((src_kernel_win_0_va_62_fu_90 > src_kernel_win_0_va_63_fu_94) ? 1'b1 : 1'b0);

assign tmp_463_0_2_i_fu_755_p2 = ((src_kernel_win_0_va_66_fu_722_p3 > temp_0_i_i_i_059_i_s_fu_747_p3) ? 1'b1 : 1'b0);

assign tmp_463_1_1_i_fu_783_p2 = ((src_kernel_win_0_va_60_fu_82 > temp_0_i_i_i_059_i_2_fu_775_p3) ? 1'b1 : 1'b0);

assign tmp_463_1_2_i_fu_829_p2 = ((src_kernel_win_0_va_65_reg_1098 > temp_0_i_i_i_059_i_3_reg_1104) ? 1'b1 : 1'b0);

assign tmp_463_1_i_fu_769_p2 = ((src_kernel_win_0_va_61_fu_86 > temp_0_i_i_i_059_i_1_fu_761_p3) ? 1'b1 : 1'b0);

assign tmp_463_2_1_i_fu_853_p2 = ((src_kernel_win_0_va_fu_74 > temp_0_i_i_i_059_i_5_fu_845_p3) ? 1'b1 : 1'b0);

assign tmp_463_2_2_i_fu_867_p2 = ((src_kernel_win_0_va_64_reg_1091 > temp_0_i_i_i_059_i_6_fu_859_p3) ? 1'b1 : 1'b0);

assign tmp_463_2_i_fu_839_p2 = ((src_kernel_win_0_va_59_fu_78 > temp_0_i_i_i_059_i_4_fu_833_p3) ? 1'b1 : 1'b0);

assign tmp_48_i_fu_228_p2 = (p_src_rows_V_dout + 32'd2);

assign tmp_49_i_fu_234_p2 = ($signed(p_src_cols_V_dout) + $signed(32'd4294967295));

assign tmp_50_i_fu_257_p2 = ((t_V_reg_200 < stop_row_reg_949) ? 1'b1 : 1'b0);

assign tmp_53_i_fu_537_p2 = (($signed(ImagLoc_x_fu_517_p2) < $signed(cols_reg_958)) ? 1'b1 : 1'b0);

assign tmp_99_fu_307_p3 = tmp_442_i_fu_301_p2[32'd31];

assign tmp_fu_268_p4 = {{t_V_reg_200[31:1]}};

assign tmp_i_fu_222_p2 = (p_src_cols_V_dout + 32'd2);

assign x_fu_563_p3 = ((or_cond_i_i_i_i_fu_542_p2[0:0] === 1'b1) ? ImagLoc_x_fu_517_p2 : p_assign_2_fu_556_p3);

assign y_3_1_i_fu_456_p3 = ((or_cond_i423_i_i_1_i_fu_372_p2[0:0] === 1'b1) ? p_assign_13_1_i_fu_347_p2 : p_assign_14_1_i_fu_386_p3);

assign y_3_2_i_fu_473_p3 = ((or_cond_i423_i_i_2_i_fu_418_p2[0:0] === 1'b1) ? p_assign_13_2_i_fu_393_p2 : p_assign_14_2_i_fu_432_p3);

assign y_3_i_fu_439_p3 = ((or_cond_i423_i_i_i_fu_326_p2[0:0] === 1'b1) ? tmp_442_i_fu_301_p2 : p_assign_14_i_fu_340_p3);

endmodule //Dilate
