{
	"route__net": 264,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 61,
	"route__wirelength__iter:1": 4514,
	"route__drc_errors__iter:2": 39,
	"route__wirelength__iter:2": 4476,
	"route__drc_errors__iter:3": 54,
	"route__wirelength__iter:3": 4507,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 4511,
	"route__drc_errors": 0,
	"route__wirelength": 4511,
	"route__vias": 1632,
	"route__vias__singlecut": 1632,
	"route__vias__multicut": 0,
	"design__io": 36,
	"design__die__area": 7314.9,
	"design__core__area": 4692,
	"design__instance__count": 318,
	"design__instance__area": 2961.59,
	"design__instance__count__stdcell": 318,
	"design__instance__area__stdcell": 2961.59,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.6312,
	"design__instance__utilization__stdcell": 0.6312,
	"design__instance__count__class:fill_cell": 50,
	"design__instance__count__class:tap_cell": 67,
	"design__instance__count__class:clock_buffer": 7,
	"design__instance__count__class:timing_repair_buffer": 75,
	"design__instance__count__class:inverter": 9,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 49,
	"design__instance__count__class:multi_input_combinational_cell": 110,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}