Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at cronometro.sv(11): created implicit net for "clk" File: C:/Users/ranma/Documents/GitHub/CE4303-Tarea-1/cronometro.sv Line: 11
