[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CDCLVC1106PWR production of TEXAS INSTRUMENTS from the text:CDCLVC 11121\n1G 2\nGND3CLKIN\n4\n5\n6\n7\n8\n9\n10161718192021222324 Y1\nY2VDD\nVDDY3\nY4\nVDDGNDY0\nY11Y5\nGND\nY6 Y7\nY9VDD Y8\nGND\n11\n12 131415\nGND Y10\nVDDCDCLVC 1106\nCDCLVC 1110CDCLVC 1102\nCDCLVC 1103\nCDCLVC 1104\nCDCLVC 1108Y0\nY1\nY2\nY3\nYnCLKINLV\nCMOS\n1GLV\nCMOS\nLVCMOS\nLVCMOS\nLV\nCMOSLV\nCMOS\n•\n•\n•\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nCDCLVC11xx 3.3-Vand2.5-VLVCMOS High-Performance Clock Buffer Family\n11Features\n1•High-Performance 1:2,1:3,1:4,1:6,1:8,1:10,\n1:12 LVCMOS Clock Buffer Family\n•Very Low Pin-to-Pin Skew <50ps\n•Very Low Additive Jitter <100fs\n•Supply Voltage: 3.3Vor2.5V\n•fmax=250MHz for3.3V\nfmax=180MHz for2.5V\n•Operating Temperature Range: –40°Cto85°C\n•Available in8-,14-, 16-, 20-, 24-Pin TSSOP\nPackage (AllPin-Compatible)\n2Applications\nGeneral-Purpose Communication, Industrial, and\nConsumer Applications3Description\nThe CDCLVC11xx isamodular, high-performance,\nlow-skew, general-purpose clock buffer family from\nTexas Instruments.\nThe entire family isdesigned with amodular\napproach inmind. Itisintended toround upTI\'s\nseries ofLVCMOS clock generators.\nSeven different fan-out variations, 1:2to1:12, are\navailable. Allofthedevices are pin-compatible to\neach other foreasy handling.\nAllfamily members share thesame high performing\ncharacteristics such aslowadditive jitter, lowskew,\nandwide operating temperature range.\nThe CDCLVC11xx supports anasynchronous output\nenable control (1G) which switches theoutputs intoa\nlowstate when 1Gislow.\nThe CDCLVC11xx family operates ina2.5-V and\n3.3-V environment and are characterized for\noperation from –40°Cto85°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nCDCLVC1102\nTSSOP (8) 3.00 mm×4.40 mm CDCLVC1103\nCDCLVC1104\nCDCLVC1106 TSSOP (14)\n5.00 mm×4.40 mm\nCDCLVC1108 TSSOP (16)\nCDCLVC1110 TSSOP (20) 6.50 mm×4.40 mm\nCDCLVC1112 TSSOP (24) 7.80 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nFunctional Block Diagram\n2CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017 www.ti.com\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 6\n6.6 Switching Characteristics .......................................... 7\n6.7 Typical Characteristics .............................................. 7\n7Parameter Measurement Information .................. 8\n8Detailed Description ............................................ 10\n8.1 Overview ................................................................. 10\n8.2 Functional Block Diagram ....................................... 10\n8.3 Feature Description ................................................. 108.4 Device Functional Modes ........................................ 10\n9Application andImplementation ........................ 11\n9.1 Application Information ............................................ 11\n9.2 Typical Application ................................................. 11\n10Power Supply Recommendations ..................... 12\n10.1 Power Considerations ........................................... 13\n11Layout ................................................................... 14\n11.1 Layout Guidelines ................................................. 14\n11.2 Layout Example .................................................... 14\n12Device andDocumentation Support ................. 15\n12.1 Related Links ........................................................ 15\n12.2 Receiving Notification ofDocumentation Updates 15\n12.3 Community Resources .......................................... 15\n12.4 Trademarks ........................................................... 15\n12.5 Electrostatic Discharge Caution ............................ 15\n12.6 Glossary ................................................................ 15\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 15\n4Revision History\nChanges from Revision A(October 2014) toRevision B Page\n•Changed Packaging name from TTSOP toTSSOP inDevice Information Table ................................................................. 1\n•Changed CDCLVC1110 Y8pinnumber from: 10to:12........................................................................................................ 3\n•Changed CDCLVC1110 Y9pinnumber from: —to:10......................................................................................................... 3\n•Moved Tstgfrom ESD Ratings toAbsolute Maximum Ratings .............................................................................................. 5\n•Added Receiving Notification ofDocumentation Updates andCommunity Resources sections ......................................... 15\nChanges from Original (May 2010) toRevision A Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\nCDCLVC11061\n1G 2\nGND3CLKIN\n4\n5\n6\n7 891011121314 Y 1\nY 2VDD\nVDDY 3\nY 4\nVDDGNDY 0\nY 5\nGND\nCDCLVC11081\n1G 2\nGND3CLKIN\n4\n5\n6\n7\n8 910111213141516 Y 1\nY 2VDD\nVDDY 3\nY 4\nVDDGNDY 0\nY 5\nGND\nY 6 Y 7CDCLVC 11101\n1G 2\nGND3CLKIN\n4\n5\n6\n7\n8\n9\n10121314151617181920 Y1\nY2VDD\nVDDY3\nY 4\nVDDGNDY 0\nY5\nGND\nY 6 Y7\nY 9VDD Y8\nGND 11CDCLVC11021\n1G 2\nGND3CLKIN\n4 5678 Y 1\nNCVDDNC\nY 0\nCDCLVC11041\n1G 2\nGND3CLKIN\n4 5678 Y 1\nY 2VDDY 3\nY 0Y 1\nY 2VDDNCCDCLVC11031\n1G 2\nGND3CLKIN\n4 5678\nY 0\nCDCLVC 11121\n1G 2\nGND3CLKIN\n4\n5\n6\n7\n8\n9\n10161718192021222324 Y1\nY2VDD\nVDDY3\nY 4\nVDDGNDY 0\nY11Y5\nGND\nY 6 Y7\nY 9VDD Y8\nGND\n11\n12 131415\nGND Y10\nVDD\n3CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nwww.ti.com SCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nPWPackage\n8-,14-,16-,20,24-Pin TSSOP\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAMECDCLVC\n1102CDCLVC\n1103CDCLVC\n1104CDCLVC\n1106CDCLVC\n1108CDCLVC\n1110CDCLVC\n1112\nLVCMOS CLOCK INPUT\nCLKIN 1 1 1 1 1 1 1 Input Input Pin\nCLOCK OUTPUT ENABLE\n1G 2 2 2 2 2 2 2 Input Output Enable\nLVCMOS CLOCK OUTPUT\nY0 3 3 3 3 3 3 3\nOutputLVCMOS output. Unused\noutputs canbeleftfloating.Y1 8 8 8 14 16 20 24\nY2 — 5 5 11 13 17 21\nY3 — — 7 13 15 19 23\nY4 — — — 6 6 6 6\nY5 — — — 9 11 15 19\nY6 — — — — 8 8 8\nY7 — — — — 9 13 17\nY8 — — — — — 12 16\nY9 — — — — — 10 10\nY10 — — — — — — 14\nY11 — — — — — — 12\nSUPPLY VOLTAGE\nVDD 6 6 65 555\nPower 2.5-V ordevice supply9\n9 13\n8 10 14 18\n12 14 18 22\nGROUND\n4CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017 www.ti.com\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNAMECDCLVC\n1102CDCLVC\n1103CDCLVC\n1104CDCLVC\n1106CDCLVC\n1108CDCLVC\n1110CDCLVC\n1112\nGND 4 4 44 444\nGND Device ground7\n7 11\n7 7 11 15\n10 12 16 20\n5CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nwww.ti.com SCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) This value islimited to4.6Vmaximum.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVDD Supply voltage –0.5 4.6 V\nVIN Input voltage(2)–0.5 VDD+0.5 V\nVO Output voltage(2)–0.5 VDD+0.5 V\nIIN Input current –20 20 mA\nIO Continuous output current –50 50 mA\nTJ Maximum junction temperature 125 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD Supply voltage3.3-V supply 3.0 3.3 3.6\nV\n2.5-V supply 2.3 2.5 2.7\nVIL Low-level input voltageVDD=3.0Vto3.6V VDD/2–600\nmV\nVDD=2.3Vto2.7V VDD/2–400\nVIH High-level input voltageVDD=3.0Vto3.6V VDD/2+600\nmV\nVDD=2.3Vto2.7V VDD/2+400\nVth Input threshold voltage VDD=2.3Vto3.6V VDD/2 mV\ntr/tf Input slew rate 1 4 V/ns\ntwMinimum pulse width at\nCLKINVDD=3.0Vto3.6V 1.8\nns\nVDD=2.3Vto2.7V 2.75\nfCLKLVCMOS clock Input\nFrequencyVDD=3.0Vto3.6V DC 250\nMHz\nVDD=2.3Vto2.7V DC 180\nTA Operating free-air temperature –40 85 °C\n6CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017 www.ti.com\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report.\n(2) The junction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(3) The junction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.6.4 Thermal Information\nTHERMAL METRIC(1)CDCLVC1102\nCDCLVC1103\nCDCLVC1104CDCLVC1106 CDCLVC1108 CDCLVC11010 CDCLVC1112\nUNIT\nPW(TSSOP)\n8PINS 14PINS 16PINS 20PINS 24PINS\nRθJAJunction-to-ambient thermal\nresistance(2) 149.4 112.6 108.4 83.0 87.9 °C/W\nRθJC(top)Junction-to-case(top) thermal\nresistance(3) 69.4 48.0 33.6 32.3 26.5 °C/W\n(1) Alltypical values areatrespective nominal VDD.Forswitching characteristics, outputs areterminated to50ΩtoVDD/2(see Figure 3).\n(2) Fordynamic IDDover frequency seeandFigure 1.\n(3) This istheformula forthepower dissipation calculation (see andthePower Considerations section).\nPtot=Pstat+Pdyn+PCload [W]\nPstat=VDD×IDD[W]\nPdyn=CPD×VDD2×ƒ[W]\nPCload =Cload×VDD2×ƒ×n[W]\nn=Number ofswitching output pins6.5 Electrical Characteristics\nOver recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nOVERALL PARAMETERS FOR ALL VERSIONS\nIDD Static device current(2)1G=VDD;CLKIN =0VorVDD;IO=0mA; VDD=3.6V 6 10 mA\n1G=VDD;CLKIN =0VorVDD;IO=0mA; VDD=2.7V 3 6\nIPD Power-down current 1G=0V;CLKIN =0VorVDD;IO=0mA; VDD=3.6Vor2.7V 60 µA\nCPDPower dissipation capacitance\nperoutput(3)VDD=3.3V;f=10MHz 6 pF\nVDD=2.5V;f=10MHz 4.5\nIIInput leakage current at1G\nVI=0VorVDD,VDD=3.6Vor2.7V8 8\nµA\nInput leakage current atCLKIN 25 25\nROUT Output impedanceVDD=3.3V 45 Ω\nVDD=2.5V 60\nfOUT Output frequencyVDD=3Vto3.6V DC 250 MHz\nVDD=2.3Vto2.7V DC 180\nOUTPUT PARAMETERS FOR VDD=3.3V±0.3V\nVOH High-level output voltageVDD=3V,IOH=–0.1mA 2.9\nV VDD=3V,IOH=–8mA 2.5\nVDD=3V,IOH=–12mA 2.2\nVOL Low-level output voltageVDD=3V,IOL=0.1mA 0.1\nV VDD=3V,IOL=8mA 0.5\nVDD=3V,IOL=12mA 0.8\nOUTPUT PARAMETERS FOR VDD=2.5V±0.2V\nVOH High-level output voltageVDD=2.3V,IOH=–0.1mA 2.2\nV\nVDD=2.3V,IOH=–8mA 1.7\nVOL Low-level output voltageVDD=2.3V,IOL=0.1mA 0.1\nV\nVDD=2.3V,IOL=8mA 0.5\n0123\n0 20 40 60 80 100 120 140 160 180I = C * V * fdyn PD DDV = 2.5 VDD\nf - Clock Frequency - MHzI - Dynamic Supply Current - mAdyn\n051015\n0 20 40 60 80 100 120 140 160 180V = 2.5 VDDP + Pdyn Cload8pF\nP + Pdyn Cload50/2\nP + Pdyn Cload2pF\nf - Clock Frequency - MHzDevice Power Consumption - mW\n7CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nwww.ti.com SCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated(1) tsk(p)depends onoutput rise- andfall-time (tr/tf).The output duty-cycle canbecalculated: odc=(tw(OUT) ±tsk(p))/tperiod ;tw(OUT) ispulse-\nwidth ofoutput waveform andtperiod is1/fOUT.\n(2) Parameter isspecified bycharacterization. Nottested inproduction.6.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOUTPUT PARAMETERS FOR VDD=3.3V±0.3V\ntPLH,tPHL Propagation delay CLKIN toYn 0.8 2.0 ns\ntsk(o) Output skew Equal load ofeach output 50 ps\ntr/tf Rise andfalltime 20%–80% (VOH-VOL) 0.3 0.8 ns\ntDIS Output disable time 1GtoYn 6 ns\ntEN Output enable time 1GtoYn 6 ns\ntsk(p)Pulse skew ;\ntPLH(Yn) –tPHL(Yn)(1)Tobemeasured with input duty\ncycle of50%180 ps\ntsk(pp) Part-to-part skewUnder equal operating conditions for\ntwoparts0.5 ns\ntjitter Additive jitter rms(2)12kHz to20MHz, fOUT=250MHz 100 fs\nOUTPUT PARAMETERS FOR VDD=2.5V±0.2V\ntPLH,tPHL Propagation delay CLKIN toYn 1 2.6 ns\ntsk(o) Output skew Equal load ofeach output 50 ps\ntr/tf Rise andfalltime 20%–80% reference point 0.3 1.2 ns\ntDIS Output disable time 1GtoYn 10 ns\ntEN Output enable time 1GtoYn 10 ns\ntsk(p)Pulse skew ;\ntPLH(Yn) –tPHL(Yn)(1)Tobemeasured with input duty\ncycle of50%220 ps\ntsk(pp) Part-to-part skewUnder equal operating conditions for\ntwoparts1.2 ns\ntjitter Additive jitter rms(2)12kHz to20MHz, fOUT=180MHz 350 fs\n6.7 Typical Characteristics\nFigure 1.Device Power Consumption vsClock Frequency\n(Load 50ΩintoVDD/2;2pF,8pF;PerOutput)Figure 2.Dynamic Supply Current vsClock Frequency\n(CPD=4.5pF,NoLoad; PerOutput)\ntsk(o)VDD/ 2\nYn+1VDD/ 2Yn\ntsk(o)\ntDIS tENVIN/ 2\n1 G\nYnVIN/ 2\nLVCMOS\nOutput Z =□50O/c87RS□=□10 (V =□3.3□V)\nRS□=□0 (V =□2.5□V)/c87\n/c87DD\nDD\nparasitic□input□capacitanceV =□3.3□V□or□2.5□VDD\nLVCMOS\nOutputVDD\nR=100 /c87\nR= 100 /c87Z =□50O/c87\nparasitic□input□capacitanceV =□3.3□V□or□2.5□VDD\nZ =□50O/c87\nR=50 /c87\nfrom□Measurement□Equipment\nV /2DDLVCMOS\nOutputV =□3.3□V□or□2.5□VDD\nC = 2 pF\nparasitic□capasitance\n8CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017 www.ti.com\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 3.Test Load Circuit\nFigure 4.Application Load With 50-ΩLine Termination\nFigure 5.Application Load With Series Line Termination\nFigure 6.tDISandtENforDisable Low Figure 7.Output Skew tsk(o)\ntPLHVDD/ 2\nYnVDD/ 2CLKIN\ntPHL\nNote: t sk(p) = | t PLH – tPHL |\ntrYn80 % V OH-VOLCLKIN\ntf20 % V OH-VOLVOH\nVOL\n9CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nwww.ti.com SCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 8.Pulse Skew tsk(p)andPropagation Delay\ntPLH/tPHLFigure 9.Rise/Fall Times tr/tf\nCDCLVC 11121\n1G 2\nGND3CLKIN\n4\n5\n6\n7\n8\n9\n10161718192021222324 Y1\nY2VDD\nVDDY3\nY4\nVDDGNDY0\nY11Y5\nGND\nY6 Y7\nY9VDD Y8\nGND\n11\n12 131415\nGND Y10\nVDDCDCLVC 1106\nCDCLVC 1110CDCLVC 1102\nCDCLVC 1103\nCDCLVC 1104\nCDCLVC 1108Y0\nY1\nY2\nY3\nYnCLKINLV\nCMOS\n1GLV\nCMOS\nLVCMOS\nLVCMOS\nLV\nCMOSLV\nCMOS\n•\n•\n•\n10CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017 www.ti.com\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe CDCLVC11xx family ofdevices isalow-jitter andlow-skew LVCMOS fan-out buffer solution. Forbest signal\nintegrity, itisimportant tomatch thecharacteristic impedance oftheCDCLVC11xx\'s output driver with thatofthe\ntransmission line. Figure 5andFigure 6show theproper configuration perconfiguration forboth VDD=3.3Vand\nVDD=2.5V.TIrecommends placing theseries resistor close tothedriver tominimize signal reflection.\n8.2 Functional Block Diagram\nTable 1.Output Logic Table\nINPUTS OUTPUTS\nCLKIN 1G Yn\nX L L\nL H L\nH H H\n8.3 Feature Description\nThe outputs oftheCDCLVC11xx can bedisabled bydriving theasynchronous output enable pin(1G) low.\nUnused output canbeleftfloating toreduce overall system component cost. Allsupply andground pins must be\nconnected toVDDandGND, respectively.\n8.4 Device Functional Modes\nThe CDCLVC11xx operates from supplies between 2.5Vand3.3V.\n11CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nwww.ti.com SCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe CDCLVC11xx family isalowadditive jitter LVCMOS buffer solution that canoperate upto250 MHz atand\n180 MHz atVDD=2.5V.Low output skew aswell astheability forasynchronous output enable isfeatured to\nsimultaneously enable ordisable buffered clock outputs asnecessary intheapplication.\n9.2 Typical Application\nFigure 10.Example System Configuration\n9.2.1 Design Requirements\nThe CDCLVC11xx shown inFigure 10isconfigured tofanouta100-MHz signal from alocal LVCMOS oscillator.\nThe CPU isconfigured tocontrol theoutput state through 1G.\nThe configuration example isdriving three LVCMOS receivers inabackplane application with thefollowing\nproperties:\n•The CPU clock can accept afullswing DC-coupled LVCMOS signal. Aseries resistor isplaced near the\nCDCLVC11xx toclosely match thecharacteristic impedance ofthetrace tominimize reflections.\n•The FPGA clock issimilarly DC-coupled with anappropriate series resistor placed near theCDCLVC11xx.\n•The PLL inthisexample canaccept alower amplitude signal, soaThevenin\'s equivalent termination isused.\nThe PLL receiver features internal biasing, soACcoupling can beused when common-mode voltage is\nmismatched.\n9.2.2 Detailed Design Procedure\nRefer toFigure 5and theElectrical Characteristics table todetermine theappropriate series resistance needed\nformatching the output impedance ofthe CDCLVC11xx tothat ofthe characteristic impedance ofthe\ntransmission line.\nUnused outputs canbeleftfloating. See thePower Supply Recommendations section forrecommended filtering\ntechniques.\n12CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017 www.ti.com\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments IncorporatedTypical Application (continued)\n9.2.3 Application Curves\nFigure 11.CDCLVC11xx Reference Phase Noise 26fs\n(12kHzto20MHz)Figure 12.CDCLVC11xx Output Phase Noise 86fs\n(12kHzto20MHz)\nThe lowadditive jitter oftheCDCLVC11xx can beshown intheprevious application example. The low-noise\n100-MHz XOwith 26-fs RMS jitter drives theCDCLVC11xx, resulting in86-fs RMS jitter when integrated from 12\nkHz to20MHz. The resultant additive jitter isalow82-fs RMS forthisconfiguration.\n10Power Supply Recommendations\nHigh-performance clock buffers aresensitive tonoise onthepower supply, which candramatically increase the\nadditive jitter ofthebuffer. Thus, itisessential toreduce noise from thesystem power supply, especially when\nthejitter andphase noise iscritical toapplications.\nFilter capacitors are used toeliminate thelow-frequency noise from thepower supply, where thebypass\ncapacitors provide thevery lowimpedance path forhigh-frequency noise and guards thepower supply system\nagainst induced fluctuations. These bypass capacitors also provide instantaneous current surges asrequired by\nthedevice andshould have lowequivalent series resistance (ESR). Toproperly usethebypass capacitors, they\nmust beplaced very close tothepower-supply terminals andlaidoutwith short loops tominimize inductance. TI\nrecommends adding asmany high-frequency (for example, 0.1µF)bypass capacitors, asthere aresupply\nterminals inthepackage. TIrecommends, butdoes notrequire, inserting aferrite bead between theboard power\nsupply andthechip power supply thatisolates thehigh-frequency switching noises generated bytheclock buffer;\nthese beads prevent theswitching noise from leaking into theboard supply. Itisimperative tochoose an\nappropriate ferrite bead with very lowDCresistance toprovide adequate isolation between theboard supply and\nthechip supply, aswell astomaintain avoltage atthesupply terminals thatisgreater than theminimum voltage\nrequired forproper operation.\n13CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nwww.ti.com SCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments IncorporatedFigure 13shows thisrecommended power supply decoupling method.\nFigure 13.Power Supply Decoupling\n10.1 Power Considerations\nThe following power consideration refers tothedevice-consumed power consumption only. The device power\nconsumption isthesum ofstatic power and dynamic power. The dynamic power usage consists oftwo\ncomponents:\n•Power used bythedevice asitswitches states.\n•Power required tocharge anyoutput load.\nThe output load canbecapacitive only orcapacitive andresistive. The following formula andthepower graphs in\nandFigure 1canbeused toobtain thepower consumption ofthedevice:\nPdev=Pstat+n(Pdyn+PCload)\nPstat=VDD×IDD\nPdyn+PCload =seeandFigure 1\nwhere:\nVDD=Supply voltage (or2.5V)\nIDD=Static device current (typical 6mAforVDD=3.3V;typical 3mAforVDD=2.5V)\nn=Number ofswitching output pins\nExample fordevice power consumption forCDCLVC1104: four outputs areswitching, f=120MHz, VDD=3.3V,\nandCload=2pFperoutput:\nPdev=Pstat+n(Pdyn+PCload)=19.8 mW +40mW =59.8 mW\nPstat=VDD×IDD=6mA×3.3V=19.8 mW\nn(Pdyn+PCload)=4×10mW =40mW\nNOTE\nFordimensioning thepower supply, thetotal power consumption must beconsidered. The\ntotal power consumption isthesum ofthedevice power consumption and thepower\nconsumption oftheload.\n14CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nSCAS895B –MAY 2010 –REVISED FEBRUARY 2017 www.ti.com\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nFigure 14shows aconceptual layout detailing recommended placement ofpower supply bypass capacitors. For\ncomponent side mounting, use 0402 body size capacitors tofacilitate signal routing. Keep theconnections\nbetween thebypass capacitors and thepower supply onthedevice asshort aspossible. Ground theother side\nofthecapacitor using alow-impedance connection totheground plane.\n11.2 Layout Example\nFigure 14.PCB Conceptual Layout\n15CDCLVC1102 ,CDCLVC1103 ,CDCLVC1104\nCDCLVC1106 ,CDCLVC1108 ,CDCLVC1110 ,CDCLVC1112\nwww.ti.com SCAS895B –MAY 2010 –REVISED FEBRUARY 2017\nProduct Folder Links: CDCLVC1102 CDCLVC1103 CDCLVC1104 CDCLVC1106 CDCLVC1108 CDCLVC1110\nCDCLVC1112Submit Documentation Feedback Copyright ©2010 –2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nCDCLVC1102 Click here Click here Click here Click here Click here\nCDCLVC1103 Click here Click here Click here Click here Click here\nCDCLVC1104 Click here Click here Click here Click here Click here\nCDCLVC1106 Click here Click here Click here Click here Click here\nCDCLVC1108 Click here Click here Click here Click here Click here\nCDCLVC1110 Click here Click here Click here Click here Click here\nCDCLVC1112 Click here Click here Click here Click here Click here\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCDCLVC1102PW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C2\nCDCLVC1102PWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C2\nCDCLVC1103PW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C3\nCDCLVC1103PWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C3\nCDCLVC1104PW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C4\nCDCLVC1104PWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C4\nCDCLVC1106PW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C6\nCDCLVC1106PWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C6\nCDCLVC1108PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C8\nCDCLVC1108PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9C8\nCDCLVC1110PW ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9CA\nCDCLVC1110PWR ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9CA\nCDCLVC1112PW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9CC\nCDCLVC1112PWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 C9CC\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2RoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nCDCLVC1102PWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nCDCLVC1103PWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nCDCLVC1104PWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nCDCLVC1106PWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nCDCLVC1108PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nCDCLVC1110PWR TSSOP PW202000 330.0 16.46.957.11.68.016.0 Q1\nCDCLVC1112PWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nCDCLVC1102PWR TSSOP PW 82000 356.0 356.0 35.0\nCDCLVC1103PWR TSSOP PW 82000 367.0 367.0 35.0\nCDCLVC1104PWR TSSOP PW 82000 367.0 367.0 35.0\nCDCLVC1106PWR TSSOP PW 142000 367.0 367.0 35.0\nCDCLVC1108PWR TSSOP PW 162000 367.0 367.0 35.0\nCDCLVC1110PWR TSSOP PW 202000 356.0 356.0 35.0\nCDCLVC1112PWR TSSOP PW 242000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nCDCLVC1102PW PW TSSOP 8 150 530 10.2 3600 3.5\nCDCLVC1103PW PW TSSOP 8 150 530 10.2 3600 3.5\nCDCLVC1104PW PW TSSOP 8 150 530 10.2 3600 3.5\nCDCLVC1106PW PW TSSOP 14 90 530 10.2 3600 3.5\nCDCLVC1108PW PW TSSOP 16 90 530 10.2 3600 3.5\nCDCLVC1110PW PW TSSOP 20 70 530 10.2 3600 3.5\nCDCLVC1112PW PW TSSOP 24 60 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n18X 0.65\n2X\n5.85\n20X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 36.66.4\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/20171\n10\n1120\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n10 1120\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n10 1120\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nwww.ti.comPACKAGE OUTLINE\nC\n22X 0.65\n2X\n7.15\n24X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 37.97.7\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/20171\n12\n1324\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n12 1324\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n12 1324\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX6X 0.65\n8X 0.300.192X\n1.95\n0.150.05(0.15) TYP\n0- 80.25\nGAGE PLANE\n0.750.50A\nNOTE 33.1\n2.9\nB\nNOTE 44.5\n4.3\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153, variation AA.\n 18\n0.1 CA B54PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.5)\n8X (0.45)\n6X (0.65)(R )\nTYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n458\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(5.8)6X (0.65)8X (0.45)8X (1.5)\n(R ) TYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: CDCLVC1106PWR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 2.5V or 3.3V
- **Current Ratings**: 
  - Static Device Current (IDD): 
    - 6 mA (typical at 3.3V)
    - 3 mA (typical at 2.5V)
  - Continuous Output Current: ±50 mA
- **Power Consumption**: 
  - Power-down current: 60 µA
  - Power dissipation capacitance per output: 
    - 6 pF (at 3.3V, f=10MHz)
    - 4.5 pF (at 2.5V, f=10MHz)
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - TSSOP (14 pins)
- **Special Features**: 
  - Low pin-to-pin skew (<50 ps)
  - Low additive jitter (<100 fs)
  - Supports asynchronous output enable control
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **CDCLVC1106** is a high-performance, low-skew clock buffer from Texas Instruments, designed to distribute clock signals with minimal jitter and skew. It is part of the CDCLVC11xx family, which includes various fan-out configurations (1:2, 1:3, 1:4, etc.) and is optimized for LVCMOS logic levels. The device can operate at frequencies up to 250 MHz at 3.3V and 180 MHz at 2.5V, making it suitable for high-speed applications.

#### Typical Applications:
The CDCLVC1106 is commonly used in:
- **General-Purpose Communication**: Enhancing signal integrity in communication systems.
- **Industrial Applications**: Providing reliable clock distribution in industrial control systems.
- **Consumer Electronics**: Used in devices requiring precise clock signals for operation.
- **Data Processing**: Ideal for applications that require low jitter and skew in clock signals, such as FPGAs and microcontrollers.

This component is particularly beneficial in systems where timing accuracy is critical, such as in synchronous data transmission and high-speed digital circuits.