 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Sun May 15 17:27:22 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          712
Number of nets:                          2243
Number of cells:                         1513
Number of combinational cells:           1196
Number of sequential cells:               287
Number of macros/black boxes:               0
Number of buf/inv:                        304
Number of references:                      14

Combinational area:              12502.437614
Buf/Inv area:                     1672.090719
Noncombinational area:            7227.291342
Macro/Black Box area:                0.000000
Net Interconnect area:          562942.808594

Total cell area:                 19729.728956
Total area:                     582672.537549

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------
SYS_TOP                           19729.7290    100.0     61.1884     0.0000  0.0000  SYS_TOP
U0_ALU                             6866.0445     34.8   1300.2535   440.0858  0.0000  ALU
U0_ALU/add_43                       231.8099      1.2    231.8099     0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_52                      2479.3069     12.6   2479.3069     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_49                     2151.0076     10.9   1908.6074     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_49/FS_1                 242.4002      1.2    242.4002     0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_46                       263.5808      1.3    263.5808     0.0000  0.0000  ALU_DW01_sub_0
U0_CLK_GATE                          45.8913      0.2      5.8835    40.0078  0.0000  CLK_GATE
U0_ClkDiv                           402.4314      2.0    272.9944   129.4370  0.0000  ClkDiv
U0_RST_SYNC                          51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_0
U0_RegFile                         6543.6287     33.2   2939.3967  3604.2321  0.0000  RegFile
U0_SYS_CTRL                        2025.1007     10.3     20.0039     0.0000  0.0000  SYS_CTRL
U0_SYS_CTRL/U0_CTRL_RX             1668.5606      8.5    830.7502   837.8104  0.0000  CTRL_RX
U0_SYS_CTRL/U0_CTRL_TX              336.5362      1.7    257.6973    78.8389  0.0000  CTRL_TX
U0_UART                            2851.1441     14.5     11.7670     0.0000  0.0000  UART
U0_UART/U0_UART_RX                 1592.0751      8.1      8.2369     0.0000  0.0000  UART_RX
U0_UART/U0_UART_RX/U0_data_sampling
                                    398.9013      2.0    295.3517   103.5496  0.0000  data_sampling
U0_UART/U0_UART_RX/U0_deserializer
                                    317.7090      1.6    110.6098   207.0992  0.0000  deserializer
U0_UART/U0_UART_RX/U0_edge_bit_counter
                                    349.4799      1.8    143.5574   205.9225  0.0000  edge_bit_counter
U0_UART/U0_UART_RX/U0_par_chk       136.4972      0.7    110.6098    25.8874  0.0000  par_chk
U0_UART/U0_UART_RX/U0_stp_chk        37.6544      0.2     11.7670    25.8874  0.0000  stp_chk
U0_UART/U0_UART_RX/U0_strt_chk       37.6544      0.2     11.7670    25.8874  0.0000  strt_chk
U0_UART/U0_UART_RX/U0_uart_fsm      305.9420      1.6    225.9264    80.0156  0.0000  uart_rx_fsm
U0_UART/U0_UART_TX                 1247.3020      6.3     20.0039     0.0000  0.0000  UART_TX
U0_UART/U0_UART_TX/U0_Serializer    509.5111      2.6    204.7458   304.7653  0.0000  Serializer
U0_UART/U0_UART_TX/U0_fsm           214.1594      1.1     98.8428   115.3166  0.0000  uart_tx_fsm
U0_UART/U0_UART_TX/U0_mux            54.1282      0.3     27.0641    27.0641  0.0000  mux
U0_UART/U0_UART_TX/U0_parity_calc   449.4994      2.3    205.9225   243.5769  0.0000  parity_calc
U0_ref_sync                         418.9052      2.1    101.1962   317.7090  0.0000  data_sync_0
U1_RST_SYNC                          51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_1
U1_uart_sync                        411.8450      2.1    101.1962   310.6488  0.0000  data_sync_1
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------
Total                                                  12502.4376  7227.2913  0.0000

1
