# VLSI_Final_Project
VLSI final project - 5 stage pipelined CPU with Cache Memory, AXI Lite Bus
