// Seed: 1018460743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  wor  id_2
);
  assign id_1 = id_2;
  wire id_4;
  id_5 :
  assert property (@(posedge id_5) 1 == id_2)
  else $display(id_5, id_2, id_2 == 1, 1, id_2);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  supply1 id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  assign id_8 = id_2 - id_8;
endmodule
