Drill report for clock divider.kicad_pcb
Created on 2025-07-03T21:31:51+0200

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'clock divider-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (2 holes)
    T2  0.800mm  0.0315"  (42 holes)
    T3  1.000mm  0.0394"  (64 holes)

    Total plated holes count 108


Drill file 'clock divider-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
