
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f34  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800a204  0800a204  0000b204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a2b8  0800a2b8  0000b2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a2c0  0800a2c0  0000b2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a2c4  0800a2c4  0000b2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000080  24000000  0800a2c8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000458  24000080  0800a348  0000c080  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240004d8  0800a348  0000c4d8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015346  00000000  00000000  0000c0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000028be  00000000  00000000  000213f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001060  00000000  00000000  00023cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c68  00000000  00000000  00024d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00035095  00000000  00000000  00025980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015d5a  00000000  00000000  0005aa15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015b27f  00000000  00000000  0007076f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cb9ee  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a4c  00000000  00000000  001cba34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005b  00000000  00000000  001d0480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000080 	.word	0x24000080
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a1ec 	.word	0x0800a1ec

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000084 	.word	0x24000084
 800030c:	0800a1ec 	.word	0x0800a1ec

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b08a      	sub	sp, #40	@ 0x28
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	2224      	movs	r2, #36	@ 0x24
 80003ba:	2100      	movs	r1, #0
 80003bc:	4618      	mov	r0, r3
 80003be:	f009 fa97 	bl	80098f0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80003c2:	4b3e      	ldr	r3, [pc, #248]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003c4:	4a3e      	ldr	r2, [pc, #248]	@ (80004c0 <MX_ADC3_Init+0x110>)
 80003c6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003c8:	4b3c      	ldr	r3, [pc, #240]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80003ce:	4b3b      	ldr	r3, [pc, #236]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d0:	2208      	movs	r2, #8
 80003d2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80003d4:	4b39      	ldr	r3, [pc, #228]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003da:	4b38      	ldr	r3, [pc, #224]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003dc:	2201      	movs	r2, #1
 80003de:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003e0:	4b36      	ldr	r3, [pc, #216]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e2:	2208      	movs	r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80003e6:	4b35      	ldr	r3, [pc, #212]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80003ec:	4b33      	ldr	r3, [pc, #204]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ee:	2201      	movs	r2, #1
 80003f0:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 80003f2:	4b32      	ldr	r3, [pc, #200]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003f4:	2203      	movs	r2, #3
 80003f6:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80003f8:	4b30      	ldr	r3, [pc, #192]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000400:	4b2e      	ldr	r3, [pc, #184]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000402:	2200      	movs	r2, #0
 8000404:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000406:	4b2d      	ldr	r3, [pc, #180]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000408:	2200      	movs	r2, #0
 800040a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800040c:	4b2b      	ldr	r3, [pc, #172]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800040e:	2201      	movs	r2, #1
 8000410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000414:	4b29      	ldr	r3, [pc, #164]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000416:	2200      	movs	r2, #0
 8000418:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800041a:	4b28      	ldr	r3, [pc, #160]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800041c:	2203      	movs	r2, #3
 800041e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000420:	4b26      	ldr	r3, [pc, #152]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000422:	2200      	movs	r2, #0
 8000424:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000428:	2200      	movs	r2, #0
 800042a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800042c:	4b23      	ldr	r3, [pc, #140]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800042e:	2200      	movs	r2, #0
 8000430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000434:	4b21      	ldr	r3, [pc, #132]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000436:	2200      	movs	r2, #0
 8000438:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800043a:	4820      	ldr	r0, [pc, #128]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800043c:	f001 fa9e 	bl	800197c <HAL_ADC_Init>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8000446:	f000 fd89 	bl	8000f5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800044a:	2301      	movs	r3, #1
 800044c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044e:	2306      	movs	r3, #6
 8000450:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 8000452:	2305      	movs	r3, #5
 8000454:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000456:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800045a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800045c:	2304      	movs	r3, #4
 800045e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8000464:	2300      	movs	r3, #0
 8000466:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	4619      	mov	r1, r3
 800046c:	4813      	ldr	r0, [pc, #76]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800046e:	f001 fedb 	bl	8002228 <HAL_ADC_ConfigChannel>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000478:	f000 fd70 	bl	8000f5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800047c:	4b11      	ldr	r3, [pc, #68]	@ (80004c4 <MX_ADC3_Init+0x114>)
 800047e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000480:	230c      	movs	r3, #12
 8000482:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	4619      	mov	r1, r3
 8000488:	480c      	ldr	r0, [pc, #48]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800048a:	f001 fecd 	bl	8002228 <HAL_ADC_ConfigChannel>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8000494:	f000 fd62 	bl	8000f5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000498:	4b0b      	ldr	r3, [pc, #44]	@ (80004c8 <MX_ADC3_Init+0x118>)
 800049a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800049c:	2312      	movs	r3, #18
 800049e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	4619      	mov	r1, r3
 80004a4:	4805      	ldr	r0, [pc, #20]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80004a6:	f001 febf 	bl	8002228 <HAL_ADC_ConfigChannel>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 80004b0:	f000 fd54 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80004b4:	bf00      	nop
 80004b6:	3728      	adds	r7, #40	@ 0x28
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	2400009c 	.word	0x2400009c
 80004c0:	58026000 	.word	0x58026000
 80004c4:	19200040 	.word	0x19200040
 80004c8:	1d500080 	.word	0x1d500080

080004cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b0ba      	sub	sp, #232	@ 0xe8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	22b8      	movs	r2, #184	@ 0xb8
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f009 f9ff 	bl	80098f0 <memset>
  if(adcHandle->Instance==ADC3)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a53      	ldr	r2, [pc, #332]	@ (8000644 <HAL_ADC_MspInit+0x178>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	f040 809e 	bne.w	800063a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004fe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800050a:	2304      	movs	r3, #4
 800050c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800050e:	230c      	movs	r3, #12
 8000510:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000512:	2302      	movs	r3, #2
 8000514:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800051e:	23c0      	movs	r3, #192	@ 0xc0
 8000520:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000522:	2300      	movs	r3, #0
 8000524:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8000526:	2300      	movs	r3, #0
 8000528:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800052a:	2300      	movs	r3, #0
 800052c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000530:	f107 0318 	add.w	r3, r7, #24
 8000534:	4618      	mov	r0, r3
 8000536:	f006 fdd3 	bl	80070e0 <HAL_RCCEx_PeriphCLKConfig>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000540:	f000 fd0c 	bl	8000f5c <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000544:	4b40      	ldr	r3, [pc, #256]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800054a:	4a3f      	ldr	r2, [pc, #252]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800054c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000550:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000554:	4b3c      	ldr	r3, [pc, #240]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800055a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800055e:	617b      	str	r3, [r7, #20]
 8000560:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000562:	4b39      	ldr	r3, [pc, #228]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000568:	4a37      	ldr	r2, [pc, #220]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000572:	4b35      	ldr	r3, [pc, #212]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000578:	f003 0320 	and.w	r3, r3, #32
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000580:	4b31      	ldr	r3, [pc, #196]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000586:	4a30      	ldr	r2, [pc, #192]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000590:	4b2d      	ldr	r3, [pc, #180]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800059e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a6:	2303      	movs	r3, #3
 80005a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80005b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80005b6:	4619      	mov	r1, r3
 80005b8:	4824      	ldr	r0, [pc, #144]	@ (800064c <HAL_ADC_MspInit+0x180>)
 80005ba:	f005 fc5f 	bl	8005e7c <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80005be:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 80005c2:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80005c6:	f000 ff01 	bl	80013cc <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 80005ca:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005cc:	4a21      	ldr	r2, [pc, #132]	@ (8000654 <HAL_ADC_MspInit+0x188>)
 80005ce:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80005d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d2:	2273      	movs	r2, #115	@ 0x73
 80005d4:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80005dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80005e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005e8:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005ea:	4b19      	ldr	r3, [pc, #100]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005f0:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005f2:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005f8:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80005fa:	4b15      	ldr	r3, [pc, #84]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000600:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000602:	4b13      	ldr	r3, [pc, #76]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000604:	2200      	movs	r2, #0
 8000606:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 800060a:	2200      	movs	r2, #0
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800060e:	4810      	ldr	r0, [pc, #64]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000610:	f002 fd86 	bl	8003120 <HAL_DMA_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800061a:	f000 fc9f 	bl	8000f5c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000622:	659a      	str	r2, [r3, #88]	@ 0x58
 8000624:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 800062a:	2200      	movs	r2, #0
 800062c:	2100      	movs	r1, #0
 800062e:	207f      	movs	r0, #127	@ 0x7f
 8000630:	f002 fcc9 	bl	8002fc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000634:	207f      	movs	r0, #127	@ 0x7f
 8000636:	f002 fce0 	bl	8002ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800063a:	bf00      	nop
 800063c:	37e8      	adds	r7, #232	@ 0xe8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	58026000 	.word	0x58026000
 8000648:	58024400 	.word	0x58024400
 800064c:	58021400 	.word	0x58021400
 8000650:	2400010c 	.word	0x2400010c
 8000654:	40020010 	.word	0x40020010

08000658 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000660:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000664:	4a0b      	ldr	r2, [pc, #44]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000666:	f043 0301 	orr.w	r3, r3, #1
 800066a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000674:	f003 0301 	and.w	r3, r3, #1
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	200b      	movs	r0, #11
 8000682:	f002 fca0 	bl	8002fc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000686:	200b      	movs	r0, #11
 8000688:	f002 fcb7 	bl	8002ffa <HAL_NVIC_EnableIRQ>

}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	58024400 	.word	0x58024400

08000698 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800069c:	4b2e      	ldr	r3, [pc, #184]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800069e:	4a2f      	ldr	r2, [pc, #188]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006a0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 80006a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006aa:	2204      	movs	r2, #4
 80006ac:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006b4:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006ba:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 80006c0:	4b25      	ldr	r3, [pc, #148]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c2:	220c      	movs	r2, #12
 80006c4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80006c6:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c8:	2202      	movs	r2, #2
 80006ca:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ce:	220d      	movs	r2, #13
 80006d0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80006d2:	4b21      	ldr	r3, [pc, #132]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006d4:	2202      	movs	r2, #2
 80006d6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006da:	220c      	movs	r2, #12
 80006dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80006de:	4b1e      	ldr	r3, [pc, #120]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80006e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e6:	220d      	movs	r2, #13
 80006e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ec:	2202      	movs	r2, #2
 80006ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80006f0:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80006f6:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006fc:	4b16      	ldr	r3, [pc, #88]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000704:	2203      	movs	r2, #3
 8000706:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800070a:	2204      	movs	r2, #4
 800070c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 800070e:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000710:	2203      	movs	r2, #3
 8000712:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000714:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000716:	2204      	movs	r2, #4
 8000718:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800071c:	2203      	movs	r2, #3
 800071e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000722:	2204      	movs	r2, #4
 8000724:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000728:	2203      	movs	r2, #3
 800072a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800072e:	2203      	movs	r2, #3
 8000730:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000734:	2203      	movs	r2, #3
 8000736:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800073a:	2200      	movs	r2, #0
 800073c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000740:	2204      	movs	r2, #4
 8000742:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000746:	f004 f9a9 	bl	8004a9c <HAL_FDCAN_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000750:	f000 fc04 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	24000184 	.word	0x24000184
 800075c:	4000a000 	.word	0x4000a000

08000760 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000764:	4b2f      	ldr	r3, [pc, #188]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000766:	4a30      	ldr	r2, [pc, #192]	@ (8000828 <MX_FDCAN2_Init+0xc8>)
 8000768:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800076a:	4b2e      	ldr	r3, [pc, #184]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000770:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000776:	4b2b      	ldr	r3, [pc, #172]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000778:	2201      	movs	r2, #1
 800077a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800077c:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000782:	4b28      	ldr	r3, [pc, #160]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 8000788:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 800078e:	4b25      	ldr	r3, [pc, #148]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000790:	2202      	movs	r2, #2
 8000792:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000794:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000796:	220d      	movs	r2, #13
 8000798:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800079a:	4b22      	ldr	r3, [pc, #136]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800079c:	2202      	movs	r2, #2
 800079e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 80007a0:	4b20      	ldr	r3, [pc, #128]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007a2:	220c      	movs	r2, #12
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80007a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80007ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ae:	220d      	movs	r2, #13
 80007b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 80007b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007b4:	2202      	movs	r2, #2
 80007b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 80007b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ba:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80007be:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80007c0:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80007c6:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 80007cc:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ce:	2203      	movs	r2, #3
 80007d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007da:	2203      	movs	r2, #3
 80007dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007e0:	2204      	movs	r2, #4
 80007e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007e6:	2203      	movs	r2, #3
 80007e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ec:	2204      	movs	r2, #4
 80007ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007f2:	2203      	movs	r2, #3
 80007f4:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007f8:	2203      	movs	r2, #3
 80007fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007fe:	2203      	movs	r2, #3
 8000800:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000804:	2200      	movs	r2, #0
 8000806:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800080a:	2204      	movs	r2, #4
 800080c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000810:	f004 f944 	bl	8004a9c <HAL_FDCAN_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800081a:	f000 fb9f 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000224 	.word	0x24000224
 8000828:	4000a400 	.word	0x4000a400

0800082c <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b0ba      	sub	sp, #232	@ 0xe8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000844:	f107 0318 	add.w	r3, r7, #24
 8000848:	22b8      	movs	r2, #184	@ 0xb8
 800084a:	2100      	movs	r1, #0
 800084c:	4618      	mov	r0, r3
 800084e:	f009 f84f 	bl	80098f0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a73      	ldr	r2, [pc, #460]	@ (8000a24 <HAL_FDCAN_MspInit+0x1f8>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d16d      	bne.n	8000938 <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800085c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000860:	f04f 0300 	mov.w	r3, #0
 8000864:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000868:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800086c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000870:	f107 0318 	add.w	r3, r7, #24
 8000874:	4618      	mov	r0, r3
 8000876:	f006 fc33 	bl	80070e0 <HAL_RCCEx_PeriphCLKConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000880:	f000 fb6c 	bl	8000f5c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000884:	4b68      	ldr	r3, [pc, #416]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a67      	ldr	r2, [pc, #412]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 800088c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800088e:	4b66      	ldr	r3, [pc, #408]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b01      	cmp	r3, #1
 8000894:	d10e      	bne.n	80008b4 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000896:	4b65      	ldr	r3, [pc, #404]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 8000898:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800089c:	4a63      	ldr	r2, [pc, #396]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800089e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008a2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008a6:	4b61      	ldr	r3, [pc, #388]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008a8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b4:	4b5d      	ldr	r3, [pc, #372]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ba:	4a5c      	ldr	r2, [pc, #368]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c4:	4b59      	ldr	r3, [pc, #356]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ca:	f003 0308 	and.w	r3, r3, #8
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008d2:	2301      	movs	r3, #1
 80008d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d8:	2302      	movs	r3, #2
 80008da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008de:	2301      	movs	r3, #1
 80008e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008ea:	2309      	movs	r3, #9
 80008ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008f4:	4619      	mov	r1, r3
 80008f6:	484e      	ldr	r0, [pc, #312]	@ (8000a30 <HAL_FDCAN_MspInit+0x204>)
 80008f8:	f005 fac0 	bl	8005e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008fc:	2302      	movs	r3, #2
 80008fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000914:	2309      	movs	r3, #9
 8000916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800091a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800091e:	4619      	mov	r1, r3
 8000920:	4843      	ldr	r0, [pc, #268]	@ (8000a30 <HAL_FDCAN_MspInit+0x204>)
 8000922:	f005 faab 	bl	8005e7c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	2100      	movs	r1, #0
 800092a:	2013      	movs	r0, #19
 800092c:	f002 fb4b 	bl	8002fc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000930:	2013      	movs	r0, #19
 8000932:	f002 fb62 	bl	8002ffa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000936:	e071      	b.n	8000a1c <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a34 <HAL_FDCAN_MspInit+0x208>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d16c      	bne.n	8000a1c <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000942:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000946:	f04f 0300 	mov.w	r3, #0
 800094a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800094e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000952:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000956:	f107 0318 	add.w	r3, r7, #24
 800095a:	4618      	mov	r0, r3
 800095c:	f006 fbc0 	bl	80070e0 <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 8000966:	f000 faf9 	bl	8000f5c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800096a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3301      	adds	r3, #1
 8000970:	4a2d      	ldr	r2, [pc, #180]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000972:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000974:	4b2c      	ldr	r3, [pc, #176]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d10e      	bne.n	800099a <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800097c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800097e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000982:	4a2a      	ldr	r2, [pc, #168]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 8000984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000988:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800098c:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800098e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	4b24      	ldr	r3, [pc, #144]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	4a22      	ldr	r2, [pc, #136]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80009a2:	f043 0302 	orr.w	r3, r3, #2
 80009a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009aa:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80009ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009b8:	2320      	movs	r3, #32
 80009ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2300      	movs	r3, #0
 80009cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009d0:	2309      	movs	r3, #9
 80009d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009da:	4619      	mov	r1, r3
 80009dc:	4816      	ldr	r0, [pc, #88]	@ (8000a38 <HAL_FDCAN_MspInit+0x20c>)
 80009de:	f005 fa4d 	bl	8005e7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009e2:	2340      	movs	r3, #64	@ 0x40
 80009e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e8:	2302      	movs	r3, #2
 80009ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009fa:	2309      	movs	r3, #9
 80009fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a00:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a04:	4619      	mov	r1, r3
 8000a06:	480c      	ldr	r0, [pc, #48]	@ (8000a38 <HAL_FDCAN_MspInit+0x20c>)
 8000a08:	f005 fa38 	bl	8005e7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2100      	movs	r1, #0
 8000a10:	2014      	movs	r0, #20
 8000a12:	f002 fad8 	bl	8002fc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000a16:	2014      	movs	r0, #20
 8000a18:	f002 faef 	bl	8002ffa <HAL_NVIC_EnableIRQ>
}
 8000a1c:	bf00      	nop
 8000a1e:	37e8      	adds	r7, #232	@ 0xe8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	4000a000 	.word	0x4000a000
 8000a28:	240002c4 	.word	0x240002c4
 8000a2c:	58024400 	.word	0x58024400
 8000a30:	58020c00 	.word	0x58020c00
 8000a34:	4000a400 	.word	0x4000a400
 8000a38:	58020400 	.word	0x58020400

08000a3c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b087      	sub	sp, #28
 8000a40:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a42:	4b28      	ldr	r3, [pc, #160]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a48:	4a26      	ldr	r2, [pc, #152]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a4a:	f043 0320 	orr.w	r3, r3, #32
 8000a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a52:	4b24      	ldr	r3, [pc, #144]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a58:	f003 0320 	and.w	r3, r3, #32
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a60:	4b20      	ldr	r3, [pc, #128]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a66:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a70:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a7a:	613b      	str	r3, [r7, #16]
 8000a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a84:	4a17      	ldr	r2, [pc, #92]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a86:	f043 0304 	orr.w	r3, r3, #4
 8000a8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a94:	f003 0304 	and.w	r3, r3, #4
 8000a98:	60fb      	str	r3, [r7, #12]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa2:	4a10      	ldr	r2, [pc, #64]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000aa4:	f043 0308 	orr.w	r3, r3, #8
 8000aa8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aac:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab2:	f003 0308 	and.w	r3, r3, #8
 8000ab6:	60bb      	str	r3, [r7, #8]
 8000ab8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac0:	4a08      	ldr	r2, [pc, #32]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000ac2:	f043 0302 	orr.w	r3, r3, #2
 8000ac6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aca:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <MX_GPIO_Init+0xa8>)
 8000acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad0:	f003 0302 	and.w	r3, r3, #2
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]

}
 8000ad8:	bf00      	nop
 8000ada:	371c      	adds	r7, #28
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	58024400 	.word	0x58024400

08000ae8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000af0:	4b23      	ldr	r3, [pc, #140]	@ (8000b80 <HAL_ADC_ConvCpltCallback+0x98>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	ee07 3a90 	vmov	s15, r3
 8000af8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000afc:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000b70 <HAL_ADC_ConvCpltCallback+0x88>
 8000b00:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b04:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x90>
 8000b08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b0c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b10:	4b1c      	ldr	r3, [pc, #112]	@ (8000b84 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b12:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000b16:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b18:	885b      	ldrh	r3, [r3, #2]
 8000b1a:	ee07 3a90 	vmov	s15, r3
 8000b1e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b22:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000b70 <HAL_ADC_ConvCpltCallback+0x88>
 8000b26:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b2a:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x90>
 8000b2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b32:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b36:	4b13      	ldr	r3, [pc, #76]	@ (8000b84 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b38:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000b3c:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b3e:	889b      	ldrh	r3, [r3, #4]
 8000b40:	ee07 3a90 	vmov	s15, r3
 8000b44:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b48:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000b70 <HAL_ADC_ConvCpltCallback+0x88>
 8000b4c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b50:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x90>
 8000b54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b58:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b5c:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b5e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	00000000 	.word	0x00000000
 8000b74:	40affe00 	.word	0x40affe00
 8000b78:	66666666 	.word	0x66666666
 8000b7c:	400a6666 	.word	0x400a6666
 8000b80:	240002c8 	.word	0x240002c8
 8000b84:	240002d0 	.word	0x240002d0

08000b88 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
	debug1_cb++;
 8000b92:	4b0e      	ldr	r3, [pc, #56]	@ (8000bcc <HAL_FDCAN_RxFifo0Callback+0x44>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	3301      	adds	r3, #1
 8000b98:	4a0c      	ldr	r2, [pc, #48]	@ (8000bcc <HAL_FDCAN_RxFifo0Callback+0x44>)
 8000b9a:	6013      	str	r3, [r2, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d00e      	beq.n	8000bc4 <HAL_FDCAN_RxFifo0Callback+0x3c>
  {
    /* Retreive Rx messages from RX FIFO0 */
	if (hfdcan == &hfdcan1) {
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a09      	ldr	r2, [pc, #36]	@ (8000bd0 <HAL_FDCAN_RxFifo0Callback+0x48>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d10a      	bne.n	8000bc4 <HAL_FDCAN_RxFifo0Callback+0x3c>
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK) {
 8000bae:	4b09      	ldr	r3, [pc, #36]	@ (8000bd4 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8000bb0:	4a09      	ldr	r2, [pc, #36]	@ (8000bd8 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8000bb2:	2140      	movs	r1, #64	@ 0x40
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f004 fa79 	bl	80050ac <HAL_FDCAN_GetRxMessage>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <HAL_FDCAN_RxFifo0Callback+0x3c>
		/* Reception Error */
			Error_Handler();
 8000bc0:	f000 f9cc 	bl	8000f5c <Error_Handler>
		}
	}
  }
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	240002e0 	.word	0x240002e0
 8000bd0:	24000184 	.word	0x24000184
 8000bd4:	24000008 	.word	0x24000008
 8000bd8:	2400030c 	.word	0x2400030c

08000bdc <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
	debug2_cb++;
 8000be6:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	3301      	adds	r3, #1
 8000bec:	4a14      	ldr	r2, [pc, #80]	@ (8000c40 <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000bee:	6013      	str	r3, [r2, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	f003 0310 	and.w	r3, r3, #16
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d01e      	beq.n	8000c38 <HAL_FDCAN_RxFifo1Callback+0x5c>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK) {
 8000bfa:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <HAL_FDCAN_RxFifo1Callback+0x68>)
 8000bfc:	4a12      	ldr	r2, [pc, #72]	@ (8000c48 <HAL_FDCAN_RxFifo1Callback+0x6c>)
 8000bfe:	2141      	movs	r1, #65	@ 0x41
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	f004 fa53 	bl	80050ac <HAL_FDCAN_GetRxMessage>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <HAL_FDCAN_RxFifo1Callback+0x34>
    /* Reception Error */
    	Error_Handler();
 8000c0c:	f000 f9a6 	bl	8000f5c <Error_Handler>
    }

	sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 8000c10:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	490d      	ldr	r1, [pc, #52]	@ (8000c4c <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c18:	600a      	str	r2, [r1, #0]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	490c      	ldr	r1, [pc, #48]	@ (8000c50 <HAL_FDCAN_RxFifo1Callback+0x74>)
 8000c1e:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c20:	f008 fe44 	bl	80098ac <siprintf>
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2)!= HAL_OK) {
 8000c24:	4a0b      	ldr	r2, [pc, #44]	@ (8000c54 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c26:	490c      	ldr	r1, [pc, #48]	@ (8000c58 <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8000c28:	480c      	ldr	r0, [pc, #48]	@ (8000c5c <HAL_FDCAN_RxFifo1Callback+0x80>)
 8000c2a:	f004 f9e3 	bl	8004ff4 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <HAL_FDCAN_RxFifo1Callback+0x5c>
		Error_Handler();
 8000c34:	f000 f992 	bl	8000f5c <Error_Handler>
	}
  }
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	240002e4 	.word	0x240002e4
 8000c44:	24000018 	.word	0x24000018
 8000c48:	24000358 	.word	0x24000358
 8000c4c:	240002dc 	.word	0x240002dc
 8000c50:	0800a204 	.word	0x0800a204
 8000c54:	24000010 	.word	0x24000010
 8000c58:	24000334 	.word	0x24000334
 8000c5c:	24000224 	.word	0x24000224

08000c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b092      	sub	sp, #72	@ 0x48
 8000c64:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c66:	f000 f94d 	bl	8000f04 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6a:	f000 faf9 	bl	8001260 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6e:	f000 f8db 	bl	8000e28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c72:	f7ff fee3 	bl	8000a3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c76:	f7ff fcef 	bl	8000658 <MX_DMA_Init>
  MX_ADC3_Init();
 8000c7a:	f7ff fb99 	bl	80003b0 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8000c7e:	f7ff fd0b 	bl	8000698 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000c82:	f7ff fd6d 	bl	8000760 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8000c86:	f107 0320 	add.w	r3, r7, #32
 8000c8a:	2220      	movs	r2, #32
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f008 fe2e 	bl	80098f0 <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8000c94:	2300      	movs	r3, #0
 8000c96:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8000ca8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cac:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 8000cb2:	f107 0320 	add.w	r3, r7, #32
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4854      	ldr	r0, [pc, #336]	@ (8000e0c <main+0x1ac>)
 8000cba:	f004 f8cd 	bl	8004e58 <HAL_FDCAN_ConfigFilter>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <main+0x68>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000cc4:	f000 f94a 	bl	8000f5c <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 8000cc8:	463b      	mov	r3, r7
 8000cca:	2220      	movs	r2, #32
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f008 fe0e 	bl	80098f0 <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 8000ce8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cec:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4846      	ldr	r0, [pc, #280]	@ (8000e10 <main+0x1b0>)
 8000cf8:	f004 f8ae 	bl	8004e58 <HAL_FDCAN_ConfigFilter>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <main+0xa6>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000d02:	f000 f92b 	bl	8000f5c <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 8000d06:	2300      	movs	r3, #0
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	2202      	movs	r2, #2
 8000d0e:	2101      	movs	r1, #1
 8000d10:	483f      	ldr	r0, [pc, #252]	@ (8000e10 <main+0x1b0>)
 8000d12:	f004 f917 	bl	8004f44 <HAL_FDCAN_ConfigGlobalFilter>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <main+0xc0>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 8000d1c:	f000 f91e 	bl	8000f5c <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 8000d20:	483a      	ldr	r0, [pc, #232]	@ (8000e0c <main+0x1ac>)
 8000d22:	f004 f93c 	bl	8004f9e <HAL_FDCAN_Start>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <main+0xd0>
	  Error_Handler();
 8000d2c:	f000 f916 	bl	8000f5c <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 8000d30:	4837      	ldr	r0, [pc, #220]	@ (8000e10 <main+0x1b0>)
 8000d32:	f004 f934 	bl	8004f9e <HAL_FDCAN_Start>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <main+0xe0>
	  Error_Handler();
 8000d3c:	f000 f90e 	bl	8000f5c <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000d40:	2200      	movs	r2, #0
 8000d42:	2101      	movs	r1, #1
 8000d44:	4831      	ldr	r0, [pc, #196]	@ (8000e0c <main+0x1ac>)
 8000d46:	f004 fb1d 	bl	8005384 <HAL_FDCAN_ActivateNotification>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <main+0xf4>
	  /* Notification Error */
	  Error_Handler();
 8000d50:	f000 f904 	bl	8000f5c <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000d54:	2200      	movs	r2, #0
 8000d56:	2110      	movs	r1, #16
 8000d58:	482d      	ldr	r0, [pc, #180]	@ (8000e10 <main+0x1b0>)
 8000d5a:	f004 fb13 	bl	8005384 <HAL_FDCAN_ActivateNotification>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <main+0x108>
  {
	  /* Notification Error */
	  Error_Handler();
 8000d64:	f000 f8fa 	bl	8000f5c <Error_Handler>
  }

  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x11;
 8000d68:	4b2a      	ldr	r3, [pc, #168]	@ (8000e14 <main+0x1b4>)
 8000d6a:	2211      	movs	r2, #17
 8000d6c:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 8000d6e:	4b29      	ldr	r3, [pc, #164]	@ (8000e14 <main+0x1b4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000d74:	4b27      	ldr	r3, [pc, #156]	@ (8000e14 <main+0x1b4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_8;
 8000d7a:	4b26      	ldr	r3, [pc, #152]	@ (8000e14 <main+0x1b4>)
 8000d7c:	2208      	movs	r2, #8
 8000d7e:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d80:	4b24      	ldr	r3, [pc, #144]	@ (8000e14 <main+0x1b4>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000d86:	4b23      	ldr	r3, [pc, #140]	@ (8000e14 <main+0x1b4>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_CLASSIC_CAN;
 8000d8c:	4b21      	ldr	r3, [pc, #132]	@ (8000e14 <main+0x1b4>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000d92:	4b20      	ldr	r3, [pc, #128]	@ (8000e14 <main+0x1b4>)
 8000d94:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000d98:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 8000d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000e14 <main+0x1b4>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	621a      	str	r2, [r3, #32]

  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x22;
 8000da0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e18 <main+0x1b8>)
 8000da2:	2222      	movs	r2, #34	@ 0x22
 8000da4:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 8000da6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e18 <main+0x1b8>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 8000dac:	4b1a      	ldr	r3, [pc, #104]	@ (8000e18 <main+0x1b8>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_8;
 8000db2:	4b19      	ldr	r3, [pc, #100]	@ (8000e18 <main+0x1b8>)
 8000db4:	2208      	movs	r2, #8
 8000db6:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000db8:	4b17      	ldr	r3, [pc, #92]	@ (8000e18 <main+0x1b8>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 8000dbe:	4b16      	ldr	r3, [pc, #88]	@ (8000e18 <main+0x1b8>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_CLASSIC_CAN;
 8000dc4:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <main+0x1b8>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000dca:	4b13      	ldr	r3, [pc, #76]	@ (8000e18 <main+0x1b8>)
 8000dcc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000dd0:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 8000dd2:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <main+0x1b8>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	621a      	str	r2, [r3, #32]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK) {
 8000dd8:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <main+0x1bc>)
 8000dda:	490e      	ldr	r1, [pc, #56]	@ (8000e14 <main+0x1b4>)
 8000ddc:	480b      	ldr	r0, [pc, #44]	@ (8000e0c <main+0x1ac>)
 8000dde:	f004 f909 	bl	8004ff4 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <main+0x18c>
		  Error_Handler();
 8000de8:	f000 f8b8 	bl	8000f5c <Error_Handler>
	  }
	  HAL_Delay (1000);
 8000dec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000df0:	f000 fac8 	bl	8001384 <HAL_Delay>
	  ecr1 = hfdcan1.Instance->ECR;
 8000df4:	4b05      	ldr	r3, [pc, #20]	@ (8000e0c <main+0x1ac>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfa:	4a09      	ldr	r2, [pc, #36]	@ (8000e20 <main+0x1c0>)
 8000dfc:	6013      	str	r3, [r2, #0]
	  txErrorCnt = ecr1 & 0xFF;
 8000dfe:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <main+0x1c0>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	4b07      	ldr	r3, [pc, #28]	@ (8000e24 <main+0x1c4>)
 8000e06:	701a      	strb	r2, [r3, #0]
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK) {
 8000e08:	e7e6      	b.n	8000dd8 <main+0x178>
 8000e0a:	bf00      	nop
 8000e0c:	24000184 	.word	0x24000184
 8000e10:	24000224 	.word	0x24000224
 8000e14:	240002e8 	.word	0x240002e8
 8000e18:	24000334 	.word	0x24000334
 8000e1c:	24000000 	.word	0x24000000
 8000e20:	24000384 	.word	0x24000384
 8000e24:	24000380 	.word	0x24000380

08000e28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b09c      	sub	sp, #112	@ 0x70
 8000e2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e32:	224c      	movs	r2, #76	@ 0x4c
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f008 fd5a 	bl	80098f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	2220      	movs	r2, #32
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f008 fd54 	bl	80098f0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e48:	2002      	movs	r0, #2
 8000e4a:	f005 f9bf 	bl	80061cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e4e:	2300      	movs	r3, #0
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	4b2b      	ldr	r3, [pc, #172]	@ (8000f00 <SystemClock_Config+0xd8>)
 8000e54:	699b      	ldr	r3, [r3, #24]
 8000e56:	4a2a      	ldr	r2, [pc, #168]	@ (8000f00 <SystemClock_Config+0xd8>)
 8000e58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e5c:	6193      	str	r3, [r2, #24]
 8000e5e:	4b28      	ldr	r3, [pc, #160]	@ (8000f00 <SystemClock_Config+0xd8>)
 8000e60:	699b      	ldr	r3, [r3, #24]
 8000e62:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e6a:	bf00      	nop
 8000e6c:	4b24      	ldr	r3, [pc, #144]	@ (8000f00 <SystemClock_Config+0xd8>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e78:	d1f8      	bne.n	8000e6c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000e82:	2340      	movs	r3, #64	@ 0x40
 8000e84:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e86:	2302      	movs	r3, #2
 8000e88:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e8e:	2304      	movs	r3, #4
 8000e90:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000e92:	230c      	movs	r3, #12
 8000e94:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000e96:	2301      	movs	r3, #1
 8000e98:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ea2:	230c      	movs	r3, #12
 8000ea4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f005 f9c4 	bl	8006240 <HAL_RCC_OscConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ebe:	f000 f84d 	bl	8000f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec2:	233f      	movs	r3, #63	@ 0x3f
 8000ec4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ed2:	2340      	movs	r3, #64	@ 0x40
 8000ed4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ed6:	2340      	movs	r3, #64	@ 0x40
 8000ed8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000eda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ede:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ee0:	2340      	movs	r3, #64	@ 0x40
 8000ee2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2102      	movs	r1, #2
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f005 fd83 	bl	80069f4 <HAL_RCC_ClockConfig>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000ef4:	f000 f832 	bl	8000f5c <Error_Handler>
  }
}
 8000ef8:	bf00      	nop
 8000efa:	3770      	adds	r7, #112	@ 0x70
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	58024800 	.word	0x58024800

08000f04 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f16:	f002 f88b 	bl	8003030 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f26:	231f      	movs	r3, #31
 8000f28:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f2a:	2387      	movs	r3, #135	@ 0x87
 8000f2c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f32:	2300      	movs	r3, #0
 8000f34:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f36:	2301      	movs	r3, #1
 8000f38:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f42:	2300      	movs	r3, #0
 8000f44:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f46:	463b      	mov	r3, r7
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f002 f8a9 	bl	80030a0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f4e:	2004      	movs	r0, #4
 8000f50:	f002 f886 	bl	8003060 <HAL_MPU_Enable>

}
 8000f54:	bf00      	nop
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
}
 8000f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <Error_Handler+0x8>

08000f68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <HAL_MspInit+0x30>)
 8000f70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f74:	4a08      	ldr	r2, [pc, #32]	@ (8000f98 <HAL_MspInit+0x30>)
 8000f76:	f043 0302 	orr.w	r3, r3, #2
 8000f7a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <HAL_MspInit+0x30>)
 8000f80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	58024400 	.word	0x58024400

08000f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <NMI_Handler+0x4>

08000fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <HardFault_Handler+0x4>

08000fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <MemManage_Handler+0x4>

08000fb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb8:	bf00      	nop
 8000fba:	e7fd      	b.n	8000fb8 <BusFault_Handler+0x4>

08000fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc0:	bf00      	nop
 8000fc2:	e7fd      	b.n	8000fc0 <UsageFault_Handler+0x4>

08000fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff2:	f000 f9a7 	bl	8001344 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
	...

08000ffc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001000:	4802      	ldr	r0, [pc, #8]	@ (800100c <DMA1_Stream0_IRQHandler+0x10>)
 8001002:	f002 fbe5 	bl	80037d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	2400010c 	.word	0x2400010c

08001010 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001014:	4802      	ldr	r0, [pc, #8]	@ (8001020 <FDCAN1_IT0_IRQHandler+0x10>)
 8001016:	f004 fa2f 	bl	8005478 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	24000184 	.word	0x24000184

08001024 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <FDCAN2_IT0_IRQHandler+0x10>)
 800102a:	f004 fa25 	bl	8005478 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	24000224 	.word	0x24000224

08001038 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800103c:	4802      	ldr	r0, [pc, #8]	@ (8001048 <ADC3_IRQHandler+0x10>)
 800103e:	f000 fea5 	bl	8001d8c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2400009c 	.word	0x2400009c

0800104c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001054:	4a14      	ldr	r2, [pc, #80]	@ (80010a8 <_sbrk+0x5c>)
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <_sbrk+0x60>)
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001060:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <_sbrk+0x64>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d102      	bne.n	800106e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <_sbrk+0x64>)
 800106a:	4a12      	ldr	r2, [pc, #72]	@ (80010b4 <_sbrk+0x68>)
 800106c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800106e:	4b10      	ldr	r3, [pc, #64]	@ (80010b0 <_sbrk+0x64>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4413      	add	r3, r2
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	429a      	cmp	r2, r3
 800107a:	d207      	bcs.n	800108c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800107c:	f008 fc40 	bl	8009900 <__errno>
 8001080:	4603      	mov	r3, r0
 8001082:	220c      	movs	r2, #12
 8001084:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001086:	f04f 33ff 	mov.w	r3, #4294967295
 800108a:	e009      	b.n	80010a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800108c:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <_sbrk+0x64>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001092:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <_sbrk+0x64>)
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	4a05      	ldr	r2, [pc, #20]	@ (80010b0 <_sbrk+0x64>)
 800109c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800109e:	68fb      	ldr	r3, [r7, #12]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3718      	adds	r7, #24
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	24050000 	.word	0x24050000
 80010ac:	00000400 	.word	0x00000400
 80010b0:	24000388 	.word	0x24000388
 80010b4:	240004d8 	.word	0x240004d8

080010b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010bc:	4b3e      	ldr	r3, [pc, #248]	@ (80011b8 <SystemInit+0x100>)
 80010be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010c2:	4a3d      	ldr	r2, [pc, #244]	@ (80011b8 <SystemInit+0x100>)
 80010c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010cc:	4b3b      	ldr	r3, [pc, #236]	@ (80011bc <SystemInit+0x104>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 030f 	and.w	r3, r3, #15
 80010d4:	2b06      	cmp	r3, #6
 80010d6:	d807      	bhi.n	80010e8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010d8:	4b38      	ldr	r3, [pc, #224]	@ (80011bc <SystemInit+0x104>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f023 030f 	bic.w	r3, r3, #15
 80010e0:	4a36      	ldr	r2, [pc, #216]	@ (80011bc <SystemInit+0x104>)
 80010e2:	f043 0307 	orr.w	r3, r3, #7
 80010e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010e8:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <SystemInit+0x108>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a34      	ldr	r2, [pc, #208]	@ (80011c0 <SystemInit+0x108>)
 80010ee:	f043 0301 	orr.w	r3, r3, #1
 80010f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010f4:	4b32      	ldr	r3, [pc, #200]	@ (80011c0 <SystemInit+0x108>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010fa:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <SystemInit+0x108>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4930      	ldr	r1, [pc, #192]	@ (80011c0 <SystemInit+0x108>)
 8001100:	4b30      	ldr	r3, [pc, #192]	@ (80011c4 <SystemInit+0x10c>)
 8001102:	4013      	ands	r3, r2
 8001104:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001106:	4b2d      	ldr	r3, [pc, #180]	@ (80011bc <SystemInit+0x104>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0308 	and.w	r3, r3, #8
 800110e:	2b00      	cmp	r3, #0
 8001110:	d007      	beq.n	8001122 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001112:	4b2a      	ldr	r3, [pc, #168]	@ (80011bc <SystemInit+0x104>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f023 030f 	bic.w	r3, r3, #15
 800111a:	4a28      	ldr	r2, [pc, #160]	@ (80011bc <SystemInit+0x104>)
 800111c:	f043 0307 	orr.w	r3, r3, #7
 8001120:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001122:	4b27      	ldr	r3, [pc, #156]	@ (80011c0 <SystemInit+0x108>)
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001128:	4b25      	ldr	r3, [pc, #148]	@ (80011c0 <SystemInit+0x108>)
 800112a:	2200      	movs	r2, #0
 800112c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800112e:	4b24      	ldr	r3, [pc, #144]	@ (80011c0 <SystemInit+0x108>)
 8001130:	2200      	movs	r2, #0
 8001132:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001134:	4b22      	ldr	r3, [pc, #136]	@ (80011c0 <SystemInit+0x108>)
 8001136:	4a24      	ldr	r2, [pc, #144]	@ (80011c8 <SystemInit+0x110>)
 8001138:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800113a:	4b21      	ldr	r3, [pc, #132]	@ (80011c0 <SystemInit+0x108>)
 800113c:	4a23      	ldr	r2, [pc, #140]	@ (80011cc <SystemInit+0x114>)
 800113e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001140:	4b1f      	ldr	r3, [pc, #124]	@ (80011c0 <SystemInit+0x108>)
 8001142:	4a23      	ldr	r2, [pc, #140]	@ (80011d0 <SystemInit+0x118>)
 8001144:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001146:	4b1e      	ldr	r3, [pc, #120]	@ (80011c0 <SystemInit+0x108>)
 8001148:	2200      	movs	r2, #0
 800114a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800114c:	4b1c      	ldr	r3, [pc, #112]	@ (80011c0 <SystemInit+0x108>)
 800114e:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <SystemInit+0x118>)
 8001150:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001152:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <SystemInit+0x108>)
 8001154:	2200      	movs	r2, #0
 8001156:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001158:	4b19      	ldr	r3, [pc, #100]	@ (80011c0 <SystemInit+0x108>)
 800115a:	4a1d      	ldr	r2, [pc, #116]	@ (80011d0 <SystemInit+0x118>)
 800115c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800115e:	4b18      	ldr	r3, [pc, #96]	@ (80011c0 <SystemInit+0x108>)
 8001160:	2200      	movs	r2, #0
 8001162:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001164:	4b16      	ldr	r3, [pc, #88]	@ (80011c0 <SystemInit+0x108>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a15      	ldr	r2, [pc, #84]	@ (80011c0 <SystemInit+0x108>)
 800116a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800116e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001170:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <SystemInit+0x108>)
 8001172:	2200      	movs	r2, #0
 8001174:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001176:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <SystemInit+0x108>)
 8001178:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800117c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001180:	2b00      	cmp	r3, #0
 8001182:	d113      	bne.n	80011ac <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001184:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <SystemInit+0x108>)
 8001186:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800118a:	4a0d      	ldr	r2, [pc, #52]	@ (80011c0 <SystemInit+0x108>)
 800118c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001190:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001194:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <SystemInit+0x11c>)
 8001196:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800119a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800119c:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <SystemInit+0x108>)
 800119e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011a2:	4a07      	ldr	r2, [pc, #28]	@ (80011c0 <SystemInit+0x108>)
 80011a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80011a8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	e000ed00 	.word	0xe000ed00
 80011bc:	52002000 	.word	0x52002000
 80011c0:	58024400 	.word	0x58024400
 80011c4:	eaf6ed7f 	.word	0xeaf6ed7f
 80011c8:	02020200 	.word	0x02020200
 80011cc:	01ff0000 	.word	0x01ff0000
 80011d0:	01010280 	.word	0x01010280
 80011d4:	52004000 	.word	0x52004000

080011d8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80011dc:	4b09      	ldr	r3, [pc, #36]	@ (8001204 <ExitRun0Mode+0x2c>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <ExitRun0Mode+0x2c>)
 80011e2:	f043 0302 	orr.w	r3, r3, #2
 80011e6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80011e8:	bf00      	nop
 80011ea:	4b06      	ldr	r3, [pc, #24]	@ (8001204 <ExitRun0Mode+0x2c>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0f9      	beq.n	80011ea <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	58024800 	.word	0x58024800

08001208 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001208:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001244 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800120c:	f7ff ffe4 	bl	80011d8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001210:	f7ff ff52 	bl	80010b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001214:	480c      	ldr	r0, [pc, #48]	@ (8001248 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001216:	490d      	ldr	r1, [pc, #52]	@ (800124c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001218:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800121a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800121c:	e002      	b.n	8001224 <LoopCopyDataInit>

0800121e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800121e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001222:	3304      	adds	r3, #4

08001224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001228:	d3f9      	bcc.n	800121e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800122a:	4a0a      	ldr	r2, [pc, #40]	@ (8001254 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800122c:	4c0a      	ldr	r4, [pc, #40]	@ (8001258 <LoopFillZerobss+0x22>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001230:	e001      	b.n	8001236 <LoopFillZerobss>

08001232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001234:	3204      	adds	r2, #4

08001236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001238:	d3fb      	bcc.n	8001232 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800123a:	f008 fb67 	bl	800990c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800123e:	f7ff fd0f 	bl	8000c60 <main>
  bx  lr
 8001242:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001244:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001248:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800124c:	24000080 	.word	0x24000080
  ldr r2, =_sidata
 8001250:	0800a2c8 	.word	0x0800a2c8
  ldr r2, =_sbss
 8001254:	24000080 	.word	0x24000080
  ldr r4, =_ebss
 8001258:	240004d8 	.word	0x240004d8

0800125c <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800125c:	e7fe      	b.n	800125c <ADC_IRQHandler>
	...

08001260 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001266:	2003      	movs	r0, #3
 8001268:	f001 fea2 	bl	8002fb0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800126c:	f005 fd78 	bl	8006d60 <HAL_RCC_GetSysClockFreq>
 8001270:	4602      	mov	r2, r0
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <HAL_Init+0x68>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	0a1b      	lsrs	r3, r3, #8
 8001278:	f003 030f 	and.w	r3, r3, #15
 800127c:	4913      	ldr	r1, [pc, #76]	@ (80012cc <HAL_Init+0x6c>)
 800127e:	5ccb      	ldrb	r3, [r1, r3]
 8001280:	f003 031f 	and.w	r3, r3, #31
 8001284:	fa22 f303 	lsr.w	r3, r2, r3
 8001288:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <HAL_Init+0x68>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	f003 030f 	and.w	r3, r3, #15
 8001292:	4a0e      	ldr	r2, [pc, #56]	@ (80012cc <HAL_Init+0x6c>)
 8001294:	5cd3      	ldrb	r3, [r2, r3]
 8001296:	f003 031f 	and.w	r3, r3, #31
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	fa22 f303 	lsr.w	r3, r2, r3
 80012a0:	4a0b      	ldr	r2, [pc, #44]	@ (80012d0 <HAL_Init+0x70>)
 80012a2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012a4:	4a0b      	ldr	r2, [pc, #44]	@ (80012d4 <HAL_Init+0x74>)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012aa:	200f      	movs	r0, #15
 80012ac:	f000 f814 	bl	80012d8 <HAL_InitTick>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e002      	b.n	80012c0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012ba:	f7ff fe55 	bl	8000f68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	58024400 	.word	0x58024400
 80012cc:	0800a25c 	.word	0x0800a25c
 80012d0:	24000024 	.word	0x24000024
 80012d4:	24000020 	.word	0x24000020

080012d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80012e0:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <HAL_InitTick+0x60>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e021      	b.n	8001330 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80012ec:	4b13      	ldr	r3, [pc, #76]	@ (800133c <HAL_InitTick+0x64>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <HAL_InitTick+0x60>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4619      	mov	r1, r3
 80012f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80012fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001302:	4618      	mov	r0, r3
 8001304:	f001 fe87 	bl	8003016 <HAL_SYSTICK_Config>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e00e      	b.n	8001330 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b0f      	cmp	r3, #15
 8001316:	d80a      	bhi.n	800132e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001318:	2200      	movs	r2, #0
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	f04f 30ff 	mov.w	r0, #4294967295
 8001320:	f001 fe51 	bl	8002fc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001324:	4a06      	ldr	r2, [pc, #24]	@ (8001340 <HAL_InitTick+0x68>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800132a:	2300      	movs	r3, #0
 800132c:	e000      	b.n	8001330 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
}
 8001330:	4618      	mov	r0, r3
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	2400002c 	.word	0x2400002c
 800133c:	24000020 	.word	0x24000020
 8001340:	24000028 	.word	0x24000028

08001344 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001348:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <HAL_IncTick+0x20>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <HAL_IncTick+0x24>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4413      	add	r3, r2
 8001354:	4a04      	ldr	r2, [pc, #16]	@ (8001368 <HAL_IncTick+0x24>)
 8001356:	6013      	str	r3, [r2, #0]
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	2400002c 	.word	0x2400002c
 8001368:	2400038c 	.word	0x2400038c

0800136c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  return uwTick;
 8001370:	4b03      	ldr	r3, [pc, #12]	@ (8001380 <HAL_GetTick+0x14>)
 8001372:	681b      	ldr	r3, [r3, #0]
}
 8001374:	4618      	mov	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	2400038c 	.word	0x2400038c

08001384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800138c:	f7ff ffee 	bl	800136c <HAL_GetTick>
 8001390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139c:	d005      	beq.n	80013aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800139e:	4b0a      	ldr	r3, [pc, #40]	@ (80013c8 <HAL_Delay+0x44>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4413      	add	r3, r2
 80013a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013aa:	bf00      	nop
 80013ac:	f7ff ffde 	bl	800136c <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d8f7      	bhi.n	80013ac <HAL_Delay+0x28>
  {
  }
}
 80013bc:	bf00      	nop
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	2400002c 	.word	0x2400002c

080013cc <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80013d6:	4b07      	ldr	r3, [pc, #28]	@ (80013f4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80013d8:	685a      	ldr	r2, [r3, #4]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	43db      	mvns	r3, r3
 80013de:	401a      	ands	r2, r3
 80013e0:	4904      	ldr	r1, [pc, #16]	@ (80013f4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	604b      	str	r3, [r1, #4]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	58000400 	.word	0x58000400

080013f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	609a      	str	r2, [r3, #8]
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	431a      	orrs	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	609a      	str	r2, [r3, #8]
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001460:	b480      	push	{r7}
 8001462:	b087      	sub	sp, #28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a18      	ldr	r2, [pc, #96]	@ (80014d0 <LL_ADC_SetChannelPreselection+0x70>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d027      	beq.n	80014c2 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001478:	2b00      	cmp	r3, #0
 800147a:	d107      	bne.n	800148c <LL_ADC_SetChannelPreselection+0x2c>
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	0e9b      	lsrs	r3, r3, #26
 8001480:	f003 031f 	and.w	r3, r3, #31
 8001484:	2201      	movs	r2, #1
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	e015      	b.n	80014b8 <LL_ADC_SetChannelPreselection+0x58>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	fa93 f3a3 	rbit	r3, r3
 8001496:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80014a2:	2320      	movs	r3, #32
 80014a4:	e003      	b.n	80014ae <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	fab3 f383 	clz	r3, r3
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	f003 031f 	and.w	r3, r3, #31
 80014b2:	2201      	movs	r2, #1
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	69d2      	ldr	r2, [r2, #28]
 80014bc:	431a      	orrs	r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80014c2:	bf00      	nop
 80014c4:	371c      	adds	r7, #28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	58026000 	.word	0x58026000

080014d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b087      	sub	sp, #28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
 80014e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	3360      	adds	r3, #96	@ 0x60
 80014e6:	461a      	mov	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4a10      	ldr	r2, [pc, #64]	@ (8001534 <LL_ADC_SetOffset+0x60>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d10b      	bne.n	8001510 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	4313      	orrs	r3, r2
 8001506:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800150e:	e00b      	b.n	8001528 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	430b      	orrs	r3, r1
 8001522:	431a      	orrs	r2, r3
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	601a      	str	r2, [r3, #0]
}
 8001528:	bf00      	nop
 800152a:	371c      	adds	r7, #28
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	58026000 	.word	0x58026000

08001538 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3360      	adds	r3, #96	@ 0x60
 8001546:	461a      	mov	r2, r3
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001558:	4618      	mov	r0, r3
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	f003 031f 	and.w	r3, r3, #31
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	fa01 f303 	lsl.w	r3, r1, r3
 8001584:	431a      	orrs	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	611a      	str	r2, [r3, #16]
}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
	...

08001598 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001598:	b480      	push	{r7}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4a0c      	ldr	r2, [pc, #48]	@ (80015d8 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d00e      	beq.n	80015ca <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	3360      	adds	r3, #96	@ 0x60
 80015b0:	461a      	mov	r2, r3
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	431a      	orrs	r2, r3
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	601a      	str	r2, [r3, #0]
  }
}
 80015ca:	bf00      	nop
 80015cc:	371c      	adds	r7, #28
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	58026000 	.word	0x58026000

080015dc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80015dc:	b480      	push	{r7}
 80015de:	b087      	sub	sp, #28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	4a0c      	ldr	r2, [pc, #48]	@ (800161c <LL_ADC_SetOffsetSaturation+0x40>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d10e      	bne.n	800160e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	3360      	adds	r3, #96	@ 0x60
 80015f4:	461a      	mov	r2, r3
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	4413      	add	r3, r2
 80015fc:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	431a      	orrs	r2, r3
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800160e:	bf00      	nop
 8001610:	371c      	adds	r7, #28
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	58026000 	.word	0x58026000

08001620 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001620:	b480      	push	{r7}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4a0c      	ldr	r2, [pc, #48]	@ (8001660 <LL_ADC_SetOffsetSign+0x40>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d10e      	bne.n	8001652 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	3360      	adds	r3, #96	@ 0x60
 8001638:	461a      	mov	r2, r3
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4413      	add	r3, r2
 8001640:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	431a      	orrs	r2, r3
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8001652:	bf00      	nop
 8001654:	371c      	adds	r7, #28
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	58026000 	.word	0x58026000

08001664 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001664:	b480      	push	{r7}
 8001666:	b087      	sub	sp, #28
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	3360      	adds	r3, #96	@ 0x60
 8001674:	461a      	mov	r2, r3
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4413      	add	r3, r2
 800167c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	4a0c      	ldr	r2, [pc, #48]	@ (80016b4 <LL_ADC_SetOffsetState+0x50>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d108      	bne.n	8001698 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	431a      	orrs	r2, r3
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8001696:	e007      	b.n	80016a8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	431a      	orrs	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	601a      	str	r2, [r3, #0]
}
 80016a8:	bf00      	nop
 80016aa:	371c      	adds	r7, #28
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	58026000 	.word	0x58026000

080016b8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d101      	bne.n	80016d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80016de:	b480      	push	{r7}
 80016e0:	b087      	sub	sp, #28
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	60f8      	str	r0, [r7, #12]
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	3330      	adds	r3, #48	@ 0x30
 80016ee:	461a      	mov	r2, r3
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	0a1b      	lsrs	r3, r3, #8
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	f003 030c 	and.w	r3, r3, #12
 80016fa:	4413      	add	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	f003 031f 	and.w	r3, r3, #31
 8001708:	211f      	movs	r1, #31
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	401a      	ands	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	0e9b      	lsrs	r3, r3, #26
 8001716:	f003 011f 	and.w	r1, r3, #31
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	fa01 f303 	lsl.w	r3, r1, r3
 8001724:	431a      	orrs	r2, r3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800172a:	bf00      	nop
 800172c:	371c      	adds	r7, #28
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800174a:	2301      	movs	r3, #1
 800174c:	e000      	b.n	8001750 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800174e:	2300      	movs	r3, #0
}
 8001750:	4618      	mov	r0, r3
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800175c:	b480      	push	{r7}
 800175e:	b087      	sub	sp, #28
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	3314      	adds	r3, #20
 800176c:	461a      	mov	r2, r3
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	0e5b      	lsrs	r3, r3, #25
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	f003 0304 	and.w	r3, r3, #4
 8001778:	4413      	add	r3, r2
 800177a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	0d1b      	lsrs	r3, r3, #20
 8001784:	f003 031f 	and.w	r3, r3, #31
 8001788:	2107      	movs	r1, #7
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	401a      	ands	r2, r3
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	0d1b      	lsrs	r3, r3, #20
 8001796:	f003 031f 	and.w	r3, r3, #31
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	fa01 f303 	lsl.w	r3, r1, r3
 80017a0:	431a      	orrs	r2, r3
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80017a6:	bf00      	nop
 80017a8:	371c      	adds	r7, #28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
	...

080017b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4a1a      	ldr	r2, [pc, #104]	@ (800182c <LL_ADC_SetChannelSingleDiff+0x78>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d115      	bne.n	80017f4 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017d4:	43db      	mvns	r3, r3
 80017d6:	401a      	ands	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f003 0318 	and.w	r3, r3, #24
 80017de:	4914      	ldr	r1, [pc, #80]	@ (8001830 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80017e0:	40d9      	lsrs	r1, r3
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	400b      	ands	r3, r1
 80017e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017ea:	431a      	orrs	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80017f2:	e014      	b.n	800181e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001800:	43db      	mvns	r3, r3
 8001802:	401a      	ands	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f003 0318 	and.w	r3, r3, #24
 800180a:	4909      	ldr	r1, [pc, #36]	@ (8001830 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800180c:	40d9      	lsrs	r1, r3
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	400b      	ands	r3, r1
 8001812:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001816:	431a      	orrs	r2, r3
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800181e:	bf00      	nop
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	58026000 	.word	0x58026000
 8001830:	000fffff 	.word	0x000fffff

08001834 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f003 031f 	and.w	r3, r3, #31
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	4b04      	ldr	r3, [pc, #16]	@ (800188c <LL_ADC_DisableDeepPowerDown+0x20>)
 800187a:	4013      	ands	r3, r2
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6093      	str	r3, [r2, #8]
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	5fffffc0 	.word	0x5fffffc0

08001890 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80018a4:	d101      	bne.n	80018aa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	4b05      	ldr	r3, [pc, #20]	@ (80018dc <LL_ADC_EnableInternalRegulator+0x24>)
 80018c6:	4013      	ands	r3, r2
 80018c8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	6fffffc0 	.word	0x6fffffc0

080018e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80018f4:	d101      	bne.n	80018fa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80018f6:	2301      	movs	r3, #1
 80018f8:	e000      	b.n	80018fc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	2b01      	cmp	r3, #1
 800191a:	d101      	bne.n	8001920 <LL_ADC_IsEnabled+0x18>
 800191c:	2301      	movs	r3, #1
 800191e:	e000      	b.n	8001922 <LL_ADC_IsEnabled+0x1a>
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800192e:	b480      	push	{r7}
 8001930:	b083      	sub	sp, #12
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f003 0304 	and.w	r3, r3, #4
 800193e:	2b04      	cmp	r3, #4
 8001940:	d101      	bne.n	8001946 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001942:	2301      	movs	r3, #1
 8001944:	e000      	b.n	8001948 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f003 0308 	and.w	r3, r3, #8
 8001964:	2b08      	cmp	r3, #8
 8001966:	d101      	bne.n	800196c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001968:	2301      	movs	r3, #1
 800196a:	e000      	b.n	800196e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
	...

0800197c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800197c:	b590      	push	{r4, r7, lr}
 800197e:	b089      	sub	sp, #36	@ 0x24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001984:	2300      	movs	r3, #0
 8001986:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001988:	2300      	movs	r3, #0
 800198a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d101      	bne.n	8001996 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e1ee      	b.n	8001d74 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d109      	bne.n	80019b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7fe fd91 	bl	80004cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ff67 	bl	8001890 <LL_ADC_IsDeepPowerDownEnabled>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d004      	beq.n	80019d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ff4d 	bl	800186c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff ff82 	bl	80018e0 <LL_ADC_IsInternalRegulatorEnabled>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d114      	bne.n	8001a0c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff ff66 	bl	80018b8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019ec:	4b8e      	ldr	r3, [pc, #568]	@ (8001c28 <HAL_ADC_Init+0x2ac>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	099b      	lsrs	r3, r3, #6
 80019f2:	4a8e      	ldr	r2, [pc, #568]	@ (8001c2c <HAL_ADC_Init+0x2b0>)
 80019f4:	fba2 2303 	umull	r2, r3, r2, r3
 80019f8:	099b      	lsrs	r3, r3, #6
 80019fa:	3301      	adds	r3, #1
 80019fc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019fe:	e002      	b.n	8001a06 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1f9      	bne.n	8001a00 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff65 	bl	80018e0 <LL_ADC_IsInternalRegulatorEnabled>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d10d      	bne.n	8001a38 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a20:	f043 0210 	orr.w	r2, r3, #16
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a2c:	f043 0201 	orr.w	r2, r3, #1
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff76 	bl	800192e <LL_ADC_REG_IsConversionOngoing>
 8001a42:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a48:	f003 0310 	and.w	r3, r3, #16
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f040 8188 	bne.w	8001d62 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f040 8184 	bne.w	8001d62 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a5e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a62:	f043 0202 	orr.w	r2, r3, #2
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff ff4a 	bl	8001908 <LL_ADC_IsEnabled>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d136      	bne.n	8001ae8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a6c      	ldr	r2, [pc, #432]	@ (8001c30 <HAL_ADC_Init+0x2b4>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d004      	beq.n	8001a8e <HAL_ADC_Init+0x112>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a6a      	ldr	r2, [pc, #424]	@ (8001c34 <HAL_ADC_Init+0x2b8>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d10e      	bne.n	8001aac <HAL_ADC_Init+0x130>
 8001a8e:	4868      	ldr	r0, [pc, #416]	@ (8001c30 <HAL_ADC_Init+0x2b4>)
 8001a90:	f7ff ff3a 	bl	8001908 <LL_ADC_IsEnabled>
 8001a94:	4604      	mov	r4, r0
 8001a96:	4867      	ldr	r0, [pc, #412]	@ (8001c34 <HAL_ADC_Init+0x2b8>)
 8001a98:	f7ff ff36 	bl	8001908 <LL_ADC_IsEnabled>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4323      	orrs	r3, r4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	bf0c      	ite	eq
 8001aa4:	2301      	moveq	r3, #1
 8001aa6:	2300      	movne	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	e008      	b.n	8001abe <HAL_ADC_Init+0x142>
 8001aac:	4862      	ldr	r0, [pc, #392]	@ (8001c38 <HAL_ADC_Init+0x2bc>)
 8001aae:	f7ff ff2b 	bl	8001908 <LL_ADC_IsEnabled>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	bf0c      	ite	eq
 8001ab8:	2301      	moveq	r3, #1
 8001aba:	2300      	movne	r3, #0
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d012      	beq.n	8001ae8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a5a      	ldr	r2, [pc, #360]	@ (8001c30 <HAL_ADC_Init+0x2b4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d004      	beq.n	8001ad6 <HAL_ADC_Init+0x15a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a58      	ldr	r2, [pc, #352]	@ (8001c34 <HAL_ADC_Init+0x2b8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d101      	bne.n	8001ada <HAL_ADC_Init+0x15e>
 8001ad6:	4a59      	ldr	r2, [pc, #356]	@ (8001c3c <HAL_ADC_Init+0x2c0>)
 8001ad8:	e000      	b.n	8001adc <HAL_ADC_Init+0x160>
 8001ada:	4a59      	ldr	r2, [pc, #356]	@ (8001c40 <HAL_ADC_Init+0x2c4>)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	f7ff fc88 	bl	80013f8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a52      	ldr	r2, [pc, #328]	@ (8001c38 <HAL_ADC_Init+0x2bc>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d129      	bne.n	8001b46 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	7e5b      	ldrb	r3, [r3, #25]
 8001af6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001afc:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001b02:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b08      	cmp	r3, #8
 8001b0a:	d013      	beq.n	8001b34 <HAL_ADC_Init+0x1b8>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b0c      	cmp	r3, #12
 8001b12:	d00d      	beq.n	8001b30 <HAL_ADC_Init+0x1b4>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	2b1c      	cmp	r3, #28
 8001b1a:	d007      	beq.n	8001b2c <HAL_ADC_Init+0x1b0>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2b18      	cmp	r3, #24
 8001b22:	d101      	bne.n	8001b28 <HAL_ADC_Init+0x1ac>
 8001b24:	2318      	movs	r3, #24
 8001b26:	e006      	b.n	8001b36 <HAL_ADC_Init+0x1ba>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	e004      	b.n	8001b36 <HAL_ADC_Init+0x1ba>
 8001b2c:	2310      	movs	r3, #16
 8001b2e:	e002      	b.n	8001b36 <HAL_ADC_Init+0x1ba>
 8001b30:	2308      	movs	r3, #8
 8001b32:	e000      	b.n	8001b36 <HAL_ADC_Init+0x1ba>
 8001b34:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001b36:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b3e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
 8001b44:	e00e      	b.n	8001b64 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	7e5b      	ldrb	r3, [r3, #25]
 8001b4a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b50:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001b56:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b5e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d106      	bne.n	8001b7c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b72:	3b01      	subs	r3, #1
 8001b74:	045b      	lsls	r3, r3, #17
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d009      	beq.n	8001b98 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b88:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b90:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a26      	ldr	r2, [pc, #152]	@ (8001c38 <HAL_ADC_Init+0x2bc>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d115      	bne.n	8001bce <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	68da      	ldr	r2, [r3, #12]
 8001ba8:	4b26      	ldr	r3, [pc, #152]	@ (8001c44 <HAL_ADC_Init+0x2c8>)
 8001baa:	4013      	ands	r3, r2
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	69b9      	ldr	r1, [r7, #24]
 8001bb2:	430b      	orrs	r3, r1
 8001bb4:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	611a      	str	r2, [r3, #16]
 8001bcc:	e009      	b.n	8001be2 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c48 <HAL_ADC_Init+0x2cc>)
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	69b9      	ldr	r1, [r7, #24]
 8001bde:	430b      	orrs	r3, r1
 8001be0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fea1 	bl	800192e <LL_ADC_REG_IsConversionOngoing>
 8001bec:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff feae 	bl	8001954 <LL_ADC_INJ_IsConversionOngoing>
 8001bf8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f040 808e 	bne.w	8001d1e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f040 808a 	bne.w	8001d1e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <HAL_ADC_Init+0x2bc>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d11b      	bne.n	8001c4c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	7e1b      	ldrb	r3, [r3, #24]
 8001c18:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c20:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
 8001c26:	e018      	b.n	8001c5a <HAL_ADC_Init+0x2de>
 8001c28:	24000020 	.word	0x24000020
 8001c2c:	053e2d63 	.word	0x053e2d63
 8001c30:	40022000 	.word	0x40022000
 8001c34:	40022100 	.word	0x40022100
 8001c38:	58026000 	.word	0x58026000
 8001c3c:	40022300 	.word	0x40022300
 8001c40:	58026300 	.word	0x58026300
 8001c44:	fff04007 	.word	0xfff04007
 8001c48:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	7e1b      	ldrb	r3, [r3, #24]
 8001c50:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68da      	ldr	r2, [r3, #12]
 8001c60:	4b46      	ldr	r3, [pc, #280]	@ (8001d7c <HAL_ADC_Init+0x400>)
 8001c62:	4013      	ands	r3, r2
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	6812      	ldr	r2, [r2, #0]
 8001c68:	69b9      	ldr	r1, [r7, #24]
 8001c6a:	430b      	orrs	r3, r1
 8001c6c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d137      	bne.n	8001ce8 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c7c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a3f      	ldr	r2, [pc, #252]	@ (8001d80 <HAL_ADC_Init+0x404>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d116      	bne.n	8001cb6 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	691a      	ldr	r2, [r3, #16]
 8001c8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d84 <HAL_ADC_Init+0x408>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c9a:	4311      	orrs	r1, r2
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ca0:	4311      	orrs	r1, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	431a      	orrs	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	611a      	str	r2, [r3, #16]
 8001cb4:	e020      	b.n	8001cf8 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	4b32      	ldr	r3, [pc, #200]	@ (8001d88 <HAL_ADC_Init+0x40c>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001cc4:	3a01      	subs	r2, #1
 8001cc6:	0411      	lsls	r1, r2, #16
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001ccc:	4311      	orrs	r1, r2
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cd2:	4311      	orrs	r1, r2
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f042 0201 	orr.w	r2, r2, #1
 8001ce4:	611a      	str	r2, [r3, #16]
 8001ce6:	e007      	b.n	8001cf8 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	691a      	ldr	r2, [r3, #16]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 0201 	bic.w	r2, r2, #1
 8001cf6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a1b      	ldr	r2, [pc, #108]	@ (8001d80 <HAL_ADC_Init+0x404>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d002      	beq.n	8001d1e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 ff59 	bl	8002bd0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d10c      	bne.n	8001d40 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2c:	f023 010f 	bic.w	r1, r3, #15
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	1e5a      	subs	r2, r3, #1
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d3e:	e007      	b.n	8001d50 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 020f 	bic.w	r2, r2, #15
 8001d4e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d54:	f023 0303 	bic.w	r3, r3, #3
 8001d58:	f043 0201 	orr.w	r2, r3, #1
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001d60:	e007      	b.n	8001d72 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d66:	f043 0210 	orr.w	r2, r3, #16
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d72:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3724      	adds	r7, #36	@ 0x24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd90      	pop	{r4, r7, pc}
 8001d7c:	ffffbffc 	.word	0xffffbffc
 8001d80:	58026000 	.word	0x58026000
 8001d84:	fc00f81f 	.word	0xfc00f81f
 8001d88:	fc00f81e 	.word	0xfc00f81e

08001d8c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	@ 0x28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001d94:	2300      	movs	r3, #0
 8001d96:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a87      	ldr	r2, [pc, #540]	@ (8001fcc <HAL_ADC_IRQHandler+0x240>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d004      	beq.n	8001dbc <HAL_ADC_IRQHandler+0x30>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a86      	ldr	r2, [pc, #536]	@ (8001fd0 <HAL_ADC_IRQHandler+0x244>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d101      	bne.n	8001dc0 <HAL_ADC_IRQHandler+0x34>
 8001dbc:	4b85      	ldr	r3, [pc, #532]	@ (8001fd4 <HAL_ADC_IRQHandler+0x248>)
 8001dbe:	e000      	b.n	8001dc2 <HAL_ADC_IRQHandler+0x36>
 8001dc0:	4b85      	ldr	r3, [pc, #532]	@ (8001fd8 <HAL_ADC_IRQHandler+0x24c>)
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff fd36 	bl	8001834 <LL_ADC_GetMultimode>
 8001dc8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	f003 0302 	and.w	r3, r3, #2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d017      	beq.n	8001e04 <HAL_ADC_IRQHandler+0x78>
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d012      	beq.n	8001e04 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de2:	f003 0310 	and.w	r3, r3, #16
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d105      	bne.n	8001df6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dee:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f001 f800 	bl	8002dfc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2202      	movs	r2, #2
 8001e02:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d004      	beq.n	8001e18 <HAL_ADC_IRQHandler+0x8c>
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10a      	bne.n	8001e2e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 8083 	beq.w	8001f2a <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d07d      	beq.n	8001f2a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e32:	f003 0310 	and.w	r3, r3, #16
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d105      	bne.n	8001e46 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e3e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fc34 	bl	80016b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d062      	beq.n	8001f1c <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a5d      	ldr	r2, [pc, #372]	@ (8001fd0 <HAL_ADC_IRQHandler+0x244>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d002      	beq.n	8001e66 <HAL_ADC_IRQHandler+0xda>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	e000      	b.n	8001e68 <HAL_ADC_IRQHandler+0xdc>
 8001e66:	4b59      	ldr	r3, [pc, #356]	@ (8001fcc <HAL_ADC_IRQHandler+0x240>)
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d008      	beq.n	8001e82 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d005      	beq.n	8001e82 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	2b05      	cmp	r3, #5
 8001e7a:	d002      	beq.n	8001e82 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	2b09      	cmp	r3, #9
 8001e80:	d104      	bne.n	8001e8c <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	623b      	str	r3, [r7, #32]
 8001e8a:	e00c      	b.n	8001ea6 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd0 <HAL_ADC_IRQHandler+0x244>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d002      	beq.n	8001e9c <HAL_ADC_IRQHandler+0x110>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	e000      	b.n	8001e9e <HAL_ADC_IRQHandler+0x112>
 8001e9c:	4b4b      	ldr	r3, [pc, #300]	@ (8001fcc <HAL_ADC_IRQHandler+0x240>)
 8001e9e:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d135      	bne.n	8001f1c <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b08      	cmp	r3, #8
 8001ebc:	d12e      	bne.n	8001f1c <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fd33 	bl	800192e <LL_ADC_REG_IsConversionOngoing>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d11a      	bne.n	8001f04 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 020c 	bic.w	r2, r2, #12
 8001edc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d112      	bne.n	8001f1c <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001efa:	f043 0201 	orr.w	r2, r3, #1
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	661a      	str	r2, [r3, #96]	@ 0x60
 8001f02:	e00b      	b.n	8001f1c <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f08:	f043 0210 	orr.w	r2, r3, #16
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f14:	f043 0201 	orr.w	r2, r3, #1
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7fe fde3 	bl	8000ae8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	220c      	movs	r2, #12
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	f003 0320 	and.w	r3, r3, #32
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d004      	beq.n	8001f3e <HAL_ADC_IRQHandler+0x1b2>
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	f003 0320 	and.w	r3, r3, #32
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10b      	bne.n	8001f56 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80a0 	beq.w	800208a <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 809a 	beq.w	800208a <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f5a:	f003 0310 	and.w	r3, r3, #16
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d105      	bne.n	8001f6e <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f66:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fbdf 	bl	8001736 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001f78:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff fb9a 	bl	80016b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f84:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a11      	ldr	r2, [pc, #68]	@ (8001fd0 <HAL_ADC_IRQHandler+0x244>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d002      	beq.n	8001f96 <HAL_ADC_IRQHandler+0x20a>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	e000      	b.n	8001f98 <HAL_ADC_IRQHandler+0x20c>
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <HAL_ADC_IRQHandler+0x240>)
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d008      	beq.n	8001fb2 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d005      	beq.n	8001fb2 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2b06      	cmp	r3, #6
 8001faa:	d002      	beq.n	8001fb2 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	2b07      	cmp	r3, #7
 8001fb0:	d104      	bne.n	8001fbc <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	623b      	str	r3, [r7, #32]
 8001fba:	e014      	b.n	8001fe6 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a03      	ldr	r2, [pc, #12]	@ (8001fd0 <HAL_ADC_IRQHandler+0x244>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d00a      	beq.n	8001fdc <HAL_ADC_IRQHandler+0x250>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	e008      	b.n	8001fde <HAL_ADC_IRQHandler+0x252>
 8001fcc:	40022000 	.word	0x40022000
 8001fd0:	40022100 	.word	0x40022100
 8001fd4:	40022300 	.word	0x40022300
 8001fd8:	58026300 	.word	0x58026300
 8001fdc:	4b84      	ldr	r3, [pc, #528]	@ (80021f0 <HAL_ADC_IRQHandler+0x464>)
 8001fde:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d047      	beq.n	800207c <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001fec:	6a3b      	ldr	r3, [r7, #32]
 8001fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d007      	beq.n	8002006 <HAL_ADC_IRQHandler+0x27a>
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d03f      	beq.n	800207c <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001ffc:	6a3b      	ldr	r3, [r7, #32]
 8001ffe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002002:	2b00      	cmp	r3, #0
 8002004:	d13a      	bne.n	800207c <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002010:	2b40      	cmp	r3, #64	@ 0x40
 8002012:	d133      	bne.n	800207c <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002014:	6a3b      	ldr	r3, [r7, #32]
 8002016:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d12e      	bne.n	800207c <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fc96 	bl	8001954 <LL_ADC_INJ_IsConversionOngoing>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d11a      	bne.n	8002064 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800203c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002042:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800204e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002052:	2b00      	cmp	r3, #0
 8002054:	d112      	bne.n	800207c <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800205a:	f043 0201 	orr.w	r2, r3, #1
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	661a      	str	r2, [r3, #96]	@ 0x60
 8002062:	e00b      	b.n	800207c <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002068:	f043 0210 	orr.w	r2, r3, #16
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f000 fe95 	bl	8002dac <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2260      	movs	r2, #96	@ 0x60
 8002088:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002090:	2b00      	cmp	r3, #0
 8002092:	d011      	beq.n	80020b8 <HAL_ADC_IRQHandler+0x32c>
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00c      	beq.n	80020b8 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f8a8 	bl	8002200 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2280      	movs	r2, #128	@ 0x80
 80020b6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d012      	beq.n	80020e8 <HAL_ADC_IRQHandler+0x35c>
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d00d      	beq.n	80020e8 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 fe7b 	bl	8002dd4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020e6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d012      	beq.n	8002118 <HAL_ADC_IRQHandler+0x38c>
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00d      	beq.n	8002118 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002100:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 fe6d 	bl	8002de8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002116:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	2b00      	cmp	r3, #0
 8002120:	d043      	beq.n	80021aa <HAL_ADC_IRQHandler+0x41e>
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	f003 0310 	and.w	r3, r3, #16
 8002128:	2b00      	cmp	r3, #0
 800212a:	d03e      	beq.n	80021aa <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002130:	2b00      	cmp	r3, #0
 8002132:	d102      	bne.n	800213a <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002134:	2301      	movs	r3, #1
 8002136:	627b      	str	r3, [r7, #36]	@ 0x24
 8002138:	e021      	b.n	800217e <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d015      	beq.n	800216c <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a2a      	ldr	r2, [pc, #168]	@ (80021f0 <HAL_ADC_IRQHandler+0x464>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d004      	beq.n	8002154 <HAL_ADC_IRQHandler+0x3c8>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a29      	ldr	r2, [pc, #164]	@ (80021f4 <HAL_ADC_IRQHandler+0x468>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d101      	bne.n	8002158 <HAL_ADC_IRQHandler+0x3cc>
 8002154:	4b28      	ldr	r3, [pc, #160]	@ (80021f8 <HAL_ADC_IRQHandler+0x46c>)
 8002156:	e000      	b.n	800215a <HAL_ADC_IRQHandler+0x3ce>
 8002158:	4b28      	ldr	r3, [pc, #160]	@ (80021fc <HAL_ADC_IRQHandler+0x470>)
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff fb78 	bl	8001850 <LL_ADC_GetMultiDMATransfer>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00b      	beq.n	800217e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002166:	2301      	movs	r3, #1
 8002168:	627b      	str	r3, [r7, #36]	@ 0x24
 800216a:	e008      	b.n	800217e <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800217a:	2301      	movs	r3, #1
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800217e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002180:	2b01      	cmp	r3, #1
 8002182:	d10e      	bne.n	80021a2 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002188:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002194:	f043 0202 	orr.w	r2, r3, #2
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 f839 	bl	8002214 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2210      	movs	r2, #16
 80021a8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d018      	beq.n	80021e6 <HAL_ADC_IRQHandler+0x45a>
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d013      	beq.n	80021e6 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021c2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021ce:	f043 0208 	orr.w	r2, r3, #8
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021de:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 fded 	bl	8002dc0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80021e6:	bf00      	nop
 80021e8:	3728      	adds	r7, #40	@ 0x28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40022000 	.word	0x40022000
 80021f4:	40022100 	.word	0x40022100
 80021f8:	40022300 	.word	0x40022300
 80021fc:	58026300 	.word	0x58026300

08002200 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b0a5      	sub	sp, #148	@ 0x94
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002242:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	4aa4      	ldr	r2, [pc, #656]	@ (80024dc <HAL_ADC_ConfigChannel+0x2b4>)
 800224a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002252:	2b01      	cmp	r3, #1
 8002254:	d102      	bne.n	800225c <HAL_ADC_ConfigChannel+0x34>
 8002256:	2302      	movs	r3, #2
 8002258:	f000 bca2 	b.w	8002ba0 <HAL_ADC_ConfigChannel+0x978>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fb60 	bl	800192e <LL_ADC_REG_IsConversionOngoing>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	f040 8486 	bne.w	8002b82 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	db31      	blt.n	80022e2 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a97      	ldr	r2, [pc, #604]	@ (80024e0 <HAL_ADC_ConfigChannel+0x2b8>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d02c      	beq.n	80022e2 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002290:	2b00      	cmp	r3, #0
 8002292:	d108      	bne.n	80022a6 <HAL_ADC_ConfigChannel+0x7e>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	0e9b      	lsrs	r3, r3, #26
 800229a:	f003 031f 	and.w	r3, r3, #31
 800229e:	2201      	movs	r2, #1
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	e016      	b.n	80022d4 <HAL_ADC_ConfigChannel+0xac>
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022ae:	fa93 f3a3 	rbit	r3, r3
 80022b2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80022b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80022b6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80022b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80022be:	2320      	movs	r3, #32
 80022c0:	e003      	b.n	80022ca <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80022c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022c4:	fab3 f383 	clz	r3, r3
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	2201      	movs	r2, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	69d1      	ldr	r1, [r2, #28]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	430b      	orrs	r3, r1
 80022e0:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6818      	ldr	r0, [r3, #0]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6859      	ldr	r1, [r3, #4]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	461a      	mov	r2, r3
 80022f0:	f7ff f9f5 	bl	80016de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fb18 	bl	800192e <LL_ADC_REG_IsConversionOngoing>
 80022fe:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff fb24 	bl	8001954 <LL_ADC_INJ_IsConversionOngoing>
 800230c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002310:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002314:	2b00      	cmp	r3, #0
 8002316:	f040 824a 	bne.w	80027ae <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800231a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800231e:	2b00      	cmp	r3, #0
 8002320:	f040 8245 	bne.w	80027ae <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6818      	ldr	r0, [r3, #0]
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	6819      	ldr	r1, [r3, #0]
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	461a      	mov	r2, r3
 8002332:	f7ff fa13 	bl	800175c <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a69      	ldr	r2, [pc, #420]	@ (80024e0 <HAL_ADC_ConfigChannel+0x2b8>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d10d      	bne.n	800235c <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	695a      	ldr	r2, [r3, #20]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	08db      	lsrs	r3, r3, #3
 800234c:	f003 0303 	and.w	r3, r3, #3
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800235a:	e032      	b.n	80023c2 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800235c:	4b61      	ldr	r3, [pc, #388]	@ (80024e4 <HAL_ADC_ConfigChannel+0x2bc>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002364:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002368:	d10b      	bne.n	8002382 <HAL_ADC_ConfigChannel+0x15a>
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	695a      	ldr	r2, [r3, #20]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	089b      	lsrs	r3, r3, #2
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	e01d      	b.n	80023be <HAL_ADC_ConfigChannel+0x196>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0310 	and.w	r3, r3, #16
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10b      	bne.n	80023a8 <HAL_ADC_ConfigChannel+0x180>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	695a      	ldr	r2, [r3, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	089b      	lsrs	r3, r3, #2
 800239c:	f003 0307 	and.w	r3, r3, #7
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	e00a      	b.n	80023be <HAL_ADC_ConfigChannel+0x196>
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	695a      	ldr	r2, [r3, #20]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	089b      	lsrs	r3, r3, #2
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	2b04      	cmp	r3, #4
 80023c8:	d048      	beq.n	800245c <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6818      	ldr	r0, [r3, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	6919      	ldr	r1, [r3, #16]
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80023da:	f7ff f87b 	bl	80014d4 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a3f      	ldr	r2, [pc, #252]	@ (80024e0 <HAL_ADC_ConfigChannel+0x2b8>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d119      	bne.n	800241c <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6818      	ldr	r0, [r3, #0]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	6919      	ldr	r1, [r3, #16]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	69db      	ldr	r3, [r3, #28]
 80023f4:	461a      	mov	r2, r3
 80023f6:	f7ff f913 	bl	8001620 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	6919      	ldr	r1, [r3, #16]
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d102      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x1ea>
 800240c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002410:	e000      	b.n	8002414 <HAL_ADC_ConfigChannel+0x1ec>
 8002412:	2300      	movs	r3, #0
 8002414:	461a      	mov	r2, r3
 8002416:	f7ff f8e1 	bl	80015dc <LL_ADC_SetOffsetSaturation>
 800241a:	e1c8      	b.n	80027ae <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	6919      	ldr	r1, [r3, #16]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800242a:	2b01      	cmp	r3, #1
 800242c:	d102      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x20c>
 800242e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002432:	e000      	b.n	8002436 <HAL_ADC_ConfigChannel+0x20e>
 8002434:	2300      	movs	r3, #0
 8002436:	461a      	mov	r2, r3
 8002438:	f7ff f8ae 	bl	8001598 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6818      	ldr	r0, [r3, #0]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	6919      	ldr	r1, [r3, #16]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	7e1b      	ldrb	r3, [r3, #24]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d102      	bne.n	8002452 <HAL_ADC_ConfigChannel+0x22a>
 800244c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002450:	e000      	b.n	8002454 <HAL_ADC_ConfigChannel+0x22c>
 8002452:	2300      	movs	r3, #0
 8002454:	461a      	mov	r2, r3
 8002456:	f7ff f885 	bl	8001564 <LL_ADC_SetDataRightShift>
 800245a:	e1a8      	b.n	80027ae <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a1f      	ldr	r2, [pc, #124]	@ (80024e0 <HAL_ADC_ConfigChannel+0x2b8>)
 8002462:	4293      	cmp	r3, r2
 8002464:	f040 815b 	bne.w	800271e <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2100      	movs	r1, #0
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff f862 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8002474:	4603      	mov	r3, r0
 8002476:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10a      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x26c>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2100      	movs	r1, #0
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff f857 	bl	8001538 <LL_ADC_GetOffsetChannel>
 800248a:	4603      	mov	r3, r0
 800248c:	0e9b      	lsrs	r3, r3, #26
 800248e:	f003 021f 	and.w	r2, r3, #31
 8002492:	e017      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x29c>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2100      	movs	r1, #0
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff f84c 	bl	8001538 <LL_ADC_GetOffsetChannel>
 80024a0:	4603      	mov	r3, r0
 80024a2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024a6:	fa93 f3a3 	rbit	r3, r3
 80024aa:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80024ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80024b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80024b6:	2320      	movs	r3, #32
 80024b8:	e003      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 80024ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024bc:	fab3 f383 	clz	r3, r3
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	461a      	mov	r2, r3
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10b      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x2c0>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	0e9b      	lsrs	r3, r3, #26
 80024d6:	f003 031f 	and.w	r3, r3, #31
 80024da:	e017      	b.n	800250c <HAL_ADC_ConfigChannel+0x2e4>
 80024dc:	47ff0000 	.word	0x47ff0000
 80024e0:	58026000 	.word	0x58026000
 80024e4:	5c001000 	.word	0x5c001000
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024f0:	fa93 f3a3 	rbit	r3, r3
 80024f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80024f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024f8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80024fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002500:	2320      	movs	r3, #32
 8002502:	e003      	b.n	800250c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002504:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002506:	fab3 f383 	clz	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	429a      	cmp	r2, r3
 800250e:	d106      	bne.n	800251e <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2200      	movs	r2, #0
 8002516:	2100      	movs	r1, #0
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff f8a3 	bl	8001664 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2101      	movs	r1, #1
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff f807 	bl	8001538 <LL_ADC_GetOffsetChannel>
 800252a:	4603      	mov	r3, r0
 800252c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10a      	bne.n	800254a <HAL_ADC_ConfigChannel+0x322>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2101      	movs	r1, #1
 800253a:	4618      	mov	r0, r3
 800253c:	f7fe fffc 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8002540:	4603      	mov	r3, r0
 8002542:	0e9b      	lsrs	r3, r3, #26
 8002544:	f003 021f 	and.w	r2, r3, #31
 8002548:	e017      	b.n	800257a <HAL_ADC_ConfigChannel+0x352>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2101      	movs	r1, #1
 8002550:	4618      	mov	r0, r3
 8002552:	f7fe fff1 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8002556:	4603      	mov	r3, r0
 8002558:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800255c:	fa93 f3a3 	rbit	r3, r3
 8002560:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002564:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002568:	2b00      	cmp	r3, #0
 800256a:	d101      	bne.n	8002570 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 800256c:	2320      	movs	r3, #32
 800256e:	e003      	b.n	8002578 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002570:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002572:	fab3 f383 	clz	r3, r3
 8002576:	b2db      	uxtb	r3, r3
 8002578:	461a      	mov	r2, r3
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002582:	2b00      	cmp	r3, #0
 8002584:	d105      	bne.n	8002592 <HAL_ADC_ConfigChannel+0x36a>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	0e9b      	lsrs	r3, r3, #26
 800258c:	f003 031f 	and.w	r3, r3, #31
 8002590:	e011      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x38e>
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800259a:	fa93 f3a3 	rbit	r3, r3
 800259e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80025a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80025a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80025aa:	2320      	movs	r3, #32
 80025ac:	e003      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80025ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025b0:	fab3 f383 	clz	r3, r3
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d106      	bne.n	80025c8 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2200      	movs	r2, #0
 80025c0:	2101      	movs	r1, #1
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff f84e 	bl	8001664 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2102      	movs	r1, #2
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe ffb2 	bl	8001538 <LL_ADC_GetOffsetChannel>
 80025d4:	4603      	mov	r3, r0
 80025d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10a      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x3cc>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2102      	movs	r1, #2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe ffa7 	bl	8001538 <LL_ADC_GetOffsetChannel>
 80025ea:	4603      	mov	r3, r0
 80025ec:	0e9b      	lsrs	r3, r3, #26
 80025ee:	f003 021f 	and.w	r2, r3, #31
 80025f2:	e017      	b.n	8002624 <HAL_ADC_ConfigChannel+0x3fc>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2102      	movs	r1, #2
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe ff9c 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8002600:	4603      	mov	r3, r0
 8002602:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800260c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800260e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002616:	2320      	movs	r3, #32
 8002618:	e003      	b.n	8002622 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800261a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800261c:	fab3 f383 	clz	r3, r3
 8002620:	b2db      	uxtb	r3, r3
 8002622:	461a      	mov	r2, r3
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800262c:	2b00      	cmp	r3, #0
 800262e:	d105      	bne.n	800263c <HAL_ADC_ConfigChannel+0x414>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	0e9b      	lsrs	r3, r3, #26
 8002636:	f003 031f 	and.w	r3, r3, #31
 800263a:	e011      	b.n	8002660 <HAL_ADC_ConfigChannel+0x438>
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002644:	fa93 f3a3 	rbit	r3, r3
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800264a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800264c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800264e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002654:	2320      	movs	r3, #32
 8002656:	e003      	b.n	8002660 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800265a:	fab3 f383 	clz	r3, r3
 800265e:	b2db      	uxtb	r3, r3
 8002660:	429a      	cmp	r2, r3
 8002662:	d106      	bne.n	8002672 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2200      	movs	r2, #0
 800266a:	2102      	movs	r1, #2
 800266c:	4618      	mov	r0, r3
 800266e:	f7fe fff9 	bl	8001664 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2103      	movs	r1, #3
 8002678:	4618      	mov	r0, r3
 800267a:	f7fe ff5d 	bl	8001538 <LL_ADC_GetOffsetChannel>
 800267e:	4603      	mov	r3, r0
 8002680:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002684:	2b00      	cmp	r3, #0
 8002686:	d10a      	bne.n	800269e <HAL_ADC_ConfigChannel+0x476>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2103      	movs	r1, #3
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe ff52 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8002694:	4603      	mov	r3, r0
 8002696:	0e9b      	lsrs	r3, r3, #26
 8002698:	f003 021f 	and.w	r2, r3, #31
 800269c:	e017      	b.n	80026ce <HAL_ADC_ConfigChannel+0x4a6>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2103      	movs	r1, #3
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7fe ff47 	bl	8001538 <LL_ADC_GetOffsetChannel>
 80026aa:	4603      	mov	r3, r0
 80026ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	fa93 f3a3 	rbit	r3, r3
 80026b4:	61fb      	str	r3, [r7, #28]
  return result;
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80026c0:	2320      	movs	r3, #32
 80026c2:	e003      	b.n	80026cc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80026c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c6:	fab3 f383 	clz	r3, r3
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	461a      	mov	r2, r3
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d105      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x4be>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	0e9b      	lsrs	r3, r3, #26
 80026e0:	f003 031f 	and.w	r3, r3, #31
 80026e4:	e011      	b.n	800270a <HAL_ADC_ConfigChannel+0x4e2>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa93 f3a3 	rbit	r3, r3
 80026f2:	613b      	str	r3, [r7, #16]
  return result;
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80026fe:	2320      	movs	r3, #32
 8002700:	e003      	b.n	800270a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	fab3 f383 	clz	r3, r3
 8002708:	b2db      	uxtb	r3, r3
 800270a:	429a      	cmp	r2, r3
 800270c:	d14f      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2200      	movs	r2, #0
 8002714:	2103      	movs	r1, #3
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe ffa4 	bl	8001664 <LL_ADC_SetOffsetState>
 800271c:	e047      	b.n	80027ae <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002724:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	069b      	lsls	r3, r3, #26
 800272e:	429a      	cmp	r2, r3
 8002730:	d107      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002740:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002748:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	069b      	lsls	r3, r3, #26
 8002752:	429a      	cmp	r2, r3
 8002754:	d107      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002764:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800276c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	069b      	lsls	r3, r3, #26
 8002776:	429a      	cmp	r2, r3
 8002778:	d107      	bne.n	800278a <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002788:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002790:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	069b      	lsls	r3, r3, #26
 800279a:	429a      	cmp	r2, r3
 800279c:	d107      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80027ac:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff f8a8 	bl	8001908 <LL_ADC_IsEnabled>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f040 81ea 	bne.w	8002b94 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6818      	ldr	r0, [r3, #0]
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6819      	ldr	r1, [r3, #0]
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	461a      	mov	r2, r3
 80027ce:	f7fe fff1 	bl	80017b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	4a7a      	ldr	r2, [pc, #488]	@ (80029c0 <HAL_ADC_ConfigChannel+0x798>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	f040 80e0 	bne.w	800299e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4977      	ldr	r1, [pc, #476]	@ (80029c4 <HAL_ADC_ConfigChannel+0x79c>)
 80027e8:	428b      	cmp	r3, r1
 80027ea:	d147      	bne.n	800287c <HAL_ADC_ConfigChannel+0x654>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4975      	ldr	r1, [pc, #468]	@ (80029c8 <HAL_ADC_ConfigChannel+0x7a0>)
 80027f2:	428b      	cmp	r3, r1
 80027f4:	d040      	beq.n	8002878 <HAL_ADC_ConfigChannel+0x650>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4974      	ldr	r1, [pc, #464]	@ (80029cc <HAL_ADC_ConfigChannel+0x7a4>)
 80027fc:	428b      	cmp	r3, r1
 80027fe:	d039      	beq.n	8002874 <HAL_ADC_ConfigChannel+0x64c>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4972      	ldr	r1, [pc, #456]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7a8>)
 8002806:	428b      	cmp	r3, r1
 8002808:	d032      	beq.n	8002870 <HAL_ADC_ConfigChannel+0x648>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4971      	ldr	r1, [pc, #452]	@ (80029d4 <HAL_ADC_ConfigChannel+0x7ac>)
 8002810:	428b      	cmp	r3, r1
 8002812:	d02b      	beq.n	800286c <HAL_ADC_ConfigChannel+0x644>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	496f      	ldr	r1, [pc, #444]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7b0>)
 800281a:	428b      	cmp	r3, r1
 800281c:	d024      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x640>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	496e      	ldr	r1, [pc, #440]	@ (80029dc <HAL_ADC_ConfigChannel+0x7b4>)
 8002824:	428b      	cmp	r3, r1
 8002826:	d01d      	beq.n	8002864 <HAL_ADC_ConfigChannel+0x63c>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	496c      	ldr	r1, [pc, #432]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7b8>)
 800282e:	428b      	cmp	r3, r1
 8002830:	d016      	beq.n	8002860 <HAL_ADC_ConfigChannel+0x638>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	496b      	ldr	r1, [pc, #428]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7bc>)
 8002838:	428b      	cmp	r3, r1
 800283a:	d00f      	beq.n	800285c <HAL_ADC_ConfigChannel+0x634>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4969      	ldr	r1, [pc, #420]	@ (80029e8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002842:	428b      	cmp	r3, r1
 8002844:	d008      	beq.n	8002858 <HAL_ADC_ConfigChannel+0x630>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4968      	ldr	r1, [pc, #416]	@ (80029ec <HAL_ADC_ConfigChannel+0x7c4>)
 800284c:	428b      	cmp	r3, r1
 800284e:	d101      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x62c>
 8002850:	4b67      	ldr	r3, [pc, #412]	@ (80029f0 <HAL_ADC_ConfigChannel+0x7c8>)
 8002852:	e0a0      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002854:	2300      	movs	r3, #0
 8002856:	e09e      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002858:	4b66      	ldr	r3, [pc, #408]	@ (80029f4 <HAL_ADC_ConfigChannel+0x7cc>)
 800285a:	e09c      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 800285c:	4b66      	ldr	r3, [pc, #408]	@ (80029f8 <HAL_ADC_ConfigChannel+0x7d0>)
 800285e:	e09a      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002860:	4b60      	ldr	r3, [pc, #384]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7bc>)
 8002862:	e098      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002864:	4b5e      	ldr	r3, [pc, #376]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7b8>)
 8002866:	e096      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002868:	4b64      	ldr	r3, [pc, #400]	@ (80029fc <HAL_ADC_ConfigChannel+0x7d4>)
 800286a:	e094      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 800286c:	4b64      	ldr	r3, [pc, #400]	@ (8002a00 <HAL_ADC_ConfigChannel+0x7d8>)
 800286e:	e092      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002870:	4b64      	ldr	r3, [pc, #400]	@ (8002a04 <HAL_ADC_ConfigChannel+0x7dc>)
 8002872:	e090      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002874:	4b64      	ldr	r3, [pc, #400]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7e0>)
 8002876:	e08e      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002878:	2301      	movs	r3, #1
 800287a:	e08c      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4962      	ldr	r1, [pc, #392]	@ (8002a0c <HAL_ADC_ConfigChannel+0x7e4>)
 8002882:	428b      	cmp	r3, r1
 8002884:	d140      	bne.n	8002908 <HAL_ADC_ConfigChannel+0x6e0>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	494f      	ldr	r1, [pc, #316]	@ (80029c8 <HAL_ADC_ConfigChannel+0x7a0>)
 800288c:	428b      	cmp	r3, r1
 800288e:	d039      	beq.n	8002904 <HAL_ADC_ConfigChannel+0x6dc>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	494d      	ldr	r1, [pc, #308]	@ (80029cc <HAL_ADC_ConfigChannel+0x7a4>)
 8002896:	428b      	cmp	r3, r1
 8002898:	d032      	beq.n	8002900 <HAL_ADC_ConfigChannel+0x6d8>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	494c      	ldr	r1, [pc, #304]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7a8>)
 80028a0:	428b      	cmp	r3, r1
 80028a2:	d02b      	beq.n	80028fc <HAL_ADC_ConfigChannel+0x6d4>
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	494a      	ldr	r1, [pc, #296]	@ (80029d4 <HAL_ADC_ConfigChannel+0x7ac>)
 80028aa:	428b      	cmp	r3, r1
 80028ac:	d024      	beq.n	80028f8 <HAL_ADC_ConfigChannel+0x6d0>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4949      	ldr	r1, [pc, #292]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7b0>)
 80028b4:	428b      	cmp	r3, r1
 80028b6:	d01d      	beq.n	80028f4 <HAL_ADC_ConfigChannel+0x6cc>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4947      	ldr	r1, [pc, #284]	@ (80029dc <HAL_ADC_ConfigChannel+0x7b4>)
 80028be:	428b      	cmp	r3, r1
 80028c0:	d016      	beq.n	80028f0 <HAL_ADC_ConfigChannel+0x6c8>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4946      	ldr	r1, [pc, #280]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7b8>)
 80028c8:	428b      	cmp	r3, r1
 80028ca:	d00f      	beq.n	80028ec <HAL_ADC_ConfigChannel+0x6c4>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4944      	ldr	r1, [pc, #272]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7bc>)
 80028d2:	428b      	cmp	r3, r1
 80028d4:	d008      	beq.n	80028e8 <HAL_ADC_ConfigChannel+0x6c0>
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4944      	ldr	r1, [pc, #272]	@ (80029ec <HAL_ADC_ConfigChannel+0x7c4>)
 80028dc:	428b      	cmp	r3, r1
 80028de:	d101      	bne.n	80028e4 <HAL_ADC_ConfigChannel+0x6bc>
 80028e0:	4b43      	ldr	r3, [pc, #268]	@ (80029f0 <HAL_ADC_ConfigChannel+0x7c8>)
 80028e2:	e058      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 80028e4:	2300      	movs	r3, #0
 80028e6:	e056      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 80028e8:	4b43      	ldr	r3, [pc, #268]	@ (80029f8 <HAL_ADC_ConfigChannel+0x7d0>)
 80028ea:	e054      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 80028ec:	4b3d      	ldr	r3, [pc, #244]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7bc>)
 80028ee:	e052      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 80028f0:	4b3b      	ldr	r3, [pc, #236]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7b8>)
 80028f2:	e050      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 80028f4:	4b41      	ldr	r3, [pc, #260]	@ (80029fc <HAL_ADC_ConfigChannel+0x7d4>)
 80028f6:	e04e      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 80028f8:	4b41      	ldr	r3, [pc, #260]	@ (8002a00 <HAL_ADC_ConfigChannel+0x7d8>)
 80028fa:	e04c      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 80028fc:	4b41      	ldr	r3, [pc, #260]	@ (8002a04 <HAL_ADC_ConfigChannel+0x7dc>)
 80028fe:	e04a      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002900:	4b41      	ldr	r3, [pc, #260]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7e0>)
 8002902:	e048      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002904:	2301      	movs	r3, #1
 8002906:	e046      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4940      	ldr	r1, [pc, #256]	@ (8002a10 <HAL_ADC_ConfigChannel+0x7e8>)
 800290e:	428b      	cmp	r3, r1
 8002910:	d140      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x76c>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	492c      	ldr	r1, [pc, #176]	@ (80029c8 <HAL_ADC_ConfigChannel+0x7a0>)
 8002918:	428b      	cmp	r3, r1
 800291a:	d039      	beq.n	8002990 <HAL_ADC_ConfigChannel+0x768>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	492a      	ldr	r1, [pc, #168]	@ (80029cc <HAL_ADC_ConfigChannel+0x7a4>)
 8002922:	428b      	cmp	r3, r1
 8002924:	d032      	beq.n	800298c <HAL_ADC_ConfigChannel+0x764>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4929      	ldr	r1, [pc, #164]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7a8>)
 800292c:	428b      	cmp	r3, r1
 800292e:	d02b      	beq.n	8002988 <HAL_ADC_ConfigChannel+0x760>
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4927      	ldr	r1, [pc, #156]	@ (80029d4 <HAL_ADC_ConfigChannel+0x7ac>)
 8002936:	428b      	cmp	r3, r1
 8002938:	d024      	beq.n	8002984 <HAL_ADC_ConfigChannel+0x75c>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4926      	ldr	r1, [pc, #152]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7b0>)
 8002940:	428b      	cmp	r3, r1
 8002942:	d01d      	beq.n	8002980 <HAL_ADC_ConfigChannel+0x758>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4924      	ldr	r1, [pc, #144]	@ (80029dc <HAL_ADC_ConfigChannel+0x7b4>)
 800294a:	428b      	cmp	r3, r1
 800294c:	d016      	beq.n	800297c <HAL_ADC_ConfigChannel+0x754>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4923      	ldr	r1, [pc, #140]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7b8>)
 8002954:	428b      	cmp	r3, r1
 8002956:	d00f      	beq.n	8002978 <HAL_ADC_ConfigChannel+0x750>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4926      	ldr	r1, [pc, #152]	@ (80029f8 <HAL_ADC_ConfigChannel+0x7d0>)
 800295e:	428b      	cmp	r3, r1
 8002960:	d008      	beq.n	8002974 <HAL_ADC_ConfigChannel+0x74c>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	492b      	ldr	r1, [pc, #172]	@ (8002a14 <HAL_ADC_ConfigChannel+0x7ec>)
 8002968:	428b      	cmp	r3, r1
 800296a:	d101      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x748>
 800296c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a18 <HAL_ADC_ConfigChannel+0x7f0>)
 800296e:	e012      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002970:	2300      	movs	r3, #0
 8002972:	e010      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002974:	4b27      	ldr	r3, [pc, #156]	@ (8002a14 <HAL_ADC_ConfigChannel+0x7ec>)
 8002976:	e00e      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002978:	4b1a      	ldr	r3, [pc, #104]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7bc>)
 800297a:	e00c      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 800297c:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7b8>)
 800297e:	e00a      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002980:	4b1e      	ldr	r3, [pc, #120]	@ (80029fc <HAL_ADC_ConfigChannel+0x7d4>)
 8002982:	e008      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002984:	4b1e      	ldr	r3, [pc, #120]	@ (8002a00 <HAL_ADC_ConfigChannel+0x7d8>)
 8002986:	e006      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002988:	4b1e      	ldr	r3, [pc, #120]	@ (8002a04 <HAL_ADC_ConfigChannel+0x7dc>)
 800298a:	e004      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 800298c:	4b1e      	ldr	r3, [pc, #120]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7e0>)
 800298e:	e002      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002990:	2301      	movs	r3, #1
 8002992:	e000      	b.n	8002996 <HAL_ADC_ConfigChannel+0x76e>
 8002994:	2300      	movs	r3, #0
 8002996:	4619      	mov	r1, r3
 8002998:	4610      	mov	r0, r2
 800299a:	f7fe fd61 	bl	8001460 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f280 80f6 	bge.w	8002b94 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <HAL_ADC_ConfigChannel+0x79c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d004      	beq.n	80029bc <HAL_ADC_ConfigChannel+0x794>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a15      	ldr	r2, [pc, #84]	@ (8002a0c <HAL_ADC_ConfigChannel+0x7e4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d131      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x7f8>
 80029bc:	4b17      	ldr	r3, [pc, #92]	@ (8002a1c <HAL_ADC_ConfigChannel+0x7f4>)
 80029be:	e030      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x7fa>
 80029c0:	47ff0000 	.word	0x47ff0000
 80029c4:	40022000 	.word	0x40022000
 80029c8:	04300002 	.word	0x04300002
 80029cc:	08600004 	.word	0x08600004
 80029d0:	0c900008 	.word	0x0c900008
 80029d4:	10c00010 	.word	0x10c00010
 80029d8:	14f00020 	.word	0x14f00020
 80029dc:	2a000400 	.word	0x2a000400
 80029e0:	2e300800 	.word	0x2e300800
 80029e4:	32601000 	.word	0x32601000
 80029e8:	43210000 	.word	0x43210000
 80029ec:	4b840000 	.word	0x4b840000
 80029f0:	4fb80000 	.word	0x4fb80000
 80029f4:	47520000 	.word	0x47520000
 80029f8:	36902000 	.word	0x36902000
 80029fc:	25b00200 	.word	0x25b00200
 8002a00:	21800100 	.word	0x21800100
 8002a04:	1d500080 	.word	0x1d500080
 8002a08:	19200040 	.word	0x19200040
 8002a0c:	40022100 	.word	0x40022100
 8002a10:	58026000 	.word	0x58026000
 8002a14:	3ac04000 	.word	0x3ac04000
 8002a18:	3ef08000 	.word	0x3ef08000
 8002a1c:	40022300 	.word	0x40022300
 8002a20:	4b61      	ldr	r3, [pc, #388]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x980>)
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe fd0e 	bl	8001444 <LL_ADC_GetCommonPathInternalCh>
 8002a28:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a5f      	ldr	r2, [pc, #380]	@ (8002bac <HAL_ADC_ConfigChannel+0x984>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d004      	beq.n	8002a3e <HAL_ADC_ConfigChannel+0x816>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a5d      	ldr	r2, [pc, #372]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x988>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d10e      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x834>
 8002a3e:	485b      	ldr	r0, [pc, #364]	@ (8002bac <HAL_ADC_ConfigChannel+0x984>)
 8002a40:	f7fe ff62 	bl	8001908 <LL_ADC_IsEnabled>
 8002a44:	4604      	mov	r4, r0
 8002a46:	485a      	ldr	r0, [pc, #360]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x988>)
 8002a48:	f7fe ff5e 	bl	8001908 <LL_ADC_IsEnabled>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	4323      	orrs	r3, r4
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	bf0c      	ite	eq
 8002a54:	2301      	moveq	r3, #1
 8002a56:	2300      	movne	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	e008      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x846>
 8002a5c:	4855      	ldr	r0, [pc, #340]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x98c>)
 8002a5e:	f7fe ff53 	bl	8001908 <LL_ADC_IsEnabled>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	bf0c      	ite	eq
 8002a68:	2301      	moveq	r3, #1
 8002a6a:	2300      	movne	r3, #0
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d07d      	beq.n	8002b6e <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a50      	ldr	r2, [pc, #320]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x990>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d130      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x8b6>
 8002a7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d12b      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a4a      	ldr	r2, [pc, #296]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x98c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	f040 8081 	bne.w	8002b94 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a45      	ldr	r2, [pc, #276]	@ (8002bac <HAL_ADC_ConfigChannel+0x984>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d004      	beq.n	8002aa6 <HAL_ADC_ConfigChannel+0x87e>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a43      	ldr	r2, [pc, #268]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x988>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d101      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x882>
 8002aa6:	4a45      	ldr	r2, [pc, #276]	@ (8002bbc <HAL_ADC_ConfigChannel+0x994>)
 8002aa8:	e000      	b.n	8002aac <HAL_ADC_ConfigChannel+0x884>
 8002aaa:	4a3f      	ldr	r2, [pc, #252]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x980>)
 8002aac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002aae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4610      	mov	r0, r2
 8002ab6:	f7fe fcb2 	bl	800141e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002aba:	4b41      	ldr	r3, [pc, #260]	@ (8002bc0 <HAL_ADC_ConfigChannel+0x998>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	099b      	lsrs	r3, r3, #6
 8002ac0:	4a40      	ldr	r2, [pc, #256]	@ (8002bc4 <HAL_ADC_ConfigChannel+0x99c>)
 8002ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac6:	099b      	lsrs	r3, r3, #6
 8002ac8:	3301      	adds	r3, #1
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002ace:	e002      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1f9      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002adc:	e05a      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a39      	ldr	r2, [pc, #228]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x9a0>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d11e      	bne.n	8002b26 <HAL_ADC_ConfigChannel+0x8fe>
 8002ae8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002aea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d119      	bne.n	8002b26 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x98c>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d14b      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a2a      	ldr	r2, [pc, #168]	@ (8002bac <HAL_ADC_ConfigChannel+0x984>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d004      	beq.n	8002b10 <HAL_ADC_ConfigChannel+0x8e8>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a29      	ldr	r2, [pc, #164]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x988>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d101      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x8ec>
 8002b10:	4a2a      	ldr	r2, [pc, #168]	@ (8002bbc <HAL_ADC_ConfigChannel+0x994>)
 8002b12:	e000      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x8ee>
 8002b14:	4a24      	ldr	r2, [pc, #144]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x980>)
 8002b16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4610      	mov	r0, r2
 8002b20:	f7fe fc7d 	bl	800141e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b24:	e036      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a28      	ldr	r2, [pc, #160]	@ (8002bcc <HAL_ADC_ConfigChannel+0x9a4>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d131      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
 8002b30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d12c      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a1d      	ldr	r2, [pc, #116]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x98c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d127      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a18      	ldr	r2, [pc, #96]	@ (8002bac <HAL_ADC_ConfigChannel+0x984>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d004      	beq.n	8002b58 <HAL_ADC_ConfigChannel+0x930>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a17      	ldr	r2, [pc, #92]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x988>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d101      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x934>
 8002b58:	4a18      	ldr	r2, [pc, #96]	@ (8002bbc <HAL_ADC_ConfigChannel+0x994>)
 8002b5a:	e000      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x936>
 8002b5c:	4a12      	ldr	r2, [pc, #72]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x980>)
 8002b5e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b64:	4619      	mov	r1, r3
 8002b66:	4610      	mov	r0, r2
 8002b68:	f7fe fc59 	bl	800141e <LL_ADC_SetCommonPathInternalCh>
 8002b6c:	e012      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b72:	f043 0220 	orr.w	r2, r3, #32
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002b80:	e008      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b86:	f043 0220 	orr.w	r2, r3, #32
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002b9c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3794      	adds	r7, #148	@ 0x94
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd90      	pop	{r4, r7, pc}
 8002ba8:	58026300 	.word	0x58026300
 8002bac:	40022000 	.word	0x40022000
 8002bb0:	40022100 	.word	0x40022100
 8002bb4:	58026000 	.word	0x58026000
 8002bb8:	c7520000 	.word	0xc7520000
 8002bbc:	40022300 	.word	0x40022300
 8002bc0:	24000020 	.word	0x24000020
 8002bc4:	053e2d63 	.word	0x053e2d63
 8002bc8:	c3210000 	.word	0xc3210000
 8002bcc:	cb840000 	.word	0xcb840000

08002bd0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a6c      	ldr	r2, [pc, #432]	@ (8002d90 <ADC_ConfigureBoostMode+0x1c0>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d004      	beq.n	8002bec <ADC_ConfigureBoostMode+0x1c>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a6b      	ldr	r2, [pc, #428]	@ (8002d94 <ADC_ConfigureBoostMode+0x1c4>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d109      	bne.n	8002c00 <ADC_ConfigureBoostMode+0x30>
 8002bec:	4b6a      	ldr	r3, [pc, #424]	@ (8002d98 <ADC_ConfigureBoostMode+0x1c8>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	bf14      	ite	ne
 8002bf8:	2301      	movne	r3, #1
 8002bfa:	2300      	moveq	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	e008      	b.n	8002c12 <ADC_ConfigureBoostMode+0x42>
 8002c00:	4b66      	ldr	r3, [pc, #408]	@ (8002d9c <ADC_ConfigureBoostMode+0x1cc>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	bf14      	ite	ne
 8002c0c:	2301      	movne	r3, #1
 8002c0e:	2300      	moveq	r3, #0
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d01c      	beq.n	8002c50 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002c16:	f004 fa1d 	bl	8007054 <HAL_RCC_GetHCLKFreq>
 8002c1a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c24:	d010      	beq.n	8002c48 <ADC_ConfigureBoostMode+0x78>
 8002c26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c2a:	d873      	bhi.n	8002d14 <ADC_ConfigureBoostMode+0x144>
 8002c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c30:	d002      	beq.n	8002c38 <ADC_ConfigureBoostMode+0x68>
 8002c32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c36:	d16d      	bne.n	8002d14 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	0c1b      	lsrs	r3, r3, #16
 8002c3e:	68fa      	ldr	r2, [r7, #12]
 8002c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c44:	60fb      	str	r3, [r7, #12]
        break;
 8002c46:	e068      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	089b      	lsrs	r3, r3, #2
 8002c4c:	60fb      	str	r3, [r7, #12]
        break;
 8002c4e:	e064      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002c50:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002c54:	f04f 0100 	mov.w	r1, #0
 8002c58:	f005 fbe2 	bl	8008420 <HAL_RCCEx_GetPeriphCLKFreq>
 8002c5c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c66:	d051      	beq.n	8002d0c <ADC_ConfigureBoostMode+0x13c>
 8002c68:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c6c:	d854      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002c6e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c72:	d047      	beq.n	8002d04 <ADC_ConfigureBoostMode+0x134>
 8002c74:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c78:	d84e      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002c7a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c7e:	d03d      	beq.n	8002cfc <ADC_ConfigureBoostMode+0x12c>
 8002c80:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c84:	d848      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002c86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c8a:	d033      	beq.n	8002cf4 <ADC_ConfigureBoostMode+0x124>
 8002c8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c90:	d842      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002c92:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c96:	d029      	beq.n	8002cec <ADC_ConfigureBoostMode+0x11c>
 8002c98:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c9c:	d83c      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002c9e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002ca2:	d01a      	beq.n	8002cda <ADC_ConfigureBoostMode+0x10a>
 8002ca4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002ca8:	d836      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002caa:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002cae:	d014      	beq.n	8002cda <ADC_ConfigureBoostMode+0x10a>
 8002cb0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002cb4:	d830      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002cb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cba:	d00e      	beq.n	8002cda <ADC_ConfigureBoostMode+0x10a>
 8002cbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cc0:	d82a      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002cc2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002cc6:	d008      	beq.n	8002cda <ADC_ConfigureBoostMode+0x10a>
 8002cc8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ccc:	d824      	bhi.n	8002d18 <ADC_ConfigureBoostMode+0x148>
 8002cce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002cd2:	d002      	beq.n	8002cda <ADC_ConfigureBoostMode+0x10a>
 8002cd4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002cd8:	d11e      	bne.n	8002d18 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	0c9b      	lsrs	r3, r3, #18
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce8:	60fb      	str	r3, [r7, #12]
        break;
 8002cea:	e016      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	091b      	lsrs	r3, r3, #4
 8002cf0:	60fb      	str	r3, [r7, #12]
        break;
 8002cf2:	e012      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	60fb      	str	r3, [r7, #12]
        break;
 8002cfa:	e00e      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	099b      	lsrs	r3, r3, #6
 8002d00:	60fb      	str	r3, [r7, #12]
        break;
 8002d02:	e00a      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	09db      	lsrs	r3, r3, #7
 8002d08:	60fb      	str	r3, [r7, #12]
        break;
 8002d0a:	e006      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	0a1b      	lsrs	r3, r3, #8
 8002d10:	60fb      	str	r3, [r7, #12]
        break;
 8002d12:	e002      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
        break;
 8002d14:	bf00      	nop
 8002d16:	e000      	b.n	8002d1a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002d18:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	085b      	lsrs	r3, r3, #1
 8002d1e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4a1f      	ldr	r2, [pc, #124]	@ (8002da0 <ADC_ConfigureBoostMode+0x1d0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d808      	bhi.n	8002d3a <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d36:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002d38:	e025      	b.n	8002d86 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	4a19      	ldr	r2, [pc, #100]	@ (8002da4 <ADC_ConfigureBoostMode+0x1d4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d80a      	bhi.n	8002d58 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d54:	609a      	str	r2, [r3, #8]
}
 8002d56:	e016      	b.n	8002d86 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4a13      	ldr	r2, [pc, #76]	@ (8002da8 <ADC_ConfigureBoostMode+0x1d8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d80a      	bhi.n	8002d76 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d72:	609a      	str	r2, [r3, #8]
}
 8002d74:	e007      	b.n	8002d86 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002d84:	609a      	str	r2, [r3, #8]
}
 8002d86:	bf00      	nop
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40022000 	.word	0x40022000
 8002d94:	40022100 	.word	0x40022100
 8002d98:	40022300 	.word	0x40022300
 8002d9c:	58026300 	.word	0x58026300
 8002da0:	005f5e10 	.word	0x005f5e10
 8002da4:	00bebc20 	.word	0x00bebc20
 8002da8:	017d7840 	.word	0x017d7840

08002dac <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e20:	4b0b      	ldr	r3, [pc, #44]	@ (8002e50 <__NVIC_SetPriorityGrouping+0x40>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e38:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e3e:	4a04      	ldr	r2, [pc, #16]	@ (8002e50 <__NVIC_SetPriorityGrouping+0x40>)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	60d3      	str	r3, [r2, #12]
}
 8002e44:	bf00      	nop
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	e000ed00 	.word	0xe000ed00
 8002e54:	05fa0000 	.word	0x05fa0000

08002e58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e5c:	4b04      	ldr	r3, [pc, #16]	@ (8002e70 <__NVIC_GetPriorityGrouping+0x18>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	0a1b      	lsrs	r3, r3, #8
 8002e62:	f003 0307 	and.w	r3, r3, #7
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	db0b      	blt.n	8002e9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	f003 021f 	and.w	r2, r3, #31
 8002e8c:	4907      	ldr	r1, [pc, #28]	@ (8002eac <__NVIC_EnableIRQ+0x38>)
 8002e8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2001      	movs	r0, #1
 8002e96:	fa00 f202 	lsl.w	r2, r0, r2
 8002e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	e000e100 	.word	0xe000e100

08002eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	6039      	str	r1, [r7, #0]
 8002eba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ebc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	db0a      	blt.n	8002eda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	490c      	ldr	r1, [pc, #48]	@ (8002efc <__NVIC_SetPriority+0x4c>)
 8002eca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ece:	0112      	lsls	r2, r2, #4
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ed8:	e00a      	b.n	8002ef0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	4908      	ldr	r1, [pc, #32]	@ (8002f00 <__NVIC_SetPriority+0x50>)
 8002ee0:	88fb      	ldrh	r3, [r7, #6]
 8002ee2:	f003 030f 	and.w	r3, r3, #15
 8002ee6:	3b04      	subs	r3, #4
 8002ee8:	0112      	lsls	r2, r2, #4
 8002eea:	b2d2      	uxtb	r2, r2
 8002eec:	440b      	add	r3, r1
 8002eee:	761a      	strb	r2, [r3, #24]
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	e000e100 	.word	0xe000e100
 8002f00:	e000ed00 	.word	0xe000ed00

08002f04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b089      	sub	sp, #36	@ 0x24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f1c3 0307 	rsb	r3, r3, #7
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	bf28      	it	cs
 8002f22:	2304      	movcs	r3, #4
 8002f24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3304      	adds	r3, #4
 8002f2a:	2b06      	cmp	r3, #6
 8002f2c:	d902      	bls.n	8002f34 <NVIC_EncodePriority+0x30>
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3b03      	subs	r3, #3
 8002f32:	e000      	b.n	8002f36 <NVIC_EncodePriority+0x32>
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f38:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43da      	mvns	r2, r3
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	401a      	ands	r2, r3
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	fa01 f303 	lsl.w	r3, r1, r3
 8002f56:	43d9      	mvns	r1, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f5c:	4313      	orrs	r3, r2
         );
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3724      	adds	r7, #36	@ 0x24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
	...

08002f6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f7c:	d301      	bcc.n	8002f82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00f      	b.n	8002fa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f82:	4a0a      	ldr	r2, [pc, #40]	@ (8002fac <SysTick_Config+0x40>)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f8a:	210f      	movs	r1, #15
 8002f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f90:	f7ff ff8e 	bl	8002eb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f94:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <SysTick_Config+0x40>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f9a:	4b04      	ldr	r3, [pc, #16]	@ (8002fac <SysTick_Config+0x40>)
 8002f9c:	2207      	movs	r2, #7
 8002f9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	e000e010 	.word	0xe000e010

08002fb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7ff ff29 	bl	8002e10 <__NVIC_SetPriorityGrouping>
}
 8002fbe:	bf00      	nop
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b086      	sub	sp, #24
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	4603      	mov	r3, r0
 8002fce:	60b9      	str	r1, [r7, #8]
 8002fd0:	607a      	str	r2, [r7, #4]
 8002fd2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fd4:	f7ff ff40 	bl	8002e58 <__NVIC_GetPriorityGrouping>
 8002fd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	68b9      	ldr	r1, [r7, #8]
 8002fde:	6978      	ldr	r0, [r7, #20]
 8002fe0:	f7ff ff90 	bl	8002f04 <NVIC_EncodePriority>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fea:	4611      	mov	r1, r2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff ff5f 	bl	8002eb0 <__NVIC_SetPriority>
}
 8002ff2:	bf00      	nop
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b082      	sub	sp, #8
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	4603      	mov	r3, r0
 8003002:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003004:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff ff33 	bl	8002e74 <__NVIC_EnableIRQ>
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7ff ffa4 	bl	8002f6c <SysTick_Config>
 8003024:	4603      	mov	r3, r0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003034:	f3bf 8f5f 	dmb	sy
}
 8003038:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800303a:	4b07      	ldr	r3, [pc, #28]	@ (8003058 <HAL_MPU_Disable+0x28>)
 800303c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303e:	4a06      	ldr	r2, [pc, #24]	@ (8003058 <HAL_MPU_Disable+0x28>)
 8003040:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003044:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003046:	4b05      	ldr	r3, [pc, #20]	@ (800305c <HAL_MPU_Disable+0x2c>)
 8003048:	2200      	movs	r2, #0
 800304a:	605a      	str	r2, [r3, #4]
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	e000ed00 	.word	0xe000ed00
 800305c:	e000ed90 	.word	0xe000ed90

08003060 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003068:	4a0b      	ldr	r2, [pc, #44]	@ (8003098 <HAL_MPU_Enable+0x38>)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003072:	4b0a      	ldr	r3, [pc, #40]	@ (800309c <HAL_MPU_Enable+0x3c>)
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	4a09      	ldr	r2, [pc, #36]	@ (800309c <HAL_MPU_Enable+0x3c>)
 8003078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800307c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800307e:	f3bf 8f4f 	dsb	sy
}
 8003082:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003084:	f3bf 8f6f 	isb	sy
}
 8003088:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	e000ed90 	.word	0xe000ed90
 800309c:	e000ed00 	.word	0xe000ed00

080030a0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	785a      	ldrb	r2, [r3, #1]
 80030ac:	4b1b      	ldr	r3, [pc, #108]	@ (800311c <HAL_MPU_ConfigRegion+0x7c>)
 80030ae:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80030b0:	4b1a      	ldr	r3, [pc, #104]	@ (800311c <HAL_MPU_ConfigRegion+0x7c>)
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	4a19      	ldr	r2, [pc, #100]	@ (800311c <HAL_MPU_ConfigRegion+0x7c>)
 80030b6:	f023 0301 	bic.w	r3, r3, #1
 80030ba:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80030bc:	4a17      	ldr	r2, [pc, #92]	@ (800311c <HAL_MPU_ConfigRegion+0x7c>)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	7b1b      	ldrb	r3, [r3, #12]
 80030c8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	7adb      	ldrb	r3, [r3, #11]
 80030ce:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	7a9b      	ldrb	r3, [r3, #10]
 80030d6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	7b5b      	ldrb	r3, [r3, #13]
 80030de:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	7b9b      	ldrb	r3, [r3, #14]
 80030e6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	7bdb      	ldrb	r3, [r3, #15]
 80030ee:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	7a5b      	ldrb	r3, [r3, #9]
 80030f6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	7a1b      	ldrb	r3, [r3, #8]
 80030fe:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003100:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	7812      	ldrb	r2, [r2, #0]
 8003106:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003108:	4a04      	ldr	r2, [pc, #16]	@ (800311c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800310a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800310c:	6113      	str	r3, [r2, #16]
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	e000ed90 	.word	0xe000ed90

08003120 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003128:	f7fe f920 	bl	800136c <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d101      	bne.n	8003138 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e312      	b.n	800375e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a66      	ldr	r2, [pc, #408]	@ (80032d8 <HAL_DMA_Init+0x1b8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d04a      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a65      	ldr	r2, [pc, #404]	@ (80032dc <HAL_DMA_Init+0x1bc>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d045      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a63      	ldr	r2, [pc, #396]	@ (80032e0 <HAL_DMA_Init+0x1c0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d040      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a62      	ldr	r2, [pc, #392]	@ (80032e4 <HAL_DMA_Init+0x1c4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d03b      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a60      	ldr	r2, [pc, #384]	@ (80032e8 <HAL_DMA_Init+0x1c8>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d036      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a5f      	ldr	r2, [pc, #380]	@ (80032ec <HAL_DMA_Init+0x1cc>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d031      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a5d      	ldr	r2, [pc, #372]	@ (80032f0 <HAL_DMA_Init+0x1d0>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d02c      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a5c      	ldr	r2, [pc, #368]	@ (80032f4 <HAL_DMA_Init+0x1d4>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d027      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a5a      	ldr	r2, [pc, #360]	@ (80032f8 <HAL_DMA_Init+0x1d8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d022      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a59      	ldr	r2, [pc, #356]	@ (80032fc <HAL_DMA_Init+0x1dc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d01d      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a57      	ldr	r2, [pc, #348]	@ (8003300 <HAL_DMA_Init+0x1e0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d018      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a56      	ldr	r2, [pc, #344]	@ (8003304 <HAL_DMA_Init+0x1e4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d013      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a54      	ldr	r2, [pc, #336]	@ (8003308 <HAL_DMA_Init+0x1e8>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00e      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a53      	ldr	r2, [pc, #332]	@ (800330c <HAL_DMA_Init+0x1ec>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d009      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a51      	ldr	r2, [pc, #324]	@ (8003310 <HAL_DMA_Init+0x1f0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d004      	beq.n	80031d8 <HAL_DMA_Init+0xb8>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a50      	ldr	r2, [pc, #320]	@ (8003314 <HAL_DMA_Init+0x1f4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d101      	bne.n	80031dc <HAL_DMA_Init+0xbc>
 80031d8:	2301      	movs	r3, #1
 80031da:	e000      	b.n	80031de <HAL_DMA_Init+0xbe>
 80031dc:	2300      	movs	r3, #0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 813c 	beq.w	800345c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a37      	ldr	r2, [pc, #220]	@ (80032d8 <HAL_DMA_Init+0x1b8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d04a      	beq.n	8003294 <HAL_DMA_Init+0x174>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a36      	ldr	r2, [pc, #216]	@ (80032dc <HAL_DMA_Init+0x1bc>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d045      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a34      	ldr	r2, [pc, #208]	@ (80032e0 <HAL_DMA_Init+0x1c0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d040      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a33      	ldr	r2, [pc, #204]	@ (80032e4 <HAL_DMA_Init+0x1c4>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d03b      	beq.n	8003294 <HAL_DMA_Init+0x174>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a31      	ldr	r2, [pc, #196]	@ (80032e8 <HAL_DMA_Init+0x1c8>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d036      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a30      	ldr	r2, [pc, #192]	@ (80032ec <HAL_DMA_Init+0x1cc>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d031      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a2e      	ldr	r2, [pc, #184]	@ (80032f0 <HAL_DMA_Init+0x1d0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d02c      	beq.n	8003294 <HAL_DMA_Init+0x174>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a2d      	ldr	r2, [pc, #180]	@ (80032f4 <HAL_DMA_Init+0x1d4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d027      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a2b      	ldr	r2, [pc, #172]	@ (80032f8 <HAL_DMA_Init+0x1d8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d022      	beq.n	8003294 <HAL_DMA_Init+0x174>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a2a      	ldr	r2, [pc, #168]	@ (80032fc <HAL_DMA_Init+0x1dc>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d01d      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a28      	ldr	r2, [pc, #160]	@ (8003300 <HAL_DMA_Init+0x1e0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d018      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a27      	ldr	r2, [pc, #156]	@ (8003304 <HAL_DMA_Init+0x1e4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d013      	beq.n	8003294 <HAL_DMA_Init+0x174>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a25      	ldr	r2, [pc, #148]	@ (8003308 <HAL_DMA_Init+0x1e8>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d00e      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a24      	ldr	r2, [pc, #144]	@ (800330c <HAL_DMA_Init+0x1ec>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d009      	beq.n	8003294 <HAL_DMA_Init+0x174>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a22      	ldr	r2, [pc, #136]	@ (8003310 <HAL_DMA_Init+0x1f0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d004      	beq.n	8003294 <HAL_DMA_Init+0x174>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a21      	ldr	r2, [pc, #132]	@ (8003314 <HAL_DMA_Init+0x1f4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d108      	bne.n	80032a6 <HAL_DMA_Init+0x186>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0201 	bic.w	r2, r2, #1
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	e007      	b.n	80032b6 <HAL_DMA_Init+0x196>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0201 	bic.w	r2, r2, #1
 80032b4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032b6:	e02f      	b.n	8003318 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032b8:	f7fe f858 	bl	800136c <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b05      	cmp	r3, #5
 80032c4:	d928      	bls.n	8003318 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2203      	movs	r2, #3
 80032d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e242      	b.n	800375e <HAL_DMA_Init+0x63e>
 80032d8:	40020010 	.word	0x40020010
 80032dc:	40020028 	.word	0x40020028
 80032e0:	40020040 	.word	0x40020040
 80032e4:	40020058 	.word	0x40020058
 80032e8:	40020070 	.word	0x40020070
 80032ec:	40020088 	.word	0x40020088
 80032f0:	400200a0 	.word	0x400200a0
 80032f4:	400200b8 	.word	0x400200b8
 80032f8:	40020410 	.word	0x40020410
 80032fc:	40020428 	.word	0x40020428
 8003300:	40020440 	.word	0x40020440
 8003304:	40020458 	.word	0x40020458
 8003308:	40020470 	.word	0x40020470
 800330c:	40020488 	.word	0x40020488
 8003310:	400204a0 	.word	0x400204a0
 8003314:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1c8      	bne.n	80032b8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	4b83      	ldr	r3, [pc, #524]	@ (8003540 <HAL_DMA_Init+0x420>)
 8003332:	4013      	ands	r3, r2
 8003334:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800333e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800334a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003356:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	4313      	orrs	r3, r2
 8003362:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	2b04      	cmp	r3, #4
 800336a:	d107      	bne.n	800337c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003374:	4313      	orrs	r3, r2
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	4313      	orrs	r3, r2
 800337a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b28      	cmp	r3, #40	@ 0x28
 8003382:	d903      	bls.n	800338c <HAL_DMA_Init+0x26c>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b2e      	cmp	r3, #46	@ 0x2e
 800338a:	d91f      	bls.n	80033cc <HAL_DMA_Init+0x2ac>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b3e      	cmp	r3, #62	@ 0x3e
 8003392:	d903      	bls.n	800339c <HAL_DMA_Init+0x27c>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b42      	cmp	r3, #66	@ 0x42
 800339a:	d917      	bls.n	80033cc <HAL_DMA_Init+0x2ac>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b46      	cmp	r3, #70	@ 0x46
 80033a2:	d903      	bls.n	80033ac <HAL_DMA_Init+0x28c>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b48      	cmp	r3, #72	@ 0x48
 80033aa:	d90f      	bls.n	80033cc <HAL_DMA_Init+0x2ac>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b4e      	cmp	r3, #78	@ 0x4e
 80033b2:	d903      	bls.n	80033bc <HAL_DMA_Init+0x29c>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b52      	cmp	r3, #82	@ 0x52
 80033ba:	d907      	bls.n	80033cc <HAL_DMA_Init+0x2ac>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	2b73      	cmp	r3, #115	@ 0x73
 80033c2:	d905      	bls.n	80033d0 <HAL_DMA_Init+0x2b0>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b77      	cmp	r3, #119	@ 0x77
 80033ca:	d801      	bhi.n	80033d0 <HAL_DMA_Init+0x2b0>
 80033cc:	2301      	movs	r3, #1
 80033ce:	e000      	b.n	80033d2 <HAL_DMA_Init+0x2b2>
 80033d0:	2300      	movs	r3, #0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033dc:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f023 0307 	bic.w	r3, r3, #7
 80033f4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003404:	2b04      	cmp	r3, #4
 8003406:	d117      	bne.n	8003438 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	4313      	orrs	r3, r2
 8003410:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00e      	beq.n	8003438 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f001 f9b4 	bl	8004788 <DMA_CheckFifoParam>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d008      	beq.n	8003438 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2240      	movs	r2, #64	@ 0x40
 800342a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e192      	b.n	800375e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f001 f8ef 	bl	8004624 <DMA_CalcBaseAndBitshift>
 8003446:	4603      	mov	r3, r0
 8003448:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344e:	f003 031f 	and.w	r3, r3, #31
 8003452:	223f      	movs	r2, #63	@ 0x3f
 8003454:	409a      	lsls	r2, r3
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	609a      	str	r2, [r3, #8]
 800345a:	e0c8      	b.n	80035ee <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a38      	ldr	r2, [pc, #224]	@ (8003544 <HAL_DMA_Init+0x424>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d022      	beq.n	80034ac <HAL_DMA_Init+0x38c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a37      	ldr	r2, [pc, #220]	@ (8003548 <HAL_DMA_Init+0x428>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d01d      	beq.n	80034ac <HAL_DMA_Init+0x38c>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a35      	ldr	r2, [pc, #212]	@ (800354c <HAL_DMA_Init+0x42c>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d018      	beq.n	80034ac <HAL_DMA_Init+0x38c>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a34      	ldr	r2, [pc, #208]	@ (8003550 <HAL_DMA_Init+0x430>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d013      	beq.n	80034ac <HAL_DMA_Init+0x38c>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a32      	ldr	r2, [pc, #200]	@ (8003554 <HAL_DMA_Init+0x434>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00e      	beq.n	80034ac <HAL_DMA_Init+0x38c>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a31      	ldr	r2, [pc, #196]	@ (8003558 <HAL_DMA_Init+0x438>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d009      	beq.n	80034ac <HAL_DMA_Init+0x38c>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a2f      	ldr	r2, [pc, #188]	@ (800355c <HAL_DMA_Init+0x43c>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d004      	beq.n	80034ac <HAL_DMA_Init+0x38c>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a2e      	ldr	r2, [pc, #184]	@ (8003560 <HAL_DMA_Init+0x440>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d101      	bne.n	80034b0 <HAL_DMA_Init+0x390>
 80034ac:	2301      	movs	r3, #1
 80034ae:	e000      	b.n	80034b2 <HAL_DMA_Init+0x392>
 80034b0:	2300      	movs	r3, #0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 8092 	beq.w	80035dc <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a21      	ldr	r2, [pc, #132]	@ (8003544 <HAL_DMA_Init+0x424>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d021      	beq.n	8003506 <HAL_DMA_Init+0x3e6>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a20      	ldr	r2, [pc, #128]	@ (8003548 <HAL_DMA_Init+0x428>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d01c      	beq.n	8003506 <HAL_DMA_Init+0x3e6>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a1e      	ldr	r2, [pc, #120]	@ (800354c <HAL_DMA_Init+0x42c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d017      	beq.n	8003506 <HAL_DMA_Init+0x3e6>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a1d      	ldr	r2, [pc, #116]	@ (8003550 <HAL_DMA_Init+0x430>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d012      	beq.n	8003506 <HAL_DMA_Init+0x3e6>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003554 <HAL_DMA_Init+0x434>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d00d      	beq.n	8003506 <HAL_DMA_Init+0x3e6>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003558 <HAL_DMA_Init+0x438>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d008      	beq.n	8003506 <HAL_DMA_Init+0x3e6>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a18      	ldr	r2, [pc, #96]	@ (800355c <HAL_DMA_Init+0x43c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d003      	beq.n	8003506 <HAL_DMA_Init+0x3e6>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a17      	ldr	r2, [pc, #92]	@ (8003560 <HAL_DMA_Init+0x440>)
 8003504:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2202      	movs	r2, #2
 800350a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4b10      	ldr	r3, [pc, #64]	@ (8003564 <HAL_DMA_Init+0x444>)
 8003522:	4013      	ands	r3, r2
 8003524:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2b40      	cmp	r3, #64	@ 0x40
 800352c:	d01c      	beq.n	8003568 <HAL_DMA_Init+0x448>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b80      	cmp	r3, #128	@ 0x80
 8003534:	d102      	bne.n	800353c <HAL_DMA_Init+0x41c>
 8003536:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800353a:	e016      	b.n	800356a <HAL_DMA_Init+0x44a>
 800353c:	2300      	movs	r3, #0
 800353e:	e014      	b.n	800356a <HAL_DMA_Init+0x44a>
 8003540:	fe10803f 	.word	0xfe10803f
 8003544:	58025408 	.word	0x58025408
 8003548:	5802541c 	.word	0x5802541c
 800354c:	58025430 	.word	0x58025430
 8003550:	58025444 	.word	0x58025444
 8003554:	58025458 	.word	0x58025458
 8003558:	5802546c 	.word	0x5802546c
 800355c:	58025480 	.word	0x58025480
 8003560:	58025494 	.word	0x58025494
 8003564:	fffe000f 	.word	0xfffe000f
 8003568:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	68d2      	ldr	r2, [r2, #12]
 800356e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003570:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003578:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003580:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003588:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003590:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003598:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	4313      	orrs	r3, r2
 800359e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	461a      	mov	r2, r3
 80035ae:	4b6e      	ldr	r3, [pc, #440]	@ (8003768 <HAL_DMA_Init+0x648>)
 80035b0:	4413      	add	r3, r2
 80035b2:	4a6e      	ldr	r2, [pc, #440]	@ (800376c <HAL_DMA_Init+0x64c>)
 80035b4:	fba2 2303 	umull	r2, r3, r2, r3
 80035b8:	091b      	lsrs	r3, r3, #4
 80035ba:	009a      	lsls	r2, r3, #2
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f001 f82f 	bl	8004624 <DMA_CalcBaseAndBitshift>
 80035c6:	4603      	mov	r3, r0
 80035c8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ce:	f003 031f 	and.w	r3, r3, #31
 80035d2:	2201      	movs	r2, #1
 80035d4:	409a      	lsls	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	e008      	b.n	80035ee <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2240      	movs	r2, #64	@ 0x40
 80035e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2203      	movs	r2, #3
 80035e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e0b7      	b.n	800375e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a5f      	ldr	r2, [pc, #380]	@ (8003770 <HAL_DMA_Init+0x650>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d072      	beq.n	80036de <HAL_DMA_Init+0x5be>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a5d      	ldr	r2, [pc, #372]	@ (8003774 <HAL_DMA_Init+0x654>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d06d      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a5c      	ldr	r2, [pc, #368]	@ (8003778 <HAL_DMA_Init+0x658>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d068      	beq.n	80036de <HAL_DMA_Init+0x5be>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a5a      	ldr	r2, [pc, #360]	@ (800377c <HAL_DMA_Init+0x65c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d063      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a59      	ldr	r2, [pc, #356]	@ (8003780 <HAL_DMA_Init+0x660>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d05e      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a57      	ldr	r2, [pc, #348]	@ (8003784 <HAL_DMA_Init+0x664>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d059      	beq.n	80036de <HAL_DMA_Init+0x5be>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a56      	ldr	r2, [pc, #344]	@ (8003788 <HAL_DMA_Init+0x668>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d054      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a54      	ldr	r2, [pc, #336]	@ (800378c <HAL_DMA_Init+0x66c>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d04f      	beq.n	80036de <HAL_DMA_Init+0x5be>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a53      	ldr	r2, [pc, #332]	@ (8003790 <HAL_DMA_Init+0x670>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d04a      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a51      	ldr	r2, [pc, #324]	@ (8003794 <HAL_DMA_Init+0x674>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d045      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a50      	ldr	r2, [pc, #320]	@ (8003798 <HAL_DMA_Init+0x678>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d040      	beq.n	80036de <HAL_DMA_Init+0x5be>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a4e      	ldr	r2, [pc, #312]	@ (800379c <HAL_DMA_Init+0x67c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d03b      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a4d      	ldr	r2, [pc, #308]	@ (80037a0 <HAL_DMA_Init+0x680>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d036      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a4b      	ldr	r2, [pc, #300]	@ (80037a4 <HAL_DMA_Init+0x684>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d031      	beq.n	80036de <HAL_DMA_Init+0x5be>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a4a      	ldr	r2, [pc, #296]	@ (80037a8 <HAL_DMA_Init+0x688>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d02c      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a48      	ldr	r2, [pc, #288]	@ (80037ac <HAL_DMA_Init+0x68c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d027      	beq.n	80036de <HAL_DMA_Init+0x5be>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a47      	ldr	r2, [pc, #284]	@ (80037b0 <HAL_DMA_Init+0x690>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d022      	beq.n	80036de <HAL_DMA_Init+0x5be>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a45      	ldr	r2, [pc, #276]	@ (80037b4 <HAL_DMA_Init+0x694>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d01d      	beq.n	80036de <HAL_DMA_Init+0x5be>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a44      	ldr	r2, [pc, #272]	@ (80037b8 <HAL_DMA_Init+0x698>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d018      	beq.n	80036de <HAL_DMA_Init+0x5be>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a42      	ldr	r2, [pc, #264]	@ (80037bc <HAL_DMA_Init+0x69c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d013      	beq.n	80036de <HAL_DMA_Init+0x5be>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a41      	ldr	r2, [pc, #260]	@ (80037c0 <HAL_DMA_Init+0x6a0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d00e      	beq.n	80036de <HAL_DMA_Init+0x5be>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a3f      	ldr	r2, [pc, #252]	@ (80037c4 <HAL_DMA_Init+0x6a4>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d009      	beq.n	80036de <HAL_DMA_Init+0x5be>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a3e      	ldr	r2, [pc, #248]	@ (80037c8 <HAL_DMA_Init+0x6a8>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d004      	beq.n	80036de <HAL_DMA_Init+0x5be>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a3c      	ldr	r2, [pc, #240]	@ (80037cc <HAL_DMA_Init+0x6ac>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d101      	bne.n	80036e2 <HAL_DMA_Init+0x5c2>
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <HAL_DMA_Init+0x5c4>
 80036e2:	2300      	movs	r3, #0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d032      	beq.n	800374e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f001 f8c9 	bl	8004880 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	2b80      	cmp	r3, #128	@ 0x80
 80036f4:	d102      	bne.n	80036fc <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003710:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d010      	beq.n	800373c <HAL_DMA_Init+0x61c>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b08      	cmp	r3, #8
 8003720:	d80c      	bhi.n	800373c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f001 f946 	bl	80049b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800372c:	2200      	movs	r2, #0
 800372e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	e008      	b.n	800374e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	a7fdabf8 	.word	0xa7fdabf8
 800376c:	cccccccd 	.word	0xcccccccd
 8003770:	40020010 	.word	0x40020010
 8003774:	40020028 	.word	0x40020028
 8003778:	40020040 	.word	0x40020040
 800377c:	40020058 	.word	0x40020058
 8003780:	40020070 	.word	0x40020070
 8003784:	40020088 	.word	0x40020088
 8003788:	400200a0 	.word	0x400200a0
 800378c:	400200b8 	.word	0x400200b8
 8003790:	40020410 	.word	0x40020410
 8003794:	40020428 	.word	0x40020428
 8003798:	40020440 	.word	0x40020440
 800379c:	40020458 	.word	0x40020458
 80037a0:	40020470 	.word	0x40020470
 80037a4:	40020488 	.word	0x40020488
 80037a8:	400204a0 	.word	0x400204a0
 80037ac:	400204b8 	.word	0x400204b8
 80037b0:	58025408 	.word	0x58025408
 80037b4:	5802541c 	.word	0x5802541c
 80037b8:	58025430 	.word	0x58025430
 80037bc:	58025444 	.word	0x58025444
 80037c0:	58025458 	.word	0x58025458
 80037c4:	5802546c 	.word	0x5802546c
 80037c8:	58025480 	.word	0x58025480
 80037cc:	58025494 	.word	0x58025494

080037d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08a      	sub	sp, #40	@ 0x28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037dc:	4b67      	ldr	r3, [pc, #412]	@ (800397c <HAL_DMA_IRQHandler+0x1ac>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a67      	ldr	r2, [pc, #412]	@ (8003980 <HAL_DMA_IRQHandler+0x1b0>)
 80037e2:	fba2 2303 	umull	r2, r3, r2, r3
 80037e6:	0a9b      	lsrs	r3, r3, #10
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ee:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a5f      	ldr	r2, [pc, #380]	@ (8003984 <HAL_DMA_IRQHandler+0x1b4>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d04a      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a5d      	ldr	r2, [pc, #372]	@ (8003988 <HAL_DMA_IRQHandler+0x1b8>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d045      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a5c      	ldr	r2, [pc, #368]	@ (800398c <HAL_DMA_IRQHandler+0x1bc>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d040      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a5a      	ldr	r2, [pc, #360]	@ (8003990 <HAL_DMA_IRQHandler+0x1c0>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d03b      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a59      	ldr	r2, [pc, #356]	@ (8003994 <HAL_DMA_IRQHandler+0x1c4>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d036      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a57      	ldr	r2, [pc, #348]	@ (8003998 <HAL_DMA_IRQHandler+0x1c8>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d031      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a56      	ldr	r2, [pc, #344]	@ (800399c <HAL_DMA_IRQHandler+0x1cc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d02c      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a54      	ldr	r2, [pc, #336]	@ (80039a0 <HAL_DMA_IRQHandler+0x1d0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d027      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a53      	ldr	r2, [pc, #332]	@ (80039a4 <HAL_DMA_IRQHandler+0x1d4>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d022      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a51      	ldr	r2, [pc, #324]	@ (80039a8 <HAL_DMA_IRQHandler+0x1d8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d01d      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a50      	ldr	r2, [pc, #320]	@ (80039ac <HAL_DMA_IRQHandler+0x1dc>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d018      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a4e      	ldr	r2, [pc, #312]	@ (80039b0 <HAL_DMA_IRQHandler+0x1e0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a4d      	ldr	r2, [pc, #308]	@ (80039b4 <HAL_DMA_IRQHandler+0x1e4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d00e      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a4b      	ldr	r2, [pc, #300]	@ (80039b8 <HAL_DMA_IRQHandler+0x1e8>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d009      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a4a      	ldr	r2, [pc, #296]	@ (80039bc <HAL_DMA_IRQHandler+0x1ec>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d004      	beq.n	80038a2 <HAL_DMA_IRQHandler+0xd2>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a48      	ldr	r2, [pc, #288]	@ (80039c0 <HAL_DMA_IRQHandler+0x1f0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d101      	bne.n	80038a6 <HAL_DMA_IRQHandler+0xd6>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <HAL_DMA_IRQHandler+0xd8>
 80038a6:	2300      	movs	r3, #0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 842b 	beq.w	8004104 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b2:	f003 031f 	and.w	r3, r3, #31
 80038b6:	2208      	movs	r2, #8
 80038b8:	409a      	lsls	r2, r3
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	4013      	ands	r3, r2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 80a2 	beq.w	8003a08 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a2e      	ldr	r2, [pc, #184]	@ (8003984 <HAL_DMA_IRQHandler+0x1b4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d04a      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003988 <HAL_DMA_IRQHandler+0x1b8>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d045      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a2b      	ldr	r2, [pc, #172]	@ (800398c <HAL_DMA_IRQHandler+0x1bc>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d040      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a2a      	ldr	r2, [pc, #168]	@ (8003990 <HAL_DMA_IRQHandler+0x1c0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d03b      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a28      	ldr	r2, [pc, #160]	@ (8003994 <HAL_DMA_IRQHandler+0x1c4>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d036      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a27      	ldr	r2, [pc, #156]	@ (8003998 <HAL_DMA_IRQHandler+0x1c8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d031      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a25      	ldr	r2, [pc, #148]	@ (800399c <HAL_DMA_IRQHandler+0x1cc>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d02c      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a24      	ldr	r2, [pc, #144]	@ (80039a0 <HAL_DMA_IRQHandler+0x1d0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d027      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a22      	ldr	r2, [pc, #136]	@ (80039a4 <HAL_DMA_IRQHandler+0x1d4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d022      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a21      	ldr	r2, [pc, #132]	@ (80039a8 <HAL_DMA_IRQHandler+0x1d8>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d01d      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a1f      	ldr	r2, [pc, #124]	@ (80039ac <HAL_DMA_IRQHandler+0x1dc>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d018      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a1e      	ldr	r2, [pc, #120]	@ (80039b0 <HAL_DMA_IRQHandler+0x1e0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d013      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a1c      	ldr	r2, [pc, #112]	@ (80039b4 <HAL_DMA_IRQHandler+0x1e4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d00e      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a1b      	ldr	r2, [pc, #108]	@ (80039b8 <HAL_DMA_IRQHandler+0x1e8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d009      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a19      	ldr	r2, [pc, #100]	@ (80039bc <HAL_DMA_IRQHandler+0x1ec>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d004      	beq.n	8003964 <HAL_DMA_IRQHandler+0x194>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a18      	ldr	r2, [pc, #96]	@ (80039c0 <HAL_DMA_IRQHandler+0x1f0>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d12f      	bne.n	80039c4 <HAL_DMA_IRQHandler+0x1f4>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b00      	cmp	r3, #0
 8003970:	bf14      	ite	ne
 8003972:	2301      	movne	r3, #1
 8003974:	2300      	moveq	r3, #0
 8003976:	b2db      	uxtb	r3, r3
 8003978:	e02e      	b.n	80039d8 <HAL_DMA_IRQHandler+0x208>
 800397a:	bf00      	nop
 800397c:	24000020 	.word	0x24000020
 8003980:	1b4e81b5 	.word	0x1b4e81b5
 8003984:	40020010 	.word	0x40020010
 8003988:	40020028 	.word	0x40020028
 800398c:	40020040 	.word	0x40020040
 8003990:	40020058 	.word	0x40020058
 8003994:	40020070 	.word	0x40020070
 8003998:	40020088 	.word	0x40020088
 800399c:	400200a0 	.word	0x400200a0
 80039a0:	400200b8 	.word	0x400200b8
 80039a4:	40020410 	.word	0x40020410
 80039a8:	40020428 	.word	0x40020428
 80039ac:	40020440 	.word	0x40020440
 80039b0:	40020458 	.word	0x40020458
 80039b4:	40020470 	.word	0x40020470
 80039b8:	40020488 	.word	0x40020488
 80039bc:	400204a0 	.word	0x400204a0
 80039c0:	400204b8 	.word	0x400204b8
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0308 	and.w	r3, r3, #8
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	bf14      	ite	ne
 80039d2:	2301      	movne	r3, #1
 80039d4:	2300      	moveq	r3, #0
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d015      	beq.n	8003a08 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f022 0204 	bic.w	r2, r2, #4
 80039ea:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f0:	f003 031f 	and.w	r3, r3, #31
 80039f4:	2208      	movs	r2, #8
 80039f6:	409a      	lsls	r2, r3
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a00:	f043 0201 	orr.w	r2, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a0c:	f003 031f 	and.w	r3, r3, #31
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	fa22 f303 	lsr.w	r3, r2, r3
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d06e      	beq.n	8003afc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a69      	ldr	r2, [pc, #420]	@ (8003bc8 <HAL_DMA_IRQHandler+0x3f8>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d04a      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a67      	ldr	r2, [pc, #412]	@ (8003bcc <HAL_DMA_IRQHandler+0x3fc>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d045      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a66      	ldr	r2, [pc, #408]	@ (8003bd0 <HAL_DMA_IRQHandler+0x400>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d040      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a64      	ldr	r2, [pc, #400]	@ (8003bd4 <HAL_DMA_IRQHandler+0x404>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d03b      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a63      	ldr	r2, [pc, #396]	@ (8003bd8 <HAL_DMA_IRQHandler+0x408>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d036      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a61      	ldr	r2, [pc, #388]	@ (8003bdc <HAL_DMA_IRQHandler+0x40c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d031      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a60      	ldr	r2, [pc, #384]	@ (8003be0 <HAL_DMA_IRQHandler+0x410>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d02c      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a5e      	ldr	r2, [pc, #376]	@ (8003be4 <HAL_DMA_IRQHandler+0x414>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d027      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a5d      	ldr	r2, [pc, #372]	@ (8003be8 <HAL_DMA_IRQHandler+0x418>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d022      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a5b      	ldr	r2, [pc, #364]	@ (8003bec <HAL_DMA_IRQHandler+0x41c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d01d      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a5a      	ldr	r2, [pc, #360]	@ (8003bf0 <HAL_DMA_IRQHandler+0x420>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d018      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a58      	ldr	r2, [pc, #352]	@ (8003bf4 <HAL_DMA_IRQHandler+0x424>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d013      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a57      	ldr	r2, [pc, #348]	@ (8003bf8 <HAL_DMA_IRQHandler+0x428>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d00e      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a55      	ldr	r2, [pc, #340]	@ (8003bfc <HAL_DMA_IRQHandler+0x42c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d009      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a54      	ldr	r2, [pc, #336]	@ (8003c00 <HAL_DMA_IRQHandler+0x430>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d004      	beq.n	8003abe <HAL_DMA_IRQHandler+0x2ee>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a52      	ldr	r2, [pc, #328]	@ (8003c04 <HAL_DMA_IRQHandler+0x434>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d10a      	bne.n	8003ad4 <HAL_DMA_IRQHandler+0x304>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	bf14      	ite	ne
 8003acc:	2301      	movne	r3, #1
 8003ace:	2300      	moveq	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	e003      	b.n	8003adc <HAL_DMA_IRQHandler+0x30c>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2300      	movs	r3, #0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00d      	beq.n	8003afc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae4:	f003 031f 	and.w	r3, r3, #31
 8003ae8:	2201      	movs	r2, #1
 8003aea:	409a      	lsls	r2, r3
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af4:	f043 0202 	orr.w	r2, r3, #2
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b00:	f003 031f 	and.w	r3, r3, #31
 8003b04:	2204      	movs	r2, #4
 8003b06:	409a      	lsls	r2, r3
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 808f 	beq.w	8003c30 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a2c      	ldr	r2, [pc, #176]	@ (8003bc8 <HAL_DMA_IRQHandler+0x3f8>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d04a      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a2a      	ldr	r2, [pc, #168]	@ (8003bcc <HAL_DMA_IRQHandler+0x3fc>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d045      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a29      	ldr	r2, [pc, #164]	@ (8003bd0 <HAL_DMA_IRQHandler+0x400>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d040      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a27      	ldr	r2, [pc, #156]	@ (8003bd4 <HAL_DMA_IRQHandler+0x404>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d03b      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a26      	ldr	r2, [pc, #152]	@ (8003bd8 <HAL_DMA_IRQHandler+0x408>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d036      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a24      	ldr	r2, [pc, #144]	@ (8003bdc <HAL_DMA_IRQHandler+0x40c>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d031      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a23      	ldr	r2, [pc, #140]	@ (8003be0 <HAL_DMA_IRQHandler+0x410>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d02c      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a21      	ldr	r2, [pc, #132]	@ (8003be4 <HAL_DMA_IRQHandler+0x414>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d027      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a20      	ldr	r2, [pc, #128]	@ (8003be8 <HAL_DMA_IRQHandler+0x418>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d022      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a1e      	ldr	r2, [pc, #120]	@ (8003bec <HAL_DMA_IRQHandler+0x41c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d01d      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8003bf0 <HAL_DMA_IRQHandler+0x420>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d018      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a1b      	ldr	r2, [pc, #108]	@ (8003bf4 <HAL_DMA_IRQHandler+0x424>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d013      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8003bf8 <HAL_DMA_IRQHandler+0x428>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d00e      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a18      	ldr	r2, [pc, #96]	@ (8003bfc <HAL_DMA_IRQHandler+0x42c>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d009      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a17      	ldr	r2, [pc, #92]	@ (8003c00 <HAL_DMA_IRQHandler+0x430>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d004      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x3e2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a15      	ldr	r2, [pc, #84]	@ (8003c04 <HAL_DMA_IRQHandler+0x434>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d12a      	bne.n	8003c08 <HAL_DMA_IRQHandler+0x438>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	bf14      	ite	ne
 8003bc0:	2301      	movne	r3, #1
 8003bc2:	2300      	moveq	r3, #0
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	e023      	b.n	8003c10 <HAL_DMA_IRQHandler+0x440>
 8003bc8:	40020010 	.word	0x40020010
 8003bcc:	40020028 	.word	0x40020028
 8003bd0:	40020040 	.word	0x40020040
 8003bd4:	40020058 	.word	0x40020058
 8003bd8:	40020070 	.word	0x40020070
 8003bdc:	40020088 	.word	0x40020088
 8003be0:	400200a0 	.word	0x400200a0
 8003be4:	400200b8 	.word	0x400200b8
 8003be8:	40020410 	.word	0x40020410
 8003bec:	40020428 	.word	0x40020428
 8003bf0:	40020440 	.word	0x40020440
 8003bf4:	40020458 	.word	0x40020458
 8003bf8:	40020470 	.word	0x40020470
 8003bfc:	40020488 	.word	0x40020488
 8003c00:	400204a0 	.word	0x400204a0
 8003c04:	400204b8 	.word	0x400204b8
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2300      	movs	r3, #0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00d      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c18:	f003 031f 	and.w	r3, r3, #31
 8003c1c:	2204      	movs	r2, #4
 8003c1e:	409a      	lsls	r2, r3
 8003c20:	6a3b      	ldr	r3, [r7, #32]
 8003c22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c28:	f043 0204 	orr.w	r2, r3, #4
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	2210      	movs	r2, #16
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 80a6 	beq.w	8003d92 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a85      	ldr	r2, [pc, #532]	@ (8003e60 <HAL_DMA_IRQHandler+0x690>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d04a      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a83      	ldr	r2, [pc, #524]	@ (8003e64 <HAL_DMA_IRQHandler+0x694>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d045      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a82      	ldr	r2, [pc, #520]	@ (8003e68 <HAL_DMA_IRQHandler+0x698>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d040      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a80      	ldr	r2, [pc, #512]	@ (8003e6c <HAL_DMA_IRQHandler+0x69c>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d03b      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a7f      	ldr	r2, [pc, #508]	@ (8003e70 <HAL_DMA_IRQHandler+0x6a0>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d036      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a7d      	ldr	r2, [pc, #500]	@ (8003e74 <HAL_DMA_IRQHandler+0x6a4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d031      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a7c      	ldr	r2, [pc, #496]	@ (8003e78 <HAL_DMA_IRQHandler+0x6a8>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d02c      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a7a      	ldr	r2, [pc, #488]	@ (8003e7c <HAL_DMA_IRQHandler+0x6ac>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d027      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a79      	ldr	r2, [pc, #484]	@ (8003e80 <HAL_DMA_IRQHandler+0x6b0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d022      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a77      	ldr	r2, [pc, #476]	@ (8003e84 <HAL_DMA_IRQHandler+0x6b4>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d01d      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a76      	ldr	r2, [pc, #472]	@ (8003e88 <HAL_DMA_IRQHandler+0x6b8>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d018      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a74      	ldr	r2, [pc, #464]	@ (8003e8c <HAL_DMA_IRQHandler+0x6bc>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d013      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a73      	ldr	r2, [pc, #460]	@ (8003e90 <HAL_DMA_IRQHandler+0x6c0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d00e      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a71      	ldr	r2, [pc, #452]	@ (8003e94 <HAL_DMA_IRQHandler+0x6c4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d009      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a70      	ldr	r2, [pc, #448]	@ (8003e98 <HAL_DMA_IRQHandler+0x6c8>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d004      	beq.n	8003ce6 <HAL_DMA_IRQHandler+0x516>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a6e      	ldr	r2, [pc, #440]	@ (8003e9c <HAL_DMA_IRQHandler+0x6cc>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d10a      	bne.n	8003cfc <HAL_DMA_IRQHandler+0x52c>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0308 	and.w	r3, r3, #8
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	bf14      	ite	ne
 8003cf4:	2301      	movne	r3, #1
 8003cf6:	2300      	moveq	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	e009      	b.n	8003d10 <HAL_DMA_IRQHandler+0x540>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0304 	and.w	r3, r3, #4
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	bf14      	ite	ne
 8003d0a:	2301      	movne	r3, #1
 8003d0c:	2300      	moveq	r3, #0
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d03e      	beq.n	8003d92 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d18:	f003 031f 	and.w	r3, r3, #31
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d018      	beq.n	8003d64 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d108      	bne.n	8003d52 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d024      	beq.n	8003d92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	4798      	blx	r3
 8003d50:	e01f      	b.n	8003d92 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d01b      	beq.n	8003d92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	4798      	blx	r3
 8003d62:	e016      	b.n	8003d92 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d107      	bne.n	8003d82 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0208 	bic.w	r2, r2, #8
 8003d80:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d003      	beq.n	8003d92 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d96:	f003 031f 	and.w	r3, r3, #31
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	409a      	lsls	r2, r3
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 8110 	beq.w	8003fc8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a2c      	ldr	r2, [pc, #176]	@ (8003e60 <HAL_DMA_IRQHandler+0x690>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d04a      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a2b      	ldr	r2, [pc, #172]	@ (8003e64 <HAL_DMA_IRQHandler+0x694>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d045      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a29      	ldr	r2, [pc, #164]	@ (8003e68 <HAL_DMA_IRQHandler+0x698>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d040      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a28      	ldr	r2, [pc, #160]	@ (8003e6c <HAL_DMA_IRQHandler+0x69c>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d03b      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a26      	ldr	r2, [pc, #152]	@ (8003e70 <HAL_DMA_IRQHandler+0x6a0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d036      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a25      	ldr	r2, [pc, #148]	@ (8003e74 <HAL_DMA_IRQHandler+0x6a4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d031      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a23      	ldr	r2, [pc, #140]	@ (8003e78 <HAL_DMA_IRQHandler+0x6a8>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d02c      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a22      	ldr	r2, [pc, #136]	@ (8003e7c <HAL_DMA_IRQHandler+0x6ac>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d027      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a20      	ldr	r2, [pc, #128]	@ (8003e80 <HAL_DMA_IRQHandler+0x6b0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d022      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a1f      	ldr	r2, [pc, #124]	@ (8003e84 <HAL_DMA_IRQHandler+0x6b4>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d01d      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1d      	ldr	r2, [pc, #116]	@ (8003e88 <HAL_DMA_IRQHandler+0x6b8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d018      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8003e8c <HAL_DMA_IRQHandler+0x6bc>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d013      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a1a      	ldr	r2, [pc, #104]	@ (8003e90 <HAL_DMA_IRQHandler+0x6c0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d00e      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a19      	ldr	r2, [pc, #100]	@ (8003e94 <HAL_DMA_IRQHandler+0x6c4>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d009      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a17      	ldr	r2, [pc, #92]	@ (8003e98 <HAL_DMA_IRQHandler+0x6c8>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d004      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x678>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a16      	ldr	r2, [pc, #88]	@ (8003e9c <HAL_DMA_IRQHandler+0x6cc>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d12b      	bne.n	8003ea0 <HAL_DMA_IRQHandler+0x6d0>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	bf14      	ite	ne
 8003e56:	2301      	movne	r3, #1
 8003e58:	2300      	moveq	r3, #0
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	e02a      	b.n	8003eb4 <HAL_DMA_IRQHandler+0x6e4>
 8003e5e:	bf00      	nop
 8003e60:	40020010 	.word	0x40020010
 8003e64:	40020028 	.word	0x40020028
 8003e68:	40020040 	.word	0x40020040
 8003e6c:	40020058 	.word	0x40020058
 8003e70:	40020070 	.word	0x40020070
 8003e74:	40020088 	.word	0x40020088
 8003e78:	400200a0 	.word	0x400200a0
 8003e7c:	400200b8 	.word	0x400200b8
 8003e80:	40020410 	.word	0x40020410
 8003e84:	40020428 	.word	0x40020428
 8003e88:	40020440 	.word	0x40020440
 8003e8c:	40020458 	.word	0x40020458
 8003e90:	40020470 	.word	0x40020470
 8003e94:	40020488 	.word	0x40020488
 8003e98:	400204a0 	.word	0x400204a0
 8003e9c:	400204b8 	.word	0x400204b8
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	bf14      	ite	ne
 8003eae:	2301      	movne	r3, #1
 8003eb0:	2300      	moveq	r3, #0
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 8087 	beq.w	8003fc8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ebe:	f003 031f 	and.w	r3, r3, #31
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	d139      	bne.n	8003f4a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f022 0216 	bic.w	r2, r2, #22
 8003ee4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ef4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d103      	bne.n	8003f06 <HAL_DMA_IRQHandler+0x736>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d007      	beq.n	8003f16 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0208 	bic.w	r2, r2, #8
 8003f14:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f1a:	f003 031f 	and.w	r3, r3, #31
 8003f1e:	223f      	movs	r2, #63	@ 0x3f
 8003f20:	409a      	lsls	r2, r3
 8003f22:	6a3b      	ldr	r3, [r7, #32]
 8003f24:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 834a 	beq.w	80045d4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	4798      	blx	r3
          }
          return;
 8003f48:	e344      	b.n	80045d4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d018      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d108      	bne.n	8003f78 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d02c      	beq.n	8003fc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	4798      	blx	r3
 8003f76:	e027      	b.n	8003fc8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d023      	beq.n	8003fc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	4798      	blx	r3
 8003f88:	e01e      	b.n	8003fc8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d10f      	bne.n	8003fb8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0210 	bic.w	r2, r2, #16
 8003fa6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d003      	beq.n	8003fc8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 8306 	beq.w	80045de <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 8088 	beq.w	80040f0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2204      	movs	r2, #4
 8003fe4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a7a      	ldr	r2, [pc, #488]	@ (80041d8 <HAL_DMA_IRQHandler+0xa08>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d04a      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a79      	ldr	r2, [pc, #484]	@ (80041dc <HAL_DMA_IRQHandler+0xa0c>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d045      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a77      	ldr	r2, [pc, #476]	@ (80041e0 <HAL_DMA_IRQHandler+0xa10>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d040      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a76      	ldr	r2, [pc, #472]	@ (80041e4 <HAL_DMA_IRQHandler+0xa14>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d03b      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a74      	ldr	r2, [pc, #464]	@ (80041e8 <HAL_DMA_IRQHandler+0xa18>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d036      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a73      	ldr	r2, [pc, #460]	@ (80041ec <HAL_DMA_IRQHandler+0xa1c>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d031      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a71      	ldr	r2, [pc, #452]	@ (80041f0 <HAL_DMA_IRQHandler+0xa20>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d02c      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a70      	ldr	r2, [pc, #448]	@ (80041f4 <HAL_DMA_IRQHandler+0xa24>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d027      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a6e      	ldr	r2, [pc, #440]	@ (80041f8 <HAL_DMA_IRQHandler+0xa28>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d022      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a6d      	ldr	r2, [pc, #436]	@ (80041fc <HAL_DMA_IRQHandler+0xa2c>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d01d      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a6b      	ldr	r2, [pc, #428]	@ (8004200 <HAL_DMA_IRQHandler+0xa30>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d018      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a6a      	ldr	r2, [pc, #424]	@ (8004204 <HAL_DMA_IRQHandler+0xa34>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d013      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a68      	ldr	r2, [pc, #416]	@ (8004208 <HAL_DMA_IRQHandler+0xa38>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d00e      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a67      	ldr	r2, [pc, #412]	@ (800420c <HAL_DMA_IRQHandler+0xa3c>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d009      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a65      	ldr	r2, [pc, #404]	@ (8004210 <HAL_DMA_IRQHandler+0xa40>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d004      	beq.n	8004088 <HAL_DMA_IRQHandler+0x8b8>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a64      	ldr	r2, [pc, #400]	@ (8004214 <HAL_DMA_IRQHandler+0xa44>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d108      	bne.n	800409a <HAL_DMA_IRQHandler+0x8ca>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0201 	bic.w	r2, r2, #1
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	e007      	b.n	80040aa <HAL_DMA_IRQHandler+0x8da>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0201 	bic.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	3301      	adds	r3, #1
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d307      	bcc.n	80040c6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1f2      	bne.n	80040aa <HAL_DMA_IRQHandler+0x8da>
 80040c4:	e000      	b.n	80040c8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80040c6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d004      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2203      	movs	r2, #3
 80040da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80040de:	e003      	b.n	80040e8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 8272 	beq.w	80045de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	4798      	blx	r3
 8004102:	e26c      	b.n	80045de <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a43      	ldr	r2, [pc, #268]	@ (8004218 <HAL_DMA_IRQHandler+0xa48>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d022      	beq.n	8004154 <HAL_DMA_IRQHandler+0x984>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a42      	ldr	r2, [pc, #264]	@ (800421c <HAL_DMA_IRQHandler+0xa4c>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d01d      	beq.n	8004154 <HAL_DMA_IRQHandler+0x984>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a40      	ldr	r2, [pc, #256]	@ (8004220 <HAL_DMA_IRQHandler+0xa50>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d018      	beq.n	8004154 <HAL_DMA_IRQHandler+0x984>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a3f      	ldr	r2, [pc, #252]	@ (8004224 <HAL_DMA_IRQHandler+0xa54>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d013      	beq.n	8004154 <HAL_DMA_IRQHandler+0x984>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a3d      	ldr	r2, [pc, #244]	@ (8004228 <HAL_DMA_IRQHandler+0xa58>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00e      	beq.n	8004154 <HAL_DMA_IRQHandler+0x984>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a3c      	ldr	r2, [pc, #240]	@ (800422c <HAL_DMA_IRQHandler+0xa5c>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d009      	beq.n	8004154 <HAL_DMA_IRQHandler+0x984>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a3a      	ldr	r2, [pc, #232]	@ (8004230 <HAL_DMA_IRQHandler+0xa60>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d004      	beq.n	8004154 <HAL_DMA_IRQHandler+0x984>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a39      	ldr	r2, [pc, #228]	@ (8004234 <HAL_DMA_IRQHandler+0xa64>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d101      	bne.n	8004158 <HAL_DMA_IRQHandler+0x988>
 8004154:	2301      	movs	r3, #1
 8004156:	e000      	b.n	800415a <HAL_DMA_IRQHandler+0x98a>
 8004158:	2300      	movs	r3, #0
 800415a:	2b00      	cmp	r3, #0
 800415c:	f000 823f 	beq.w	80045de <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800416c:	f003 031f 	and.w	r3, r3, #31
 8004170:	2204      	movs	r2, #4
 8004172:	409a      	lsls	r2, r3
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80cd 	beq.w	8004318 <HAL_DMA_IRQHandler+0xb48>
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 80c7 	beq.w	8004318 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418e:	f003 031f 	and.w	r3, r3, #31
 8004192:	2204      	movs	r2, #4
 8004194:	409a      	lsls	r2, r3
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d049      	beq.n	8004238 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d109      	bne.n	80041c2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 8210 	beq.w	80045d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041c0:	e20a      	b.n	80045d8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 8206 	beq.w	80045d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041d4:	e200      	b.n	80045d8 <HAL_DMA_IRQHandler+0xe08>
 80041d6:	bf00      	nop
 80041d8:	40020010 	.word	0x40020010
 80041dc:	40020028 	.word	0x40020028
 80041e0:	40020040 	.word	0x40020040
 80041e4:	40020058 	.word	0x40020058
 80041e8:	40020070 	.word	0x40020070
 80041ec:	40020088 	.word	0x40020088
 80041f0:	400200a0 	.word	0x400200a0
 80041f4:	400200b8 	.word	0x400200b8
 80041f8:	40020410 	.word	0x40020410
 80041fc:	40020428 	.word	0x40020428
 8004200:	40020440 	.word	0x40020440
 8004204:	40020458 	.word	0x40020458
 8004208:	40020470 	.word	0x40020470
 800420c:	40020488 	.word	0x40020488
 8004210:	400204a0 	.word	0x400204a0
 8004214:	400204b8 	.word	0x400204b8
 8004218:	58025408 	.word	0x58025408
 800421c:	5802541c 	.word	0x5802541c
 8004220:	58025430 	.word	0x58025430
 8004224:	58025444 	.word	0x58025444
 8004228:	58025458 	.word	0x58025458
 800422c:	5802546c 	.word	0x5802546c
 8004230:	58025480 	.word	0x58025480
 8004234:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f003 0320 	and.w	r3, r3, #32
 800423e:	2b00      	cmp	r3, #0
 8004240:	d160      	bne.n	8004304 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a7f      	ldr	r2, [pc, #508]	@ (8004444 <HAL_DMA_IRQHandler+0xc74>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d04a      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a7d      	ldr	r2, [pc, #500]	@ (8004448 <HAL_DMA_IRQHandler+0xc78>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d045      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a7c      	ldr	r2, [pc, #496]	@ (800444c <HAL_DMA_IRQHandler+0xc7c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d040      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a7a      	ldr	r2, [pc, #488]	@ (8004450 <HAL_DMA_IRQHandler+0xc80>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d03b      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a79      	ldr	r2, [pc, #484]	@ (8004454 <HAL_DMA_IRQHandler+0xc84>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d036      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a77      	ldr	r2, [pc, #476]	@ (8004458 <HAL_DMA_IRQHandler+0xc88>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d031      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a76      	ldr	r2, [pc, #472]	@ (800445c <HAL_DMA_IRQHandler+0xc8c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d02c      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a74      	ldr	r2, [pc, #464]	@ (8004460 <HAL_DMA_IRQHandler+0xc90>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d027      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a73      	ldr	r2, [pc, #460]	@ (8004464 <HAL_DMA_IRQHandler+0xc94>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d022      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a71      	ldr	r2, [pc, #452]	@ (8004468 <HAL_DMA_IRQHandler+0xc98>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d01d      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a70      	ldr	r2, [pc, #448]	@ (800446c <HAL_DMA_IRQHandler+0xc9c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d018      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004470 <HAL_DMA_IRQHandler+0xca0>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d013      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a6d      	ldr	r2, [pc, #436]	@ (8004474 <HAL_DMA_IRQHandler+0xca4>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d00e      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a6b      	ldr	r2, [pc, #428]	@ (8004478 <HAL_DMA_IRQHandler+0xca8>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d009      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a6a      	ldr	r2, [pc, #424]	@ (800447c <HAL_DMA_IRQHandler+0xcac>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d004      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xb12>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a68      	ldr	r2, [pc, #416]	@ (8004480 <HAL_DMA_IRQHandler+0xcb0>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d108      	bne.n	80042f4 <HAL_DMA_IRQHandler+0xb24>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0208 	bic.w	r2, r2, #8
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	e007      	b.n	8004304 <HAL_DMA_IRQHandler+0xb34>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 0204 	bic.w	r2, r2, #4
 8004302:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 8165 	beq.w	80045d8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004316:	e15f      	b.n	80045d8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431c:	f003 031f 	and.w	r3, r3, #31
 8004320:	2202      	movs	r2, #2
 8004322:	409a      	lsls	r2, r3
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	4013      	ands	r3, r2
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 80c5 	beq.w	80044b8 <HAL_DMA_IRQHandler+0xce8>
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 80bf 	beq.w	80044b8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433e:	f003 031f 	and.w	r3, r3, #31
 8004342:	2202      	movs	r2, #2
 8004344:	409a      	lsls	r2, r3
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d018      	beq.n	8004386 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d109      	bne.n	8004372 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004362:	2b00      	cmp	r3, #0
 8004364:	f000 813a 	beq.w	80045dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004370:	e134      	b.n	80045dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004376:	2b00      	cmp	r3, #0
 8004378:	f000 8130 	beq.w	80045dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004384:	e12a      	b.n	80045dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	f003 0320 	and.w	r3, r3, #32
 800438c:	2b00      	cmp	r3, #0
 800438e:	f040 8089 	bne.w	80044a4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a2b      	ldr	r2, [pc, #172]	@ (8004444 <HAL_DMA_IRQHandler+0xc74>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d04a      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a29      	ldr	r2, [pc, #164]	@ (8004448 <HAL_DMA_IRQHandler+0xc78>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d045      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a28      	ldr	r2, [pc, #160]	@ (800444c <HAL_DMA_IRQHandler+0xc7c>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d040      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a26      	ldr	r2, [pc, #152]	@ (8004450 <HAL_DMA_IRQHandler+0xc80>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d03b      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a25      	ldr	r2, [pc, #148]	@ (8004454 <HAL_DMA_IRQHandler+0xc84>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d036      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a23      	ldr	r2, [pc, #140]	@ (8004458 <HAL_DMA_IRQHandler+0xc88>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d031      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a22      	ldr	r2, [pc, #136]	@ (800445c <HAL_DMA_IRQHandler+0xc8c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d02c      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a20      	ldr	r2, [pc, #128]	@ (8004460 <HAL_DMA_IRQHandler+0xc90>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d027      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a1f      	ldr	r2, [pc, #124]	@ (8004464 <HAL_DMA_IRQHandler+0xc94>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d022      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004468 <HAL_DMA_IRQHandler+0xc98>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d01d      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a1c      	ldr	r2, [pc, #112]	@ (800446c <HAL_DMA_IRQHandler+0xc9c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d018      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a1a      	ldr	r2, [pc, #104]	@ (8004470 <HAL_DMA_IRQHandler+0xca0>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d013      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a19      	ldr	r2, [pc, #100]	@ (8004474 <HAL_DMA_IRQHandler+0xca4>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00e      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a17      	ldr	r2, [pc, #92]	@ (8004478 <HAL_DMA_IRQHandler+0xca8>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d009      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a16      	ldr	r2, [pc, #88]	@ (800447c <HAL_DMA_IRQHandler+0xcac>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d004      	beq.n	8004432 <HAL_DMA_IRQHandler+0xc62>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a14      	ldr	r2, [pc, #80]	@ (8004480 <HAL_DMA_IRQHandler+0xcb0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d128      	bne.n	8004484 <HAL_DMA_IRQHandler+0xcb4>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 0214 	bic.w	r2, r2, #20
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	e027      	b.n	8004494 <HAL_DMA_IRQHandler+0xcc4>
 8004444:	40020010 	.word	0x40020010
 8004448:	40020028 	.word	0x40020028
 800444c:	40020040 	.word	0x40020040
 8004450:	40020058 	.word	0x40020058
 8004454:	40020070 	.word	0x40020070
 8004458:	40020088 	.word	0x40020088
 800445c:	400200a0 	.word	0x400200a0
 8004460:	400200b8 	.word	0x400200b8
 8004464:	40020410 	.word	0x40020410
 8004468:	40020428 	.word	0x40020428
 800446c:	40020440 	.word	0x40020440
 8004470:	40020458 	.word	0x40020458
 8004474:	40020470 	.word	0x40020470
 8004478:	40020488 	.word	0x40020488
 800447c:	400204a0 	.word	0x400204a0
 8004480:	400204b8 	.word	0x400204b8
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 020a 	bic.w	r2, r2, #10
 8004492:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 8097 	beq.w	80045dc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044b6:	e091      	b.n	80045dc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	2208      	movs	r2, #8
 80044c2:	409a      	lsls	r2, r3
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	4013      	ands	r3, r2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f000 8088 	beq.w	80045de <HAL_DMA_IRQHandler+0xe0e>
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	f003 0308 	and.w	r3, r3, #8
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 8082 	beq.w	80045de <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a41      	ldr	r2, [pc, #260]	@ (80045e4 <HAL_DMA_IRQHandler+0xe14>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d04a      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a3f      	ldr	r2, [pc, #252]	@ (80045e8 <HAL_DMA_IRQHandler+0xe18>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d045      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a3e      	ldr	r2, [pc, #248]	@ (80045ec <HAL_DMA_IRQHandler+0xe1c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d040      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a3c      	ldr	r2, [pc, #240]	@ (80045f0 <HAL_DMA_IRQHandler+0xe20>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d03b      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a3b      	ldr	r2, [pc, #236]	@ (80045f4 <HAL_DMA_IRQHandler+0xe24>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d036      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a39      	ldr	r2, [pc, #228]	@ (80045f8 <HAL_DMA_IRQHandler+0xe28>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d031      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a38      	ldr	r2, [pc, #224]	@ (80045fc <HAL_DMA_IRQHandler+0xe2c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d02c      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a36      	ldr	r2, [pc, #216]	@ (8004600 <HAL_DMA_IRQHandler+0xe30>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d027      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a35      	ldr	r2, [pc, #212]	@ (8004604 <HAL_DMA_IRQHandler+0xe34>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d022      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a33      	ldr	r2, [pc, #204]	@ (8004608 <HAL_DMA_IRQHandler+0xe38>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d01d      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a32      	ldr	r2, [pc, #200]	@ (800460c <HAL_DMA_IRQHandler+0xe3c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d018      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a30      	ldr	r2, [pc, #192]	@ (8004610 <HAL_DMA_IRQHandler+0xe40>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d013      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a2f      	ldr	r2, [pc, #188]	@ (8004614 <HAL_DMA_IRQHandler+0xe44>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d00e      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a2d      	ldr	r2, [pc, #180]	@ (8004618 <HAL_DMA_IRQHandler+0xe48>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d009      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a2c      	ldr	r2, [pc, #176]	@ (800461c <HAL_DMA_IRQHandler+0xe4c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d004      	beq.n	800457a <HAL_DMA_IRQHandler+0xdaa>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a2a      	ldr	r2, [pc, #168]	@ (8004620 <HAL_DMA_IRQHandler+0xe50>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d108      	bne.n	800458c <HAL_DMA_IRQHandler+0xdbc>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 021c 	bic.w	r2, r2, #28
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	e007      	b.n	800459c <HAL_DMA_IRQHandler+0xdcc>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 020e 	bic.w	r2, r2, #14
 800459a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a0:	f003 031f 	and.w	r3, r3, #31
 80045a4:	2201      	movs	r2, #1
 80045a6:	409a      	lsls	r2, r3
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d009      	beq.n	80045de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	4798      	blx	r3
 80045d2:	e004      	b.n	80045de <HAL_DMA_IRQHandler+0xe0e>
          return;
 80045d4:	bf00      	nop
 80045d6:	e002      	b.n	80045de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045d8:	bf00      	nop
 80045da:	e000      	b.n	80045de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045dc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80045de:	3728      	adds	r7, #40	@ 0x28
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	40020010 	.word	0x40020010
 80045e8:	40020028 	.word	0x40020028
 80045ec:	40020040 	.word	0x40020040
 80045f0:	40020058 	.word	0x40020058
 80045f4:	40020070 	.word	0x40020070
 80045f8:	40020088 	.word	0x40020088
 80045fc:	400200a0 	.word	0x400200a0
 8004600:	400200b8 	.word	0x400200b8
 8004604:	40020410 	.word	0x40020410
 8004608:	40020428 	.word	0x40020428
 800460c:	40020440 	.word	0x40020440
 8004610:	40020458 	.word	0x40020458
 8004614:	40020470 	.word	0x40020470
 8004618:	40020488 	.word	0x40020488
 800461c:	400204a0 	.word	0x400204a0
 8004620:	400204b8 	.word	0x400204b8

08004624 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a42      	ldr	r2, [pc, #264]	@ (800473c <DMA_CalcBaseAndBitshift+0x118>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d04a      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a41      	ldr	r2, [pc, #260]	@ (8004740 <DMA_CalcBaseAndBitshift+0x11c>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d045      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a3f      	ldr	r2, [pc, #252]	@ (8004744 <DMA_CalcBaseAndBitshift+0x120>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d040      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a3e      	ldr	r2, [pc, #248]	@ (8004748 <DMA_CalcBaseAndBitshift+0x124>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d03b      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a3c      	ldr	r2, [pc, #240]	@ (800474c <DMA_CalcBaseAndBitshift+0x128>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d036      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a3b      	ldr	r2, [pc, #236]	@ (8004750 <DMA_CalcBaseAndBitshift+0x12c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d031      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a39      	ldr	r2, [pc, #228]	@ (8004754 <DMA_CalcBaseAndBitshift+0x130>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d02c      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a38      	ldr	r2, [pc, #224]	@ (8004758 <DMA_CalcBaseAndBitshift+0x134>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d027      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a36      	ldr	r2, [pc, #216]	@ (800475c <DMA_CalcBaseAndBitshift+0x138>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d022      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a35      	ldr	r2, [pc, #212]	@ (8004760 <DMA_CalcBaseAndBitshift+0x13c>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d01d      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a33      	ldr	r2, [pc, #204]	@ (8004764 <DMA_CalcBaseAndBitshift+0x140>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d018      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a32      	ldr	r2, [pc, #200]	@ (8004768 <DMA_CalcBaseAndBitshift+0x144>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d013      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a30      	ldr	r2, [pc, #192]	@ (800476c <DMA_CalcBaseAndBitshift+0x148>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d00e      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a2f      	ldr	r2, [pc, #188]	@ (8004770 <DMA_CalcBaseAndBitshift+0x14c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d009      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a2d      	ldr	r2, [pc, #180]	@ (8004774 <DMA_CalcBaseAndBitshift+0x150>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d004      	beq.n	80046cc <DMA_CalcBaseAndBitshift+0xa8>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a2c      	ldr	r2, [pc, #176]	@ (8004778 <DMA_CalcBaseAndBitshift+0x154>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d101      	bne.n	80046d0 <DMA_CalcBaseAndBitshift+0xac>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <DMA_CalcBaseAndBitshift+0xae>
 80046d0:	2300      	movs	r3, #0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d024      	beq.n	8004720 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	3b10      	subs	r3, #16
 80046de:	4a27      	ldr	r2, [pc, #156]	@ (800477c <DMA_CalcBaseAndBitshift+0x158>)
 80046e0:	fba2 2303 	umull	r2, r3, r2, r3
 80046e4:	091b      	lsrs	r3, r3, #4
 80046e6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	4a24      	ldr	r2, [pc, #144]	@ (8004780 <DMA_CalcBaseAndBitshift+0x15c>)
 80046f0:	5cd3      	ldrb	r3, [r2, r3]
 80046f2:	461a      	mov	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b03      	cmp	r3, #3
 80046fc:	d908      	bls.n	8004710 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	461a      	mov	r2, r3
 8004704:	4b1f      	ldr	r3, [pc, #124]	@ (8004784 <DMA_CalcBaseAndBitshift+0x160>)
 8004706:	4013      	ands	r3, r2
 8004708:	1d1a      	adds	r2, r3, #4
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	659a      	str	r2, [r3, #88]	@ 0x58
 800470e:	e00d      	b.n	800472c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	461a      	mov	r2, r3
 8004716:	4b1b      	ldr	r3, [pc, #108]	@ (8004784 <DMA_CalcBaseAndBitshift+0x160>)
 8004718:	4013      	ands	r3, r2
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	6593      	str	r3, [r2, #88]	@ 0x58
 800471e:	e005      	b.n	800472c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004730:	4618      	mov	r0, r3
 8004732:	3714      	adds	r7, #20
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr
 800473c:	40020010 	.word	0x40020010
 8004740:	40020028 	.word	0x40020028
 8004744:	40020040 	.word	0x40020040
 8004748:	40020058 	.word	0x40020058
 800474c:	40020070 	.word	0x40020070
 8004750:	40020088 	.word	0x40020088
 8004754:	400200a0 	.word	0x400200a0
 8004758:	400200b8 	.word	0x400200b8
 800475c:	40020410 	.word	0x40020410
 8004760:	40020428 	.word	0x40020428
 8004764:	40020440 	.word	0x40020440
 8004768:	40020458 	.word	0x40020458
 800476c:	40020470 	.word	0x40020470
 8004770:	40020488 	.word	0x40020488
 8004774:	400204a0 	.word	0x400204a0
 8004778:	400204b8 	.word	0x400204b8
 800477c:	aaaaaaab 	.word	0xaaaaaaab
 8004780:	0800a26c 	.word	0x0800a26c
 8004784:	fffffc00 	.word	0xfffffc00

08004788 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004790:	2300      	movs	r3, #0
 8004792:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d120      	bne.n	80047de <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a0:	2b03      	cmp	r3, #3
 80047a2:	d858      	bhi.n	8004856 <DMA_CheckFifoParam+0xce>
 80047a4:	a201      	add	r2, pc, #4	@ (adr r2, 80047ac <DMA_CheckFifoParam+0x24>)
 80047a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047aa:	bf00      	nop
 80047ac:	080047bd 	.word	0x080047bd
 80047b0:	080047cf 	.word	0x080047cf
 80047b4:	080047bd 	.word	0x080047bd
 80047b8:	08004857 	.word	0x08004857
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d048      	beq.n	800485a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047cc:	e045      	b.n	800485a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047d6:	d142      	bne.n	800485e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047dc:	e03f      	b.n	800485e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e6:	d123      	bne.n	8004830 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ec:	2b03      	cmp	r3, #3
 80047ee:	d838      	bhi.n	8004862 <DMA_CheckFifoParam+0xda>
 80047f0:	a201      	add	r2, pc, #4	@ (adr r2, 80047f8 <DMA_CheckFifoParam+0x70>)
 80047f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f6:	bf00      	nop
 80047f8:	08004809 	.word	0x08004809
 80047fc:	0800480f 	.word	0x0800480f
 8004800:	08004809 	.word	0x08004809
 8004804:	08004821 	.word	0x08004821
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	73fb      	strb	r3, [r7, #15]
        break;
 800480c:	e030      	b.n	8004870 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004812:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d025      	beq.n	8004866 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800481e:	e022      	b.n	8004866 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004824:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004828:	d11f      	bne.n	800486a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800482e:	e01c      	b.n	800486a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004834:	2b02      	cmp	r3, #2
 8004836:	d902      	bls.n	800483e <DMA_CheckFifoParam+0xb6>
 8004838:	2b03      	cmp	r3, #3
 800483a:	d003      	beq.n	8004844 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800483c:	e018      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	73fb      	strb	r3, [r7, #15]
        break;
 8004842:	e015      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004848:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00e      	beq.n	800486e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	73fb      	strb	r3, [r7, #15]
    break;
 8004854:	e00b      	b.n	800486e <DMA_CheckFifoParam+0xe6>
        break;
 8004856:	bf00      	nop
 8004858:	e00a      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
        break;
 800485a:	bf00      	nop
 800485c:	e008      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
        break;
 800485e:	bf00      	nop
 8004860:	e006      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
        break;
 8004862:	bf00      	nop
 8004864:	e004      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
        break;
 8004866:	bf00      	nop
 8004868:	e002      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
        break;
 800486a:	bf00      	nop
 800486c:	e000      	b.n	8004870 <DMA_CheckFifoParam+0xe8>
    break;
 800486e:	bf00      	nop
    }
  }

  return status;
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop

08004880 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a38      	ldr	r2, [pc, #224]	@ (8004974 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d022      	beq.n	80048de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a36      	ldr	r2, [pc, #216]	@ (8004978 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d01d      	beq.n	80048de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a35      	ldr	r2, [pc, #212]	@ (800497c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d018      	beq.n	80048de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a33      	ldr	r2, [pc, #204]	@ (8004980 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a32      	ldr	r2, [pc, #200]	@ (8004984 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d00e      	beq.n	80048de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a30      	ldr	r2, [pc, #192]	@ (8004988 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d009      	beq.n	80048de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a2f      	ldr	r2, [pc, #188]	@ (800498c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d004      	beq.n	80048de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a2d      	ldr	r2, [pc, #180]	@ (8004990 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d101      	bne.n	80048e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80048e2:	2300      	movs	r3, #0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d01a      	beq.n	800491e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	3b08      	subs	r3, #8
 80048f0:	4a28      	ldr	r2, [pc, #160]	@ (8004994 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	091b      	lsrs	r3, r3, #4
 80048f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4b26      	ldr	r3, [pc, #152]	@ (8004998 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	461a      	mov	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a24      	ldr	r2, [pc, #144]	@ (800499c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800490c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f003 031f 	and.w	r3, r3, #31
 8004914:	2201      	movs	r2, #1
 8004916:	409a      	lsls	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800491c:	e024      	b.n	8004968 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	b2db      	uxtb	r3, r3
 8004924:	3b10      	subs	r3, #16
 8004926:	4a1e      	ldr	r2, [pc, #120]	@ (80049a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004928:	fba2 2303 	umull	r2, r3, r2, r3
 800492c:	091b      	lsrs	r3, r3, #4
 800492e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	4a1c      	ldr	r2, [pc, #112]	@ (80049a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d806      	bhi.n	8004946 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4a1b      	ldr	r2, [pc, #108]	@ (80049a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d902      	bls.n	8004946 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	3308      	adds	r3, #8
 8004944:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	4b18      	ldr	r3, [pc, #96]	@ (80049ac <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800494a:	4413      	add	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	461a      	mov	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a16      	ldr	r2, [pc, #88]	@ (80049b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004958:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f003 031f 	and.w	r3, r3, #31
 8004960:	2201      	movs	r2, #1
 8004962:	409a      	lsls	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004968:	bf00      	nop
 800496a:	3714      	adds	r7, #20
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	58025408 	.word	0x58025408
 8004978:	5802541c 	.word	0x5802541c
 800497c:	58025430 	.word	0x58025430
 8004980:	58025444 	.word	0x58025444
 8004984:	58025458 	.word	0x58025458
 8004988:	5802546c 	.word	0x5802546c
 800498c:	58025480 	.word	0x58025480
 8004990:	58025494 	.word	0x58025494
 8004994:	cccccccd 	.word	0xcccccccd
 8004998:	16009600 	.word	0x16009600
 800499c:	58025880 	.word	0x58025880
 80049a0:	aaaaaaab 	.word	0xaaaaaaab
 80049a4:	400204b8 	.word	0x400204b8
 80049a8:	4002040f 	.word	0x4002040f
 80049ac:	10008200 	.word	0x10008200
 80049b0:	40020880 	.word	0x40020880

080049b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d04a      	beq.n	8004a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d847      	bhi.n	8004a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a25      	ldr	r2, [pc, #148]	@ (8004a6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d022      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a24      	ldr	r2, [pc, #144]	@ (8004a70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d01d      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a22      	ldr	r2, [pc, #136]	@ (8004a74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d018      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a21      	ldr	r2, [pc, #132]	@ (8004a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d013      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00e      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a1e      	ldr	r2, [pc, #120]	@ (8004a80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d009      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a1c      	ldr	r2, [pc, #112]	@ (8004a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d004      	beq.n	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8004a88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d101      	bne.n	8004a24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004a20:	2301      	movs	r3, #1
 8004a22:	e000      	b.n	8004a26 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004a24:	2300      	movs	r3, #0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	4b17      	ldr	r3, [pc, #92]	@ (8004a8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004a2e:	4413      	add	r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	461a      	mov	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a15      	ldr	r2, [pc, #84]	@ (8004a90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004a3c:	671a      	str	r2, [r3, #112]	@ 0x70
 8004a3e:	e009      	b.n	8004a54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4b14      	ldr	r3, [pc, #80]	@ (8004a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004a44:	4413      	add	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	461a      	mov	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a11      	ldr	r2, [pc, #68]	@ (8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004a52:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	2201      	movs	r2, #1
 8004a5a:	409a      	lsls	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004a60:	bf00      	nop
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	58025408 	.word	0x58025408
 8004a70:	5802541c 	.word	0x5802541c
 8004a74:	58025430 	.word	0x58025430
 8004a78:	58025444 	.word	0x58025444
 8004a7c:	58025458 	.word	0x58025458
 8004a80:	5802546c 	.word	0x5802546c
 8004a84:	58025480 	.word	0x58025480
 8004a88:	58025494 	.word	0x58025494
 8004a8c:	1600963f 	.word	0x1600963f
 8004a90:	58025940 	.word	0x58025940
 8004a94:	1000823f 	.word	0x1000823f
 8004a98:	40020940 	.word	0x40020940

08004a9c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b098      	sub	sp, #96	@ 0x60
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004aa4:	4a84      	ldr	r2, [pc, #528]	@ (8004cb8 <HAL_FDCAN_Init+0x21c>)
 8004aa6:	f107 030c 	add.w	r3, r7, #12
 8004aaa:	4611      	mov	r1, r2
 8004aac:	224c      	movs	r2, #76	@ 0x4c
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f004 ff52 	bl	8009958 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e1c6      	b.n	8004e4c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a7e      	ldr	r2, [pc, #504]	@ (8004cbc <HAL_FDCAN_Init+0x220>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d106      	bne.n	8004ad6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d106      	bne.n	8004af0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7fb fe9e 	bl	800082c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	699a      	ldr	r2, [r3, #24]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0210 	bic.w	r2, r2, #16
 8004afe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b00:	f7fc fc34 	bl	800136c <HAL_GetTick>
 8004b04:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b06:	e014      	b.n	8004b32 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b08:	f7fc fc30 	bl	800136c <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b0a      	cmp	r3, #10
 8004b14:	d90d      	bls.n	8004b32 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b1c:	f043 0201 	orr.w	r2, r3, #1
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2203      	movs	r2, #3
 8004b2a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e18c      	b.n	8004e4c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d0e3      	beq.n	8004b08 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	699a      	ldr	r2, [r3, #24]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b50:	f7fc fc0c 	bl	800136c <HAL_GetTick>
 8004b54:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b56:	e014      	b.n	8004b82 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b58:	f7fc fc08 	bl	800136c <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b0a      	cmp	r3, #10
 8004b64:	d90d      	bls.n	8004b82 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b6c:	f043 0201 	orr.w	r2, r3, #1
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2203      	movs	r2, #3
 8004b7a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e164      	b.n	8004e4c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0e3      	beq.n	8004b58 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	699a      	ldr	r2, [r3, #24]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0202 	orr.w	r2, r2, #2
 8004b9e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	7c1b      	ldrb	r3, [r3, #16]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d108      	bne.n	8004bba <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	699a      	ldr	r2, [r3, #24]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bb6:	619a      	str	r2, [r3, #24]
 8004bb8:	e007      	b.n	8004bca <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	699a      	ldr	r2, [r3, #24]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bc8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	7c5b      	ldrb	r3, [r3, #17]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d108      	bne.n	8004be4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	699a      	ldr	r2, [r3, #24]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004be0:	619a      	str	r2, [r3, #24]
 8004be2:	e007      	b.n	8004bf4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	699a      	ldr	r2, [r3, #24]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bf2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	7c9b      	ldrb	r3, [r3, #18]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d108      	bne.n	8004c0e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699a      	ldr	r2, [r3, #24]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c0a:	619a      	str	r2, [r3, #24]
 8004c0c:	e007      	b.n	8004c1e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	699a      	ldr	r2, [r3, #24]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c1c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689a      	ldr	r2, [r3, #8]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699a      	ldr	r2, [r3, #24]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004c42:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0210 	bic.w	r2, r2, #16
 8004c52:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d108      	bne.n	8004c6e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699a      	ldr	r2, [r3, #24]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0204 	orr.w	r2, r2, #4
 8004c6a:	619a      	str	r2, [r3, #24]
 8004c6c:	e030      	b.n	8004cd0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d02c      	beq.n	8004cd0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d020      	beq.n	8004cc0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	699a      	ldr	r2, [r3, #24]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c8c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	691a      	ldr	r2, [r3, #16]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f042 0210 	orr.w	r2, r2, #16
 8004c9c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	2b03      	cmp	r3, #3
 8004ca4:	d114      	bne.n	8004cd0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	699a      	ldr	r2, [r3, #24]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f042 0220 	orr.w	r2, r2, #32
 8004cb4:	619a      	str	r2, [r3, #24]
 8004cb6:	e00b      	b.n	8004cd0 <HAL_FDCAN_Init+0x234>
 8004cb8:	0800a210 	.word	0x0800a210
 8004cbc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699a      	ldr	r2, [r3, #24]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0220 	orr.w	r2, r2, #32
 8004cce:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	69db      	ldr	r3, [r3, #28]
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ce0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004ce8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004cf8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cfa:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d04:	d115      	bne.n	8004d32 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d10:	3b01      	subs	r3, #1
 8004d12:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d14:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d1e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d26:	3b01      	subs	r3, #1
 8004d28:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d2e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d30:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00a      	beq.n	8004d50 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d58:	4413      	add	r3, r2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d011      	beq.n	8004d82 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004d66:	f023 0107 	bic.w	r1, r3, #7
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	3360      	adds	r3, #96	@ 0x60
 8004d72:	443b      	add	r3, r7
 8004d74:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d011      	beq.n	8004dae <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004d92:	f023 0107 	bic.w	r1, r3, #7
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	3360      	adds	r3, #96	@ 0x60
 8004d9e:	443b      	add	r3, r7
 8004da0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d012      	beq.n	8004ddc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004dbe:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	3360      	adds	r3, #96	@ 0x60
 8004dca:	443b      	add	r3, r7
 8004dcc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004dd0:	011a      	lsls	r2, r3, #4
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d012      	beq.n	8004e0a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004dec:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	3360      	adds	r3, #96	@ 0x60
 8004df8:	443b      	add	r3, r7
 8004dfa:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004dfe:	021a      	lsls	r2, r3, #8
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a11      	ldr	r2, [pc, #68]	@ (8004e54 <HAL_FDCAN_Init+0x3b8>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d107      	bne.n	8004e24 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f022 0203 	bic.w	r2, r2, #3
 8004e22:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 fe19 	bl	8005a74 <FDCAN_CalcultateRamBlockAddresses>
 8004e42:	4603      	mov	r3, r0
 8004e44:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004e48:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3760      	adds	r7, #96	@ 0x60
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	4000a000 	.word	0x4000a000

08004e58 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e68:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004e6a:	7bfb      	ldrb	r3, [r7, #15]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d002      	beq.n	8004e76 <HAL_FDCAN_ConfigFilter+0x1e>
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d157      	bne.n	8004f26 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d12b      	bne.n	8004ed6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	2b07      	cmp	r3, #7
 8004e84:	d10d      	bne.n	8004ea2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004e92:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004e98:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004e9a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004e9e:	617b      	str	r3, [r7, #20]
 8004ea0:	e00e      	b.n	8004ec0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004eae:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004eb6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	4413      	add	r3, r2
 8004ecc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	e025      	b.n	8004f22 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	075a      	lsls	r2, r3, #29
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	2b07      	cmp	r3, #7
 8004eea:	d103      	bne.n	8004ef4 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	699b      	ldr	r3, [r3, #24]
 8004ef0:	613b      	str	r3, [r7, #16]
 8004ef2:	e006      	b.n	8004f02 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	079a      	lsls	r2, r3, #30
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	4413      	add	r3, r2
 8004f0e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	3304      	adds	r3, #4
 8004f1a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	693a      	ldr	r2, [r7, #16]
 8004f20:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	e008      	b.n	8004f38 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f2c:	f043 0202 	orr.w	r2, r3, #2
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
  }
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
 8004f50:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d110      	bne.n	8004f80 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004f66:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004f6c:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004f78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	e008      	b.n	8004f92 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f86:	f043 0204 	orr.w	r2, r3, #4
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
  }
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr

08004f9e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d111      	bne.n	8004fd6 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	699a      	ldr	r2, [r3, #24]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f022 0201 	bic.w	r2, r2, #1
 8004fc8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	e008      	b.n	8004fe8 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fdc:	f043 0204 	orr.w	r2, r3, #4
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
  }
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d141      	bne.n	8005090 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005014:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d109      	bne.n	8005030 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005022:	f043 0220 	orr.w	r2, r3, #32
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e038      	b.n	80050a2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005038:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d009      	beq.n	8005054 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005046:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e026      	b.n	80050a2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800505c:	0c1b      	lsrs	r3, r3, #16
 800505e:	f003 031f 	and.w	r3, r3, #31
 8005062:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	68b9      	ldr	r1, [r7, #8]
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f000 fe88 	bl	8005d80 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2101      	movs	r1, #1
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	fa01 f202 	lsl.w	r2, r1, r2
 800507c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005080:	2201      	movs	r2, #1
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	409a      	lsls	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800508c:	2300      	movs	r3, #0
 800508e:	e008      	b.n	80050a2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005096:	f043 0208 	orr.w	r2, r3, #8
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
  }
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
	...

080050ac <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b08b      	sub	sp, #44	@ 0x2c
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
 80050b8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80050ba:	2300      	movs	r3, #0
 80050bc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80050c4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80050c6:	7efb      	ldrb	r3, [r7, #27]
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	f040 8149 	bne.w	8005360 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b40      	cmp	r3, #64	@ 0x40
 80050d2:	d14c      	bne.n	800516e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050dc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d109      	bne.n	80050f8 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050ea:	f043 0220 	orr.w	r2, r3, #32
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e13c      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005104:	2b00      	cmp	r3, #0
 8005106:	d109      	bne.n	800511c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800510e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e12a      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005124:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005128:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800512c:	d10a      	bne.n	8005144 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005136:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800513a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800513e:	d101      	bne.n	8005144 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005140:	2301      	movs	r3, #1
 8005142:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800514c:	0a1b      	lsrs	r3, r3, #8
 800514e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005152:	69fa      	ldr	r2, [r7, #28]
 8005154:	4413      	add	r3, r2
 8005156:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005160:	69f9      	ldr	r1, [r7, #28]
 8005162:	fb01 f303 	mul.w	r3, r1, r3
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	627b      	str	r3, [r7, #36]	@ 0x24
 800516c:	e068      	b.n	8005240 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b41      	cmp	r3, #65	@ 0x41
 8005172:	d14c      	bne.n	800520e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800517c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d109      	bne.n	8005198 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800518a:	f043 0220 	orr.w	r2, r3, #32
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e0ec      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d109      	bne.n	80051bc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0da      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051cc:	d10a      	bne.n	80051e4 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051de:	d101      	bne.n	80051e4 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80051e0:	2301      	movs	r3, #1
 80051e2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051ec:	0a1b      	lsrs	r3, r3, #8
 80051ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	4413      	add	r3, r2
 80051f6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005200:	69f9      	ldr	r1, [r7, #28]
 8005202:	fb01 f303 	mul.w	r3, r1, r3
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4413      	add	r3, r2
 800520a:	627b      	str	r3, [r7, #36]	@ 0x24
 800520c:	e018      	b.n	8005240 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	429a      	cmp	r2, r3
 8005216:	d309      	bcc.n	800522c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800521e:	f043 0220 	orr.w	r2, r3, #32
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e0a2      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	fb01 f303 	mul.w	r3, r1, r3
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d107      	bne.n	8005264 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	0c9b      	lsrs	r3, r3, #18
 800525a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	e005      	b.n	8005270 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	3304      	adds	r3, #4
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	b29a      	uxth	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	0c1b      	lsrs	r3, r3, #16
 800529e:	f003 020f 	and.w	r2, r3, #15
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80052b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	0e1b      	lsrs	r3, r3, #24
 80052c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80052cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	0fda      	lsrs	r2, r3, #31
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d8:	3304      	adds	r3, #4
 80052da:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80052e0:	2300      	movs	r3, #0
 80052e2:	623b      	str	r3, [r7, #32]
 80052e4:	e00a      	b.n	80052fc <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	6a3b      	ldr	r3, [r7, #32]
 80052ea:	441a      	add	r2, r3
 80052ec:	6839      	ldr	r1, [r7, #0]
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	440b      	add	r3, r1
 80052f2:	7812      	ldrb	r2, [r2, #0]
 80052f4:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	3301      	adds	r3, #1
 80052fa:	623b      	str	r3, [r7, #32]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	4a1f      	ldr	r2, [pc, #124]	@ (8005380 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8005302:	5cd3      	ldrb	r3, [r2, r3]
 8005304:	461a      	mov	r2, r3
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	4293      	cmp	r3, r2
 800530a:	d3ec      	bcc.n	80052e6 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b40      	cmp	r3, #64	@ 0x40
 8005310:	d105      	bne.n	800531e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	69fa      	ldr	r2, [r7, #28]
 8005318:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800531c:	e01e      	b.n	800535c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	2b41      	cmp	r3, #65	@ 0x41
 8005322:	d105      	bne.n	8005330 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	69fa      	ldr	r2, [r7, #28]
 800532a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800532e:	e015      	b.n	800535c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2b1f      	cmp	r3, #31
 8005334:	d808      	bhi.n	8005348 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2101      	movs	r1, #1
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	fa01 f202 	lsl.w	r2, r1, r2
 8005342:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8005346:	e009      	b.n	800535c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	f003 021f 	and.w	r2, r3, #31
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2101      	movs	r1, #1
 8005354:	fa01 f202 	lsl.w	r2, r1, r2
 8005358:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800535c:	2300      	movs	r3, #0
 800535e:	e008      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005366:	f043 0208 	orr.w	r2, r3, #8
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
  }
}
 8005372:	4618      	mov	r0, r3
 8005374:	372c      	adds	r7, #44	@ 0x2c
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	0800a274 	.word	0x0800a274

08005384 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005396:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005398:	7dfb      	ldrb	r3, [r7, #23]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d002      	beq.n	80053a4 <HAL_FDCAN_ActivateNotification+0x20>
 800539e:	7dfb      	ldrb	r3, [r7, #23]
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d155      	bne.n	8005450 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	4013      	ands	r3, r2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d108      	bne.n	80053c4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0201 	orr.w	r2, r2, #1
 80053c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053c2:	e014      	b.n	80053ee <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	4013      	ands	r3, r2
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d108      	bne.n	80053e6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f042 0202 	orr.w	r2, r2, #2
 80053e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053e4:	e003      	b.n	80053ee <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2203      	movs	r2, #3
 80053ec:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d009      	beq.n	800540c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	430a      	orrs	r2, r1
 8005408:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005412:	2b00      	cmp	r3, #0
 8005414:	d009      	beq.n	800542a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	430a      	orrs	r2, r1
 8005426:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	4b0f      	ldr	r3, [pc, #60]	@ (8005470 <HAL_FDCAN_ActivateNotification+0xec>)
 8005434:	4013      	ands	r3, r2
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	6812      	ldr	r2, [r2, #0]
 800543a:	430b      	orrs	r3, r1
 800543c:	6553      	str	r3, [r2, #84]	@ 0x54
 800543e:	4b0d      	ldr	r3, [pc, #52]	@ (8005474 <HAL_FDCAN_ActivateNotification+0xf0>)
 8005440:	695a      	ldr	r2, [r3, #20]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	0f9b      	lsrs	r3, r3, #30
 8005446:	490b      	ldr	r1, [pc, #44]	@ (8005474 <HAL_FDCAN_ActivateNotification+0xf0>)
 8005448:	4313      	orrs	r3, r2
 800544a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	e008      	b.n	8005462 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005456:	f043 0202 	orr.w	r2, r3, #2
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
  }
}
 8005462:	4618      	mov	r0, r3
 8005464:	371c      	adds	r7, #28
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	3fcfffff 	.word	0x3fcfffff
 8005474:	4000a800 	.word	0x4000a800

08005478 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b096      	sub	sp, #88	@ 0x58
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005480:	4b9a      	ldr	r3, [pc, #616]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	079b      	lsls	r3, r3, #30
 8005486:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005488:	4b98      	ldr	r3, [pc, #608]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	079b      	lsls	r3, r3, #30
 800548e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005490:	4013      	ands	r3, r2
 8005492:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800549a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800549e:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80054a8:	4013      	ands	r3, r2
 80054aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054c0:	4013      	ands	r3, r2
 80054c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054d8:	4013      	ands	r3, r2
 80054da:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054e2:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80054e6:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054f0:	4013      	ands	r3, r2
 80054f2:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054fa:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80054fe:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005506:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005508:	4013      	ands	r3, r2
 800550a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005512:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800551a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800551c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800551e:	0a1b      	lsrs	r3, r3, #8
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b00      	cmp	r3, #0
 8005526:	d010      	beq.n	800554a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800552a:	0a1b      	lsrs	r3, r3, #8
 800552c:	f003 0301 	and.w	r3, r3, #1
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00a      	beq.n	800554a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800553c:	651a      	str	r2, [r3, #80]	@ 0x50
 800553e:	4b6b      	ldr	r3, [pc, #428]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005540:	2200      	movs	r2, #0
 8005542:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fa49 	bl	80059dc <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800554a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554c:	0a9b      	lsrs	r3, r3, #10
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b00      	cmp	r3, #0
 8005554:	d01d      	beq.n	8005592 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005558:	0a9b      	lsrs	r3, r3, #10
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d017      	beq.n	8005592 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800556a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005576:	4013      	ands	r3, r2
 8005578:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005582:	651a      	str	r2, [r3, #80]	@ 0x50
 8005584:	4b59      	ldr	r3, [pc, #356]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005586:	2200      	movs	r2, #0
 8005588:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800558a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 f9fc 	bl	800598a <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8005592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00d      	beq.n	80055b4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800559e:	4b54      	ldr	r3, [pc, #336]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 80055a0:	400b      	ands	r3, r1
 80055a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80055a4:	4a51      	ldr	r2, [pc, #324]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80055a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055a8:	0f9b      	lsrs	r3, r3, #30
 80055aa:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80055ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f9c0 	bl	8005934 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80055b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00d      	beq.n	80055d6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055c0:	4b4b      	ldr	r3, [pc, #300]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 80055c2:	400b      	ands	r3, r1
 80055c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80055c6:	4a49      	ldr	r2, [pc, #292]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80055c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055ca:	0f9b      	lsrs	r3, r3, #30
 80055cc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80055ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f000 f9ba 	bl	800594a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80055d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00d      	beq.n	80055f8 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80055e2:	4b43      	ldr	r3, [pc, #268]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 80055e4:	400b      	ands	r3, r1
 80055e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80055e8:	4a40      	ldr	r2, [pc, #256]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80055ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055ec:	0f9b      	lsrs	r3, r3, #30
 80055ee:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80055f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7fb fac8 	bl	8000b88 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80055f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00d      	beq.n	800561a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005604:	4b3a      	ldr	r3, [pc, #232]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 8005606:	400b      	ands	r3, r1
 8005608:	6513      	str	r3, [r2, #80]	@ 0x50
 800560a:	4a38      	ldr	r2, [pc, #224]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 800560c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800560e:	0f9b      	lsrs	r3, r3, #30
 8005610:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005612:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7fb fae1 	bl	8000bdc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800561a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561c:	0adb      	lsrs	r3, r3, #11
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d010      	beq.n	8005648 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005628:	0adb      	lsrs	r3, r3, #11
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800563a:	651a      	str	r2, [r3, #80]	@ 0x50
 800563c:	4b2b      	ldr	r3, [pc, #172]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 800563e:	2200      	movs	r2, #0
 8005640:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f98c 	bl	8005960 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8005648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800564a:	0a5b      	lsrs	r3, r3, #9
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01d      	beq.n	8005690 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005656:	0a5b      	lsrs	r3, r3, #9
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d017      	beq.n	8005690 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005668:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005674:	4013      	ands	r3, r2
 8005676:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005680:	651a      	str	r2, [r3, #80]	@ 0x50
 8005682:	4b1a      	ldr	r3, [pc, #104]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005684:	2200      	movs	r2, #0
 8005686:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005688:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f972 	bl	8005974 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005692:	0cdb      	lsrs	r3, r3, #19
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b00      	cmp	r3, #0
 800569a:	d010      	beq.n	80056be <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800569c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569e:	0cdb      	lsrs	r3, r3, #19
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00a      	beq.n	80056be <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80056b0:	651a      	str	r2, [r3, #80]	@ 0x50
 80056b2:	4b0e      	ldr	r3, [pc, #56]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 f971 	bl	80059a0 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80056be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c0:	0c1b      	lsrs	r3, r3, #16
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d016      	beq.n	80056f8 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80056ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056cc:	0c1b      	lsrs	r3, r3, #16
 80056ce:	f003 0301 	and.w	r3, r3, #1
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d010      	beq.n	80056f8 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80056de:	651a      	str	r2, [r3, #80]	@ 0x50
 80056e0:	4b02      	ldr	r3, [pc, #8]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	e004      	b.n	80056f4 <HAL_FDCAN_IRQHandler+0x27c>
 80056ea:	bf00      	nop
 80056ec:	4000a800 	.word	0x4000a800
 80056f0:	3fcfffff 	.word	0x3fcfffff
 80056f4:	f000 f95e 	bl	80059b4 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80056f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fa:	0c9b      	lsrs	r3, r3, #18
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b00      	cmp	r3, #0
 8005702:	d010      	beq.n	8005726 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005706:	0c9b      	lsrs	r3, r3, #18
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00a      	beq.n	8005726 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005718:	651a      	str	r2, [r3, #80]	@ 0x50
 800571a:	4b83      	ldr	r3, [pc, #524]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 800571c:	2200      	movs	r2, #0
 800571e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f951 	bl	80059c8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005728:	0c5b      	lsrs	r3, r3, #17
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d015      	beq.n	800575e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005734:	0c5b      	lsrs	r3, r3, #17
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00f      	beq.n	800575e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005746:	651a      	str	r2, [r3, #80]	@ 0x50
 8005748:	4b77      	ldr	r3, [pc, #476]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 800574a:	2200      	movs	r2, #0
 800574c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005754:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800575e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00d      	beq.n	8005780 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800576a:	4b70      	ldr	r3, [pc, #448]	@ (800592c <HAL_FDCAN_IRQHandler+0x4b4>)
 800576c:	400b      	ands	r3, r1
 800576e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005770:	4a6d      	ldr	r2, [pc, #436]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005774:	0f9b      	lsrs	r3, r3, #30
 8005776:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 f942 	bl	8005a04 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005782:	2b00      	cmp	r3, #0
 8005784:	d011      	beq.n	80057aa <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800578c:	4b67      	ldr	r3, [pc, #412]	@ (800592c <HAL_FDCAN_IRQHandler+0x4b4>)
 800578e:	400b      	ands	r3, r1
 8005790:	6513      	str	r3, [r2, #80]	@ 0x50
 8005792:	4a65      	ldr	r2, [pc, #404]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005794:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005796:	0f9b      	lsrs	r3, r3, #30
 8005798:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80057a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057a2:	431a      	orrs	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a60      	ldr	r2, [pc, #384]	@ (8005930 <HAL_FDCAN_IRQHandler+0x4b8>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	f040 80ac 	bne.w	800590e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f003 0303 	and.w	r3, r3, #3
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 80a4 	beq.w	800590e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	6a1b      	ldr	r3, [r3, #32]
 80057cc:	f003 030f 	and.w	r3, r3, #15
 80057d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057da:	4013      	ands	r3, r2
 80057dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	6a1b      	ldr	r3, [r3, #32]
 80057e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80057e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057f2:	4013      	ands	r3, r2
 80057f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	6a1b      	ldr	r3, [r3, #32]
 80057fc:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800580a:	4013      	ands	r3, r2
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005818:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005820:	6a3a      	ldr	r2, [r7, #32]
 8005822:	4013      	ands	r3, r2
 8005824:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8005830:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	4013      	ands	r3, r2
 800583c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005844:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800584e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005850:	2b00      	cmp	r3, #0
 8005852:	d007      	beq.n	8005864 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800585a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800585c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f8db 	bl	8005a1a <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005866:	2b00      	cmp	r3, #0
 8005868:	d007      	beq.n	800587a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005870:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005872:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f000 f8db 	bl	8005a30 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	099b      	lsrs	r3, r3, #6
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d01a      	beq.n	80058bc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	099b      	lsrs	r3, r3, #6
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d014      	beq.n	80058bc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005898:	0c1b      	lsrs	r3, r3, #16
 800589a:	b29b      	uxth	r3, r3
 800589c:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058a8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2240      	movs	r2, #64	@ 0x40
 80058b0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	6939      	ldr	r1, [r7, #16]
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f8c5 	bl	8005a46 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80058bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d007      	beq.n	80058d2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058c8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80058ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f8c6 	bl	8005a5e <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00b      	beq.n	80058f0 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	6a3a      	ldr	r2, [r7, #32]
 80058de:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	431a      	orrs	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	69fa      	ldr	r2, [r7, #28]
 80058fc:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 f869 	bl	80059f0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800591e:	bf00      	nop
 8005920:	3758      	adds	r7, #88	@ 0x58
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	4000a800 	.word	0x4000a800
 800592c:	3fcfffff 	.word	0x3fcfffff
 8005930:	4000a000 	.word	0x4000a000

08005934 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800593e:	bf00      	nop
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800594a:	b480      	push	{r7}
 800594c:	b083      	sub	sp, #12
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
 8005952:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800597e:	bf00      	nop
 8005980:	370c      	adds	r7, #12
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr

0800598a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005a0e:	bf00      	nop
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b083      	sub	sp, #12
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
 8005a22:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b085      	sub	sp, #20
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	60f8      	str	r0, [r7, #12]
 8005a4e:	60b9      	str	r1, [r7, #8]
 8005a50:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005a52:	bf00      	nop
 8005a54:	3714      	adds	r7, #20
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr

08005a5e <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b083      	sub	sp, #12
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
 8005a66:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a80:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005a8a:	4ba7      	ldr	r3, [pc, #668]	@ (8005d28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	0091      	lsls	r1, r2, #2
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	6812      	ldr	r2, [r2, #0]
 8005a96:	430b      	orrs	r3, r1
 8005a98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aa4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aac:	041a      	lsls	r2, r3, #16
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	4413      	add	r3, r2
 8005ac0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005aca:	4b97      	ldr	r3, [pc, #604]	@ (8005d28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005acc:	4013      	ands	r3, r2
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	0091      	lsls	r1, r2, #2
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6812      	ldr	r2, [r2, #0]
 8005ad6:	430b      	orrs	r3, r1
 8005ad8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aec:	041a      	lsls	r2, r3, #16
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	430a      	orrs	r2, r1
 8005af4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	4413      	add	r3, r2
 8005b02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005b0c:	4b86      	ldr	r3, [pc, #536]	@ (8005d28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b0e:	4013      	ands	r3, r2
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	0091      	lsls	r1, r2, #2
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	6812      	ldr	r2, [r2, #0]
 8005b18:	430b      	orrs	r3, r1
 8005b1a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b26:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2e:	041a      	lsls	r2, r3, #16
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	430a      	orrs	r2, r1
 8005b36:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	4413      	add	r3, r2
 8005b4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005b54:	4b74      	ldr	r3, [pc, #464]	@ (8005d28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b56:	4013      	ands	r3, r2
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	0091      	lsls	r1, r2, #2
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	6812      	ldr	r2, [r2, #0]
 8005b60:	430b      	orrs	r3, r1
 8005b62:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005b6e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b76:	041a      	lsls	r2, r3, #16
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005b8a:	fb02 f303 	mul.w	r3, r2, r3
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	4413      	add	r3, r2
 8005b92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005b9c:	4b62      	ldr	r3, [pc, #392]	@ (8005d28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	0091      	lsls	r1, r2, #2
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	6812      	ldr	r2, [r2, #0]
 8005ba8:	430b      	orrs	r3, r1
 8005baa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005bb6:	fb02 f303 	mul.w	r3, r2, r3
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005bc8:	4b57      	ldr	r3, [pc, #348]	@ (8005d28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bca:	4013      	ands	r3, r2
 8005bcc:	68ba      	ldr	r2, [r7, #8]
 8005bce:	0091      	lsls	r1, r2, #2
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	430b      	orrs	r3, r1
 8005bd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005be2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bea:	041a      	lsls	r2, r3, #16
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	4413      	add	r3, r2
 8005c00:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005c0a:	4b47      	ldr	r3, [pc, #284]	@ (8005d28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	0091      	lsls	r1, r2, #2
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	6812      	ldr	r2, [r2, #0]
 8005c16:	430b      	orrs	r3, r1
 8005c18:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c24:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c2c:	041a      	lsls	r2, r3, #16
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c40:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c48:	061a      	lsls	r2, r3, #24
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c58:	4b34      	ldr	r3, [pc, #208]	@ (8005d2c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005c5a:	4413      	add	r3, r2
 8005c5c:	009a      	lsls	r2, r3, #2
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6a:	009b      	lsls	r3, r3, #2
 8005c6c:	441a      	add	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	441a      	add	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c8a:	6879      	ldr	r1, [r7, #4]
 8005c8c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005c8e:	fb01 f303 	mul.w	r3, r1, r3
 8005c92:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005c94:	441a      	add	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ca2:	6879      	ldr	r1, [r7, #4]
 8005ca4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005ca6:	fb01 f303 	mul.w	r3, r1, r3
 8005caa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005cac:	441a      	add	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005cbe:	fb01 f303 	mul.w	r3, r1, r3
 8005cc2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005cc4:	441a      	add	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd6:	00db      	lsls	r3, r3, #3
 8005cd8:	441a      	add	r2, r3
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cea:	6879      	ldr	r1, [r7, #4]
 8005cec:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005cee:	fb01 f303 	mul.w	r3, r1, r3
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	441a      	add	r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d06:	6879      	ldr	r1, [r7, #4]
 8005d08:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005d0a:	fb01 f303 	mul.w	r3, r1, r3
 8005d0e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005d10:	441a      	add	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d1e:	4a04      	ldr	r2, [pc, #16]	@ (8005d30 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d915      	bls.n	8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005d24:	e006      	b.n	8005d34 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005d26:	bf00      	nop
 8005d28:	ffff0003 	.word	0xffff0003
 8005d2c:	10002b00 	.word	0x10002b00
 8005d30:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d3a:	f043 0220 	orr.w	r2, r3, #32
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2203      	movs	r2, #3
 8005d48:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e010      	b.n	8005d72 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	e005      	b.n	8005d64 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	3304      	adds	r3, #4
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d3f3      	bcc.n	8005d58 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop

08005d80 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b089      	sub	sp, #36	@ 0x24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
 8005d8c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10a      	bne.n	8005dac <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005d9e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005da6:	4313      	orrs	r3, r2
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	e00a      	b.n	8005dc2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005db4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005dba:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005dc0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005dcc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005dd2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005dd8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005de0:	4313      	orrs	r3, r2
 8005de2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005dee:	6839      	ldr	r1, [r7, #0]
 8005df0:	fb01 f303 	mul.w	r3, r1, r3
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4413      	add	r3, r2
 8005df8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	69fa      	ldr	r2, [r7, #28]
 8005dfe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	3304      	adds	r3, #4
 8005e04:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	3304      	adds	r3, #4
 8005e10:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]
 8005e16:	e020      	b.n	8005e5a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	3303      	adds	r3, #3
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	4413      	add	r3, r2
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	3302      	adds	r3, #2
 8005e28:	6879      	ldr	r1, [r7, #4]
 8005e2a:	440b      	add	r3, r1
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e30:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	3301      	adds	r3, #1
 8005e36:	6879      	ldr	r1, [r7, #4]
 8005e38:	440b      	add	r3, r1
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005e3e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005e40:	6879      	ldr	r1, [r7, #4]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	440a      	add	r2, r1
 8005e46:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005e48:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	3304      	adds	r3, #4
 8005e52:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	3304      	adds	r3, #4
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	4a06      	ldr	r2, [pc, #24]	@ (8005e78 <FDCAN_CopyMessageToRAM+0xf8>)
 8005e60:	5cd3      	ldrb	r3, [r2, r3]
 8005e62:	461a      	mov	r2, r3
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d3d6      	bcc.n	8005e18 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005e6a:	bf00      	nop
 8005e6c:	bf00      	nop
 8005e6e:	3724      	adds	r7, #36	@ 0x24
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr
 8005e78:	0800a274 	.word	0x0800a274

08005e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b089      	sub	sp, #36	@ 0x24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005e8a:	4b86      	ldr	r3, [pc, #536]	@ (80060a4 <HAL_GPIO_Init+0x228>)
 8005e8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005e8e:	e18c      	b.n	80061aa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	2101      	movs	r1, #1
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	f000 817e 	beq.w	80061a4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f003 0303 	and.w	r3, r3, #3
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d005      	beq.n	8005ec0 <HAL_GPIO_Init+0x44>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f003 0303 	and.w	r3, r3, #3
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d130      	bne.n	8005f22 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	2203      	movs	r2, #3
 8005ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed0:	43db      	mvns	r3, r3
 8005ed2:	69ba      	ldr	r2, [r7, #24]
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee4:	69ba      	ldr	r2, [r7, #24]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	69ba      	ldr	r2, [r7, #24]
 8005eee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	fa02 f303 	lsl.w	r3, r2, r3
 8005efe:	43db      	mvns	r3, r3
 8005f00:	69ba      	ldr	r2, [r7, #24]
 8005f02:	4013      	ands	r3, r2
 8005f04:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	091b      	lsrs	r3, r3, #4
 8005f0c:	f003 0201 	and.w	r2, r3, #1
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	fa02 f303 	lsl.w	r3, r2, r3
 8005f16:	69ba      	ldr	r2, [r7, #24]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	69ba      	ldr	r2, [r7, #24]
 8005f20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	2b03      	cmp	r3, #3
 8005f2c:	d017      	beq.n	8005f5e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	2203      	movs	r2, #3
 8005f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3e:	43db      	mvns	r3, r3
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	4013      	ands	r3, r2
 8005f44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	689a      	ldr	r2, [r3, #8]
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f52:	69ba      	ldr	r2, [r7, #24]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	69ba      	ldr	r2, [r7, #24]
 8005f5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f003 0303 	and.w	r3, r3, #3
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d123      	bne.n	8005fb2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	08da      	lsrs	r2, r3, #3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	3208      	adds	r2, #8
 8005f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	f003 0307 	and.w	r3, r3, #7
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	220f      	movs	r2, #15
 8005f82:	fa02 f303 	lsl.w	r3, r2, r3
 8005f86:	43db      	mvns	r3, r3
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	691a      	ldr	r2, [r3, #16]
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	f003 0307 	and.w	r3, r3, #7
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9e:	69ba      	ldr	r2, [r7, #24]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	08da      	lsrs	r2, r3, #3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	3208      	adds	r2, #8
 8005fac:	69b9      	ldr	r1, [r7, #24]
 8005fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	005b      	lsls	r3, r3, #1
 8005fbc:	2203      	movs	r2, #3
 8005fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc2:	43db      	mvns	r3, r3
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f003 0203 	and.w	r2, r3, #3
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	005b      	lsls	r3, r3, #1
 8005fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fda:	69ba      	ldr	r2, [r7, #24]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 80d8 	beq.w	80061a4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ff4:	4b2c      	ldr	r3, [pc, #176]	@ (80060a8 <HAL_GPIO_Init+0x22c>)
 8005ff6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005ffa:	4a2b      	ldr	r2, [pc, #172]	@ (80060a8 <HAL_GPIO_Init+0x22c>)
 8005ffc:	f043 0302 	orr.w	r3, r3, #2
 8006000:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006004:	4b28      	ldr	r3, [pc, #160]	@ (80060a8 <HAL_GPIO_Init+0x22c>)
 8006006:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	60fb      	str	r3, [r7, #12]
 8006010:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006012:	4a26      	ldr	r2, [pc, #152]	@ (80060ac <HAL_GPIO_Init+0x230>)
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	089b      	lsrs	r3, r3, #2
 8006018:	3302      	adds	r3, #2
 800601a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800601e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	f003 0303 	and.w	r3, r3, #3
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	220f      	movs	r2, #15
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	43db      	mvns	r3, r3
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	4013      	ands	r3, r2
 8006034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a1d      	ldr	r2, [pc, #116]	@ (80060b0 <HAL_GPIO_Init+0x234>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d04a      	beq.n	80060d4 <HAL_GPIO_Init+0x258>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a1c      	ldr	r2, [pc, #112]	@ (80060b4 <HAL_GPIO_Init+0x238>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d02b      	beq.n	800609e <HAL_GPIO_Init+0x222>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a1b      	ldr	r2, [pc, #108]	@ (80060b8 <HAL_GPIO_Init+0x23c>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d025      	beq.n	800609a <HAL_GPIO_Init+0x21e>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a1a      	ldr	r2, [pc, #104]	@ (80060bc <HAL_GPIO_Init+0x240>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d01f      	beq.n	8006096 <HAL_GPIO_Init+0x21a>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a19      	ldr	r2, [pc, #100]	@ (80060c0 <HAL_GPIO_Init+0x244>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d019      	beq.n	8006092 <HAL_GPIO_Init+0x216>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a18      	ldr	r2, [pc, #96]	@ (80060c4 <HAL_GPIO_Init+0x248>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d013      	beq.n	800608e <HAL_GPIO_Init+0x212>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a17      	ldr	r2, [pc, #92]	@ (80060c8 <HAL_GPIO_Init+0x24c>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d00d      	beq.n	800608a <HAL_GPIO_Init+0x20e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a16      	ldr	r2, [pc, #88]	@ (80060cc <HAL_GPIO_Init+0x250>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d007      	beq.n	8006086 <HAL_GPIO_Init+0x20a>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a15      	ldr	r2, [pc, #84]	@ (80060d0 <HAL_GPIO_Init+0x254>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d101      	bne.n	8006082 <HAL_GPIO_Init+0x206>
 800607e:	2309      	movs	r3, #9
 8006080:	e029      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 8006082:	230a      	movs	r3, #10
 8006084:	e027      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 8006086:	2307      	movs	r3, #7
 8006088:	e025      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 800608a:	2306      	movs	r3, #6
 800608c:	e023      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 800608e:	2305      	movs	r3, #5
 8006090:	e021      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 8006092:	2304      	movs	r3, #4
 8006094:	e01f      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 8006096:	2303      	movs	r3, #3
 8006098:	e01d      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 800609a:	2302      	movs	r3, #2
 800609c:	e01b      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 800609e:	2301      	movs	r3, #1
 80060a0:	e019      	b.n	80060d6 <HAL_GPIO_Init+0x25a>
 80060a2:	bf00      	nop
 80060a4:	58000080 	.word	0x58000080
 80060a8:	58024400 	.word	0x58024400
 80060ac:	58000400 	.word	0x58000400
 80060b0:	58020000 	.word	0x58020000
 80060b4:	58020400 	.word	0x58020400
 80060b8:	58020800 	.word	0x58020800
 80060bc:	58020c00 	.word	0x58020c00
 80060c0:	58021000 	.word	0x58021000
 80060c4:	58021400 	.word	0x58021400
 80060c8:	58021800 	.word	0x58021800
 80060cc:	58021c00 	.word	0x58021c00
 80060d0:	58022400 	.word	0x58022400
 80060d4:	2300      	movs	r3, #0
 80060d6:	69fa      	ldr	r2, [r7, #28]
 80060d8:	f002 0203 	and.w	r2, r2, #3
 80060dc:	0092      	lsls	r2, r2, #2
 80060de:	4093      	lsls	r3, r2
 80060e0:	69ba      	ldr	r2, [r7, #24]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060e6:	4938      	ldr	r1, [pc, #224]	@ (80061c8 <HAL_GPIO_Init+0x34c>)
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	089b      	lsrs	r3, r3, #2
 80060ec:	3302      	adds	r3, #2
 80060ee:	69ba      	ldr	r2, [r7, #24]
 80060f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	43db      	mvns	r3, r3
 8006100:	69ba      	ldr	r2, [r7, #24]
 8006102:	4013      	ands	r3, r2
 8006104:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d003      	beq.n	800611a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006112:	69ba      	ldr	r2, [r7, #24]
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	4313      	orrs	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800611a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	43db      	mvns	r3, r3
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	4013      	ands	r3, r2
 8006132:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d003      	beq.n	8006148 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	4313      	orrs	r3, r2
 8006146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006148:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	43db      	mvns	r3, r3
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	4013      	ands	r3, r2
 800615e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	4313      	orrs	r3, r2
 8006172:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	69ba      	ldr	r2, [r7, #24]
 8006178:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	43db      	mvns	r3, r3
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	4013      	ands	r3, r2
 8006188:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	4313      	orrs	r3, r2
 800619c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	69ba      	ldr	r2, [r7, #24]
 80061a2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	3301      	adds	r3, #1
 80061a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	fa22 f303 	lsr.w	r3, r2, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f47f ae6b 	bne.w	8005e90 <HAL_GPIO_Init+0x14>
  }
}
 80061ba:	bf00      	nop
 80061bc:	bf00      	nop
 80061be:	3724      	adds	r7, #36	@ 0x24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr
 80061c8:	58000400 	.word	0x58000400

080061cc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80061d4:	4b19      	ldr	r3, [pc, #100]	@ (800623c <HAL_PWREx_ConfigSupply+0x70>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f003 0304 	and.w	r3, r3, #4
 80061dc:	2b04      	cmp	r3, #4
 80061de:	d00a      	beq.n	80061f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80061e0:	4b16      	ldr	r3, [pc, #88]	@ (800623c <HAL_PWREx_ConfigSupply+0x70>)
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	f003 0307 	and.w	r3, r3, #7
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d001      	beq.n	80061f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e01f      	b.n	8006232 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80061f2:	2300      	movs	r3, #0
 80061f4:	e01d      	b.n	8006232 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80061f6:	4b11      	ldr	r3, [pc, #68]	@ (800623c <HAL_PWREx_ConfigSupply+0x70>)
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f023 0207 	bic.w	r2, r3, #7
 80061fe:	490f      	ldr	r1, [pc, #60]	@ (800623c <HAL_PWREx_ConfigSupply+0x70>)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4313      	orrs	r3, r2
 8006204:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006206:	f7fb f8b1 	bl	800136c <HAL_GetTick>
 800620a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800620c:	e009      	b.n	8006222 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800620e:	f7fb f8ad 	bl	800136c <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800621c:	d901      	bls.n	8006222 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e007      	b.n	8006232 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006222:	4b06      	ldr	r3, [pc, #24]	@ (800623c <HAL_PWREx_ConfigSupply+0x70>)
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800622a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800622e:	d1ee      	bne.n	800620e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3710      	adds	r7, #16
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	58024800 	.word	0x58024800

08006240 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08c      	sub	sp, #48	@ 0x30
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e3c8      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 0301 	and.w	r3, r3, #1
 800625a:	2b00      	cmp	r3, #0
 800625c:	f000 8087 	beq.w	800636e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006260:	4b88      	ldr	r3, [pc, #544]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006268:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800626a:	4b86      	ldr	r3, [pc, #536]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 800626c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006272:	2b10      	cmp	r3, #16
 8006274:	d007      	beq.n	8006286 <HAL_RCC_OscConfig+0x46>
 8006276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006278:	2b18      	cmp	r3, #24
 800627a:	d110      	bne.n	800629e <HAL_RCC_OscConfig+0x5e>
 800627c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800627e:	f003 0303 	and.w	r3, r3, #3
 8006282:	2b02      	cmp	r3, #2
 8006284:	d10b      	bne.n	800629e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006286:	4b7f      	ldr	r3, [pc, #508]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d06c      	beq.n	800636c <HAL_RCC_OscConfig+0x12c>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d168      	bne.n	800636c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e3a2      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062a6:	d106      	bne.n	80062b6 <HAL_RCC_OscConfig+0x76>
 80062a8:	4b76      	ldr	r3, [pc, #472]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a75      	ldr	r2, [pc, #468]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	e02e      	b.n	8006314 <HAL_RCC_OscConfig+0xd4>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d10c      	bne.n	80062d8 <HAL_RCC_OscConfig+0x98>
 80062be:	4b71      	ldr	r3, [pc, #452]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a70      	ldr	r2, [pc, #448]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062c8:	6013      	str	r3, [r2, #0]
 80062ca:	4b6e      	ldr	r3, [pc, #440]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a6d      	ldr	r2, [pc, #436]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062d4:	6013      	str	r3, [r2, #0]
 80062d6:	e01d      	b.n	8006314 <HAL_RCC_OscConfig+0xd4>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062e0:	d10c      	bne.n	80062fc <HAL_RCC_OscConfig+0xbc>
 80062e2:	4b68      	ldr	r3, [pc, #416]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a67      	ldr	r2, [pc, #412]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062ec:	6013      	str	r3, [r2, #0]
 80062ee:	4b65      	ldr	r3, [pc, #404]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a64      	ldr	r2, [pc, #400]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062f8:	6013      	str	r3, [r2, #0]
 80062fa:	e00b      	b.n	8006314 <HAL_RCC_OscConfig+0xd4>
 80062fc:	4b61      	ldr	r3, [pc, #388]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a60      	ldr	r2, [pc, #384]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006306:	6013      	str	r3, [r2, #0]
 8006308:	4b5e      	ldr	r3, [pc, #376]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a5d      	ldr	r2, [pc, #372]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 800630e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d013      	beq.n	8006344 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800631c:	f7fb f826 	bl	800136c <HAL_GetTick>
 8006320:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006322:	e008      	b.n	8006336 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006324:	f7fb f822 	bl	800136c <HAL_GetTick>
 8006328:	4602      	mov	r2, r0
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	2b64      	cmp	r3, #100	@ 0x64
 8006330:	d901      	bls.n	8006336 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e356      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006336:	4b53      	ldr	r3, [pc, #332]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d0f0      	beq.n	8006324 <HAL_RCC_OscConfig+0xe4>
 8006342:	e014      	b.n	800636e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006344:	f7fb f812 	bl	800136c <HAL_GetTick>
 8006348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800634a:	e008      	b.n	800635e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800634c:	f7fb f80e 	bl	800136c <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	2b64      	cmp	r3, #100	@ 0x64
 8006358:	d901      	bls.n	800635e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e342      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800635e:	4b49      	ldr	r3, [pc, #292]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1f0      	bne.n	800634c <HAL_RCC_OscConfig+0x10c>
 800636a:	e000      	b.n	800636e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800636c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 808c 	beq.w	8006494 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800637c:	4b41      	ldr	r3, [pc, #260]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006384:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006386:	4b3f      	ldr	r3, [pc, #252]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800638a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d007      	beq.n	80063a2 <HAL_RCC_OscConfig+0x162>
 8006392:	6a3b      	ldr	r3, [r7, #32]
 8006394:	2b18      	cmp	r3, #24
 8006396:	d137      	bne.n	8006408 <HAL_RCC_OscConfig+0x1c8>
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	f003 0303 	and.w	r3, r3, #3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d132      	bne.n	8006408 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063a2:	4b38      	ldr	r3, [pc, #224]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0304 	and.w	r3, r3, #4
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d005      	beq.n	80063ba <HAL_RCC_OscConfig+0x17a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d101      	bne.n	80063ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e314      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80063ba:	4b32      	ldr	r3, [pc, #200]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f023 0219 	bic.w	r2, r3, #25
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	492f      	ldr	r1, [pc, #188]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063cc:	f7fa ffce 	bl	800136c <HAL_GetTick>
 80063d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063d2:	e008      	b.n	80063e6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063d4:	f7fa ffca 	bl	800136c <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d901      	bls.n	80063e6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e2fe      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063e6:	4b27      	ldr	r3, [pc, #156]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0304 	and.w	r3, r3, #4
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d0f0      	beq.n	80063d4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063f2:	4b24      	ldr	r3, [pc, #144]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	061b      	lsls	r3, r3, #24
 8006400:	4920      	ldr	r1, [pc, #128]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006402:	4313      	orrs	r3, r2
 8006404:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006406:	e045      	b.n	8006494 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d026      	beq.n	800645e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006410:	4b1c      	ldr	r3, [pc, #112]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f023 0219 	bic.w	r2, r3, #25
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	4919      	ldr	r1, [pc, #100]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 800641e:	4313      	orrs	r3, r2
 8006420:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006422:	f7fa ffa3 	bl	800136c <HAL_GetTick>
 8006426:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006428:	e008      	b.n	800643c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800642a:	f7fa ff9f 	bl	800136c <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d901      	bls.n	800643c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e2d3      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800643c:	4b11      	ldr	r3, [pc, #68]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0304 	and.w	r3, r3, #4
 8006444:	2b00      	cmp	r3, #0
 8006446:	d0f0      	beq.n	800642a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006448:	4b0e      	ldr	r3, [pc, #56]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	061b      	lsls	r3, r3, #24
 8006456:	490b      	ldr	r1, [pc, #44]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006458:	4313      	orrs	r3, r2
 800645a:	604b      	str	r3, [r1, #4]
 800645c:	e01a      	b.n	8006494 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800645e:	4b09      	ldr	r3, [pc, #36]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a08      	ldr	r2, [pc, #32]	@ (8006484 <HAL_RCC_OscConfig+0x244>)
 8006464:	f023 0301 	bic.w	r3, r3, #1
 8006468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800646a:	f7fa ff7f 	bl	800136c <HAL_GetTick>
 800646e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006470:	e00a      	b.n	8006488 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006472:	f7fa ff7b 	bl	800136c <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	2b02      	cmp	r3, #2
 800647e:	d903      	bls.n	8006488 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e2af      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
 8006484:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006488:	4b96      	ldr	r3, [pc, #600]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0304 	and.w	r3, r3, #4
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1ee      	bne.n	8006472 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0310 	and.w	r3, r3, #16
 800649c:	2b00      	cmp	r3, #0
 800649e:	d06a      	beq.n	8006576 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064a0:	4b90      	ldr	r3, [pc, #576]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064a8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80064aa:	4b8e      	ldr	r3, [pc, #568]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80064ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ae:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	2b08      	cmp	r3, #8
 80064b4:	d007      	beq.n	80064c6 <HAL_RCC_OscConfig+0x286>
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	2b18      	cmp	r3, #24
 80064ba:	d11b      	bne.n	80064f4 <HAL_RCC_OscConfig+0x2b4>
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	f003 0303 	and.w	r3, r3, #3
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d116      	bne.n	80064f4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064c6:	4b87      	ldr	r3, [pc, #540]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_RCC_OscConfig+0x29e>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	2b80      	cmp	r3, #128	@ 0x80
 80064d8:	d001      	beq.n	80064de <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e282      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064de:	4b81      	ldr	r3, [pc, #516]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	061b      	lsls	r3, r3, #24
 80064ec:	497d      	ldr	r1, [pc, #500]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064f2:	e040      	b.n	8006576 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d023      	beq.n	8006544 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80064fc:	4b79      	ldr	r3, [pc, #484]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a78      	ldr	r2, [pc, #480]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 8006502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006506:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006508:	f7fa ff30 	bl	800136c <HAL_GetTick>
 800650c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006510:	f7fa ff2c 	bl	800136c <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b02      	cmp	r3, #2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e260      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006522:	4b70      	ldr	r3, [pc, #448]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0f0      	beq.n	8006510 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800652e:	4b6d      	ldr	r3, [pc, #436]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	061b      	lsls	r3, r3, #24
 800653c:	4969      	ldr	r1, [pc, #420]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800653e:	4313      	orrs	r3, r2
 8006540:	60cb      	str	r3, [r1, #12]
 8006542:	e018      	b.n	8006576 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006544:	4b67      	ldr	r3, [pc, #412]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a66      	ldr	r2, [pc, #408]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800654a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800654e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006550:	f7fa ff0c 	bl	800136c <HAL_GetTick>
 8006554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006556:	e008      	b.n	800656a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006558:	f7fa ff08 	bl	800136c <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	2b02      	cmp	r3, #2
 8006564:	d901      	bls.n	800656a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e23c      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800656a:	4b5e      	ldr	r3, [pc, #376]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1f0      	bne.n	8006558 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0308 	and.w	r3, r3, #8
 800657e:	2b00      	cmp	r3, #0
 8006580:	d036      	beq.n	80065f0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d019      	beq.n	80065be <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800658a:	4b56      	ldr	r3, [pc, #344]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800658c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800658e:	4a55      	ldr	r2, [pc, #340]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 8006590:	f043 0301 	orr.w	r3, r3, #1
 8006594:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006596:	f7fa fee9 	bl	800136c <HAL_GetTick>
 800659a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800659c:	e008      	b.n	80065b0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800659e:	f7fa fee5 	bl	800136c <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d901      	bls.n	80065b0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e219      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80065b0:	4b4c      	ldr	r3, [pc, #304]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80065b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065b4:	f003 0302 	and.w	r3, r3, #2
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d0f0      	beq.n	800659e <HAL_RCC_OscConfig+0x35e>
 80065bc:	e018      	b.n	80065f0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065be:	4b49      	ldr	r3, [pc, #292]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80065c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065c2:	4a48      	ldr	r2, [pc, #288]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80065c4:	f023 0301 	bic.w	r3, r3, #1
 80065c8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065ca:	f7fa fecf 	bl	800136c <HAL_GetTick>
 80065ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80065d0:	e008      	b.n	80065e4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065d2:	f7fa fecb 	bl	800136c <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d901      	bls.n	80065e4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e1ff      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80065e4:	4b3f      	ldr	r3, [pc, #252]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80065e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1f0      	bne.n	80065d2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0320 	and.w	r3, r3, #32
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d036      	beq.n	800666a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d019      	beq.n	8006638 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006604:	4b37      	ldr	r3, [pc, #220]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a36      	ldr	r2, [pc, #216]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800660a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800660e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006610:	f7fa feac 	bl	800136c <HAL_GetTick>
 8006614:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006616:	e008      	b.n	800662a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006618:	f7fa fea8 	bl	800136c <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	2b02      	cmp	r3, #2
 8006624:	d901      	bls.n	800662a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e1dc      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800662a:	4b2e      	ldr	r3, [pc, #184]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0f0      	beq.n	8006618 <HAL_RCC_OscConfig+0x3d8>
 8006636:	e018      	b.n	800666a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006638:	4b2a      	ldr	r3, [pc, #168]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a29      	ldr	r2, [pc, #164]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 800663e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006642:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006644:	f7fa fe92 	bl	800136c <HAL_GetTick>
 8006648:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800664a:	e008      	b.n	800665e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800664c:	f7fa fe8e 	bl	800136c <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e1c2      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800665e:	4b21      	ldr	r3, [pc, #132]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d1f0      	bne.n	800664c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0304 	and.w	r3, r3, #4
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 8086 	beq.w	8006784 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006678:	4b1b      	ldr	r3, [pc, #108]	@ (80066e8 <HAL_RCC_OscConfig+0x4a8>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a1a      	ldr	r2, [pc, #104]	@ (80066e8 <HAL_RCC_OscConfig+0x4a8>)
 800667e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006682:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006684:	f7fa fe72 	bl	800136c <HAL_GetTick>
 8006688:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800668a:	e008      	b.n	800669e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800668c:	f7fa fe6e 	bl	800136c <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b64      	cmp	r3, #100	@ 0x64
 8006698:	d901      	bls.n	800669e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e1a2      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800669e:	4b12      	ldr	r3, [pc, #72]	@ (80066e8 <HAL_RCC_OscConfig+0x4a8>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d0f0      	beq.n	800668c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d106      	bne.n	80066c0 <HAL_RCC_OscConfig+0x480>
 80066b2:	4b0c      	ldr	r3, [pc, #48]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80066b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066b6:	4a0b      	ldr	r2, [pc, #44]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80066b8:	f043 0301 	orr.w	r3, r3, #1
 80066bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80066be:	e032      	b.n	8006726 <HAL_RCC_OscConfig+0x4e6>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d111      	bne.n	80066ec <HAL_RCC_OscConfig+0x4ac>
 80066c8:	4b06      	ldr	r3, [pc, #24]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80066ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066cc:	4a05      	ldr	r2, [pc, #20]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80066ce:	f023 0301 	bic.w	r3, r3, #1
 80066d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80066d4:	4b03      	ldr	r3, [pc, #12]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80066d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d8:	4a02      	ldr	r2, [pc, #8]	@ (80066e4 <HAL_RCC_OscConfig+0x4a4>)
 80066da:	f023 0304 	bic.w	r3, r3, #4
 80066de:	6713      	str	r3, [r2, #112]	@ 0x70
 80066e0:	e021      	b.n	8006726 <HAL_RCC_OscConfig+0x4e6>
 80066e2:	bf00      	nop
 80066e4:	58024400 	.word	0x58024400
 80066e8:	58024800 	.word	0x58024800
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2b05      	cmp	r3, #5
 80066f2:	d10c      	bne.n	800670e <HAL_RCC_OscConfig+0x4ce>
 80066f4:	4b83      	ldr	r3, [pc, #524]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80066f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066f8:	4a82      	ldr	r2, [pc, #520]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80066fa:	f043 0304 	orr.w	r3, r3, #4
 80066fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006700:	4b80      	ldr	r3, [pc, #512]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006704:	4a7f      	ldr	r2, [pc, #508]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006706:	f043 0301 	orr.w	r3, r3, #1
 800670a:	6713      	str	r3, [r2, #112]	@ 0x70
 800670c:	e00b      	b.n	8006726 <HAL_RCC_OscConfig+0x4e6>
 800670e:	4b7d      	ldr	r3, [pc, #500]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006712:	4a7c      	ldr	r2, [pc, #496]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006714:	f023 0301 	bic.w	r3, r3, #1
 8006718:	6713      	str	r3, [r2, #112]	@ 0x70
 800671a:	4b7a      	ldr	r3, [pc, #488]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800671c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800671e:	4a79      	ldr	r2, [pc, #484]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006720:	f023 0304 	bic.w	r3, r3, #4
 8006724:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d015      	beq.n	800675a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800672e:	f7fa fe1d 	bl	800136c <HAL_GetTick>
 8006732:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006734:	e00a      	b.n	800674c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006736:	f7fa fe19 	bl	800136c <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006744:	4293      	cmp	r3, r2
 8006746:	d901      	bls.n	800674c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e14b      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800674c:	4b6d      	ldr	r3, [pc, #436]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800674e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006750:	f003 0302 	and.w	r3, r3, #2
 8006754:	2b00      	cmp	r3, #0
 8006756:	d0ee      	beq.n	8006736 <HAL_RCC_OscConfig+0x4f6>
 8006758:	e014      	b.n	8006784 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800675a:	f7fa fe07 	bl	800136c <HAL_GetTick>
 800675e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006760:	e00a      	b.n	8006778 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006762:	f7fa fe03 	bl	800136c <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006770:	4293      	cmp	r3, r2
 8006772:	d901      	bls.n	8006778 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e135      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006778:	4b62      	ldr	r3, [pc, #392]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800677a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800677c:	f003 0302 	and.w	r3, r3, #2
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1ee      	bne.n	8006762 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006788:	2b00      	cmp	r3, #0
 800678a:	f000 812a 	beq.w	80069e2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800678e:	4b5d      	ldr	r3, [pc, #372]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006796:	2b18      	cmp	r3, #24
 8006798:	f000 80ba 	beq.w	8006910 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	f040 8095 	bne.w	80068d0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067a6:	4b57      	ldr	r3, [pc, #348]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a56      	ldr	r2, [pc, #344]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80067ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b2:	f7fa fddb 	bl	800136c <HAL_GetTick>
 80067b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067b8:	e008      	b.n	80067cc <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ba:	f7fa fdd7 	bl	800136c <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d901      	bls.n	80067cc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e10b      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067cc:	4b4d      	ldr	r3, [pc, #308]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1f0      	bne.n	80067ba <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80067d8:	4b4a      	ldr	r3, [pc, #296]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80067da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80067dc:	4b4a      	ldr	r3, [pc, #296]	@ (8006908 <HAL_RCC_OscConfig+0x6c8>)
 80067de:	4013      	ands	r3, r2
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80067e8:	0112      	lsls	r2, r2, #4
 80067ea:	430a      	orrs	r2, r1
 80067ec:	4945      	ldr	r1, [pc, #276]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80067ee:	4313      	orrs	r3, r2
 80067f0:	628b      	str	r3, [r1, #40]	@ 0x28
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f6:	3b01      	subs	r3, #1
 80067f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006800:	3b01      	subs	r3, #1
 8006802:	025b      	lsls	r3, r3, #9
 8006804:	b29b      	uxth	r3, r3
 8006806:	431a      	orrs	r2, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680c:	3b01      	subs	r3, #1
 800680e:	041b      	lsls	r3, r3, #16
 8006810:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006814:	431a      	orrs	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800681a:	3b01      	subs	r3, #1
 800681c:	061b      	lsls	r3, r3, #24
 800681e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006822:	4938      	ldr	r1, [pc, #224]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006824:	4313      	orrs	r3, r2
 8006826:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006828:	4b36      	ldr	r3, [pc, #216]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800682a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682c:	4a35      	ldr	r2, [pc, #212]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800682e:	f023 0301 	bic.w	r3, r3, #1
 8006832:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006834:	4b33      	ldr	r3, [pc, #204]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006836:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006838:	4b34      	ldr	r3, [pc, #208]	@ (800690c <HAL_RCC_OscConfig+0x6cc>)
 800683a:	4013      	ands	r3, r2
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006840:	00d2      	lsls	r2, r2, #3
 8006842:	4930      	ldr	r1, [pc, #192]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006844:	4313      	orrs	r3, r2
 8006846:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006848:	4b2e      	ldr	r3, [pc, #184]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800684a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684c:	f023 020c 	bic.w	r2, r3, #12
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006854:	492b      	ldr	r1, [pc, #172]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006856:	4313      	orrs	r3, r2
 8006858:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800685a:	4b2a      	ldr	r3, [pc, #168]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800685c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685e:	f023 0202 	bic.w	r2, r3, #2
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006866:	4927      	ldr	r1, [pc, #156]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006868:	4313      	orrs	r3, r2
 800686a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800686c:	4b25      	ldr	r3, [pc, #148]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800686e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006870:	4a24      	ldr	r2, [pc, #144]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006876:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006878:	4b22      	ldr	r3, [pc, #136]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687c:	4a21      	ldr	r2, [pc, #132]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800687e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006882:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006884:	4b1f      	ldr	r3, [pc, #124]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006888:	4a1e      	ldr	r2, [pc, #120]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800688a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800688e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006890:	4b1c      	ldr	r3, [pc, #112]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006894:	4a1b      	ldr	r2, [pc, #108]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 8006896:	f043 0301 	orr.w	r3, r3, #1
 800689a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800689c:	4b19      	ldr	r3, [pc, #100]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a18      	ldr	r2, [pc, #96]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80068a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a8:	f7fa fd60 	bl	800136c <HAL_GetTick>
 80068ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068ae:	e008      	b.n	80068c2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068b0:	f7fa fd5c 	bl	800136c <HAL_GetTick>
 80068b4:	4602      	mov	r2, r0
 80068b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d901      	bls.n	80068c2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e090      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068c2:	4b10      	ldr	r3, [pc, #64]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d0f0      	beq.n	80068b0 <HAL_RCC_OscConfig+0x670>
 80068ce:	e088      	b.n	80069e2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a0b      	ldr	r2, [pc, #44]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80068d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068dc:	f7fa fd46 	bl	800136c <HAL_GetTick>
 80068e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80068e2:	e008      	b.n	80068f6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068e4:	f7fa fd42 	bl	800136c <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d901      	bls.n	80068f6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e076      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80068f6:	4b03      	ldr	r3, [pc, #12]	@ (8006904 <HAL_RCC_OscConfig+0x6c4>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1f0      	bne.n	80068e4 <HAL_RCC_OscConfig+0x6a4>
 8006902:	e06e      	b.n	80069e2 <HAL_RCC_OscConfig+0x7a2>
 8006904:	58024400 	.word	0x58024400
 8006908:	fffffc0c 	.word	0xfffffc0c
 800690c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006910:	4b36      	ldr	r3, [pc, #216]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 8006912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006914:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006916:	4b35      	ldr	r3, [pc, #212]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 8006918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800691a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006920:	2b01      	cmp	r3, #1
 8006922:	d031      	beq.n	8006988 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	f003 0203 	and.w	r2, r3, #3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800692e:	429a      	cmp	r2, r3
 8006930:	d12a      	bne.n	8006988 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	091b      	lsrs	r3, r3, #4
 8006936:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800693e:	429a      	cmp	r2, r3
 8006940:	d122      	bne.n	8006988 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800694c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800694e:	429a      	cmp	r2, r3
 8006950:	d11a      	bne.n	8006988 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	0a5b      	lsrs	r3, r3, #9
 8006956:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800695e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006960:	429a      	cmp	r2, r3
 8006962:	d111      	bne.n	8006988 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	0c1b      	lsrs	r3, r3, #16
 8006968:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006970:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006972:	429a      	cmp	r2, r3
 8006974:	d108      	bne.n	8006988 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	0e1b      	lsrs	r3, r3, #24
 800697a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006982:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006984:	429a      	cmp	r2, r3
 8006986:	d001      	beq.n	800698c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e02b      	b.n	80069e4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800698c:	4b17      	ldr	r3, [pc, #92]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 800698e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006990:	08db      	lsrs	r3, r3, #3
 8006992:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006996:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d01f      	beq.n	80069e2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80069a2:	4b12      	ldr	r3, [pc, #72]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 80069a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a6:	4a11      	ldr	r2, [pc, #68]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 80069a8:	f023 0301 	bic.w	r3, r3, #1
 80069ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80069ae:	f7fa fcdd 	bl	800136c <HAL_GetTick>
 80069b2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80069b4:	bf00      	nop
 80069b6:	f7fa fcd9 	bl	800136c <HAL_GetTick>
 80069ba:	4602      	mov	r2, r0
 80069bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069be:	4293      	cmp	r3, r2
 80069c0:	d0f9      	beq.n	80069b6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80069c2:	4b0a      	ldr	r3, [pc, #40]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 80069c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069c6:	4b0a      	ldr	r3, [pc, #40]	@ (80069f0 <HAL_RCC_OscConfig+0x7b0>)
 80069c8:	4013      	ands	r3, r2
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80069ce:	00d2      	lsls	r2, r2, #3
 80069d0:	4906      	ldr	r1, [pc, #24]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80069d6:	4b05      	ldr	r3, [pc, #20]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 80069d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069da:	4a04      	ldr	r2, [pc, #16]	@ (80069ec <HAL_RCC_OscConfig+0x7ac>)
 80069dc:	f043 0301 	orr.w	r3, r3, #1
 80069e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3730      	adds	r7, #48	@ 0x30
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	58024400 	.word	0x58024400
 80069f0:	ffff0007 	.word	0xffff0007

080069f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b086      	sub	sp, #24
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d101      	bne.n	8006a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e19c      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a08:	4b8a      	ldr	r3, [pc, #552]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 030f 	and.w	r3, r3, #15
 8006a10:	683a      	ldr	r2, [r7, #0]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d910      	bls.n	8006a38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a16:	4b87      	ldr	r3, [pc, #540]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f023 020f 	bic.w	r2, r3, #15
 8006a1e:	4985      	ldr	r1, [pc, #532]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a26:	4b83      	ldr	r3, [pc, #524]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d001      	beq.n	8006a38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e184      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0304 	and.w	r3, r3, #4
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d010      	beq.n	8006a66 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	691a      	ldr	r2, [r3, #16]
 8006a48:	4b7b      	ldr	r3, [pc, #492]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d908      	bls.n	8006a66 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006a54:	4b78      	ldr	r3, [pc, #480]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006a56:	699b      	ldr	r3, [r3, #24]
 8006a58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	4975      	ldr	r1, [pc, #468]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006a62:	4313      	orrs	r3, r2
 8006a64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0308 	and.w	r3, r3, #8
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d010      	beq.n	8006a94 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	695a      	ldr	r2, [r3, #20]
 8006a76:	4b70      	ldr	r3, [pc, #448]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006a78:	69db      	ldr	r3, [r3, #28]
 8006a7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d908      	bls.n	8006a94 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006a82:	4b6d      	ldr	r3, [pc, #436]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006a84:	69db      	ldr	r3, [r3, #28]
 8006a86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	496a      	ldr	r1, [pc, #424]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0310 	and.w	r3, r3, #16
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d010      	beq.n	8006ac2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	699a      	ldr	r2, [r3, #24]
 8006aa4:	4b64      	ldr	r3, [pc, #400]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d908      	bls.n	8006ac2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006ab0:	4b61      	ldr	r3, [pc, #388]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006ab2:	69db      	ldr	r3, [r3, #28]
 8006ab4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	495e      	ldr	r1, [pc, #376]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0320 	and.w	r3, r3, #32
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d010      	beq.n	8006af0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	69da      	ldr	r2, [r3, #28]
 8006ad2:	4b59      	ldr	r3, [pc, #356]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d908      	bls.n	8006af0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006ade:	4b56      	ldr	r3, [pc, #344]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	69db      	ldr	r3, [r3, #28]
 8006aea:	4953      	ldr	r1, [pc, #332]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0302 	and.w	r3, r3, #2
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d010      	beq.n	8006b1e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68da      	ldr	r2, [r3, #12]
 8006b00:	4b4d      	ldr	r3, [pc, #308]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b02:	699b      	ldr	r3, [r3, #24]
 8006b04:	f003 030f 	and.w	r3, r3, #15
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d908      	bls.n	8006b1e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b0c:	4b4a      	ldr	r3, [pc, #296]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	f023 020f 	bic.w	r2, r3, #15
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	4947      	ldr	r1, [pc, #284]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d055      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006b2a:	4b43      	ldr	r3, [pc, #268]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	4940      	ldr	r1, [pc, #256]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d107      	bne.n	8006b54 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006b44:	4b3c      	ldr	r3, [pc, #240]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d121      	bne.n	8006b94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e0f6      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2b03      	cmp	r3, #3
 8006b5a:	d107      	bne.n	8006b6c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006b5c:	4b36      	ldr	r3, [pc, #216]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d115      	bne.n	8006b94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e0ea      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d107      	bne.n	8006b84 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006b74:	4b30      	ldr	r3, [pc, #192]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d109      	bne.n	8006b94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e0de      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006b84:	4b2c      	ldr	r3, [pc, #176]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0304 	and.w	r3, r3, #4
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d101      	bne.n	8006b94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e0d6      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b94:	4b28      	ldr	r3, [pc, #160]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	f023 0207 	bic.w	r2, r3, #7
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	4925      	ldr	r1, [pc, #148]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ba6:	f7fa fbe1 	bl	800136c <HAL_GetTick>
 8006baa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bac:	e00a      	b.n	8006bc4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bae:	f7fa fbdd 	bl	800136c <HAL_GetTick>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d901      	bls.n	8006bc4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006bc0:	2303      	movs	r3, #3
 8006bc2:	e0be      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	00db      	lsls	r3, r3, #3
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d1eb      	bne.n	8006bae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0302 	and.w	r3, r3, #2
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d010      	beq.n	8006c04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	68da      	ldr	r2, [r3, #12]
 8006be6:	4b14      	ldr	r3, [pc, #80]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	f003 030f 	and.w	r3, r3, #15
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d208      	bcs.n	8006c04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bf2:	4b11      	ldr	r3, [pc, #68]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	f023 020f 	bic.w	r2, r3, #15
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	490e      	ldr	r1, [pc, #56]	@ (8006c38 <HAL_RCC_ClockConfig+0x244>)
 8006c00:	4313      	orrs	r3, r2
 8006c02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c04:	4b0b      	ldr	r3, [pc, #44]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f003 030f 	and.w	r3, r3, #15
 8006c0c:	683a      	ldr	r2, [r7, #0]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d214      	bcs.n	8006c3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c12:	4b08      	ldr	r3, [pc, #32]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f023 020f 	bic.w	r2, r3, #15
 8006c1a:	4906      	ldr	r1, [pc, #24]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c22:	4b04      	ldr	r3, [pc, #16]	@ (8006c34 <HAL_RCC_ClockConfig+0x240>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 030f 	and.w	r3, r3, #15
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d005      	beq.n	8006c3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e086      	b.n	8006d42 <HAL_RCC_ClockConfig+0x34e>
 8006c34:	52002000 	.word	0x52002000
 8006c38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f003 0304 	and.w	r3, r3, #4
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d010      	beq.n	8006c6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	691a      	ldr	r2, [r3, #16]
 8006c4c:	4b3f      	ldr	r3, [pc, #252]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006c4e:	699b      	ldr	r3, [r3, #24]
 8006c50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d208      	bcs.n	8006c6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006c58:	4b3c      	ldr	r3, [pc, #240]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	4939      	ldr	r1, [pc, #228]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006c66:	4313      	orrs	r3, r2
 8006c68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0308 	and.w	r3, r3, #8
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d010      	beq.n	8006c98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	695a      	ldr	r2, [r3, #20]
 8006c7a:	4b34      	ldr	r3, [pc, #208]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006c7c:	69db      	ldr	r3, [r3, #28]
 8006c7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d208      	bcs.n	8006c98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c86:	4b31      	ldr	r3, [pc, #196]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	492e      	ldr	r1, [pc, #184]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006c94:	4313      	orrs	r3, r2
 8006c96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0310 	and.w	r3, r3, #16
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d010      	beq.n	8006cc6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	699a      	ldr	r2, [r3, #24]
 8006ca8:	4b28      	ldr	r3, [pc, #160]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d208      	bcs.n	8006cc6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006cb4:	4b25      	ldr	r3, [pc, #148]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006cb6:	69db      	ldr	r3, [r3, #28]
 8006cb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	4922      	ldr	r1, [pc, #136]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0320 	and.w	r3, r3, #32
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d010      	beq.n	8006cf4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	69da      	ldr	r2, [r3, #28]
 8006cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d208      	bcs.n	8006cf4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	69db      	ldr	r3, [r3, #28]
 8006cee:	4917      	ldr	r1, [pc, #92]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006cf4:	f000 f834 	bl	8006d60 <HAL_RCC_GetSysClockFreq>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	4b14      	ldr	r3, [pc, #80]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006cfc:	699b      	ldr	r3, [r3, #24]
 8006cfe:	0a1b      	lsrs	r3, r3, #8
 8006d00:	f003 030f 	and.w	r3, r3, #15
 8006d04:	4912      	ldr	r1, [pc, #72]	@ (8006d50 <HAL_RCC_ClockConfig+0x35c>)
 8006d06:	5ccb      	ldrb	r3, [r1, r3]
 8006d08:	f003 031f 	and.w	r3, r3, #31
 8006d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d10:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d12:	4b0e      	ldr	r3, [pc, #56]	@ (8006d4c <HAL_RCC_ClockConfig+0x358>)
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	f003 030f 	and.w	r3, r3, #15
 8006d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8006d50 <HAL_RCC_ClockConfig+0x35c>)
 8006d1c:	5cd3      	ldrb	r3, [r2, r3]
 8006d1e:	f003 031f 	and.w	r3, r3, #31
 8006d22:	693a      	ldr	r2, [r7, #16]
 8006d24:	fa22 f303 	lsr.w	r3, r2, r3
 8006d28:	4a0a      	ldr	r2, [pc, #40]	@ (8006d54 <HAL_RCC_ClockConfig+0x360>)
 8006d2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8006d58 <HAL_RCC_ClockConfig+0x364>)
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006d32:	4b0a      	ldr	r3, [pc, #40]	@ (8006d5c <HAL_RCC_ClockConfig+0x368>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7fa face 	bl	80012d8 <HAL_InitTick>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	58024400 	.word	0x58024400
 8006d50:	0800a25c 	.word	0x0800a25c
 8006d54:	24000024 	.word	0x24000024
 8006d58:	24000020 	.word	0x24000020
 8006d5c:	24000028 	.word	0x24000028

08006d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b089      	sub	sp, #36	@ 0x24
 8006d64:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d66:	4bb3      	ldr	r3, [pc, #716]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d68:	691b      	ldr	r3, [r3, #16]
 8006d6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d6e:	2b18      	cmp	r3, #24
 8006d70:	f200 8155 	bhi.w	800701e <HAL_RCC_GetSysClockFreq+0x2be>
 8006d74:	a201      	add	r2, pc, #4	@ (adr r2, 8006d7c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d7a:	bf00      	nop
 8006d7c:	08006de1 	.word	0x08006de1
 8006d80:	0800701f 	.word	0x0800701f
 8006d84:	0800701f 	.word	0x0800701f
 8006d88:	0800701f 	.word	0x0800701f
 8006d8c:	0800701f 	.word	0x0800701f
 8006d90:	0800701f 	.word	0x0800701f
 8006d94:	0800701f 	.word	0x0800701f
 8006d98:	0800701f 	.word	0x0800701f
 8006d9c:	08006e07 	.word	0x08006e07
 8006da0:	0800701f 	.word	0x0800701f
 8006da4:	0800701f 	.word	0x0800701f
 8006da8:	0800701f 	.word	0x0800701f
 8006dac:	0800701f 	.word	0x0800701f
 8006db0:	0800701f 	.word	0x0800701f
 8006db4:	0800701f 	.word	0x0800701f
 8006db8:	0800701f 	.word	0x0800701f
 8006dbc:	08006e0d 	.word	0x08006e0d
 8006dc0:	0800701f 	.word	0x0800701f
 8006dc4:	0800701f 	.word	0x0800701f
 8006dc8:	0800701f 	.word	0x0800701f
 8006dcc:	0800701f 	.word	0x0800701f
 8006dd0:	0800701f 	.word	0x0800701f
 8006dd4:	0800701f 	.word	0x0800701f
 8006dd8:	0800701f 	.word	0x0800701f
 8006ddc:	08006e13 	.word	0x08006e13
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006de0:	4b94      	ldr	r3, [pc, #592]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0320 	and.w	r3, r3, #32
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d009      	beq.n	8006e00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006dec:	4b91      	ldr	r3, [pc, #580]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	08db      	lsrs	r3, r3, #3
 8006df2:	f003 0303 	and.w	r3, r3, #3
 8006df6:	4a90      	ldr	r2, [pc, #576]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006df8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dfc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006dfe:	e111      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e00:	4b8d      	ldr	r3, [pc, #564]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e02:	61bb      	str	r3, [r7, #24]
      break;
 8006e04:	e10e      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006e06:	4b8d      	ldr	r3, [pc, #564]	@ (800703c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e08:	61bb      	str	r3, [r7, #24]
      break;
 8006e0a:	e10b      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006e0c:	4b8c      	ldr	r3, [pc, #560]	@ (8007040 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e0e:	61bb      	str	r3, [r7, #24]
      break;
 8006e10:	e108      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e12:	4b88      	ldr	r3, [pc, #544]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e16:	f003 0303 	and.w	r3, r3, #3
 8006e1a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006e1c:	4b85      	ldr	r3, [pc, #532]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e20:	091b      	lsrs	r3, r3, #4
 8006e22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e26:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006e28:	4b82      	ldr	r3, [pc, #520]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006e32:	4b80      	ldr	r3, [pc, #512]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e36:	08db      	lsrs	r3, r3, #3
 8006e38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	fb02 f303 	mul.w	r3, r2, r3
 8006e42:	ee07 3a90 	vmov	s15, r3
 8006e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e4a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f000 80e1 	beq.w	8007018 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	f000 8083 	beq.w	8006f64 <HAL_RCC_GetSysClockFreq+0x204>
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	f200 80a1 	bhi.w	8006fa8 <HAL_RCC_GetSysClockFreq+0x248>
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d003      	beq.n	8006e74 <HAL_RCC_GetSysClockFreq+0x114>
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d056      	beq.n	8006f20 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006e72:	e099      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e74:	4b6f      	ldr	r3, [pc, #444]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0320 	and.w	r3, r3, #32
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d02d      	beq.n	8006edc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e80:	4b6c      	ldr	r3, [pc, #432]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	08db      	lsrs	r3, r3, #3
 8006e86:	f003 0303 	and.w	r3, r3, #3
 8006e8a:	4a6b      	ldr	r2, [pc, #428]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e90:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	ee07 3a90 	vmov	s15, r3
 8006e98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	ee07 3a90 	vmov	s15, r3
 8006ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eaa:	4b62      	ldr	r3, [pc, #392]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eb2:	ee07 3a90 	vmov	s15, r3
 8006eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eba:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ebe:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007044 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ed6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006eda:	e087      	b.n	8006fec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	ee07 3a90 	vmov	s15, r3
 8006ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ee6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007048 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eee:	4b51      	ldr	r3, [pc, #324]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ef6:	ee07 3a90 	vmov	s15, r3
 8006efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006efe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f02:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007044 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f1e:	e065      	b.n	8006fec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	ee07 3a90 	vmov	s15, r3
 8006f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f2a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800704c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f32:	4b40      	ldr	r3, [pc, #256]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f3a:	ee07 3a90 	vmov	s15, r3
 8006f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f42:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f46:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007044 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f62:	e043      	b.n	8006fec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f6e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007050 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f76:	4b2f      	ldr	r3, [pc, #188]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f7e:	ee07 3a90 	vmov	s15, r3
 8006f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f86:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f8a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007044 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fa2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fa6:	e021      	b.n	8006fec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	ee07 3a90 	vmov	s15, r3
 8006fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800704c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fba:	4b1e      	ldr	r3, [pc, #120]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fc2:	ee07 3a90 	vmov	s15, r3
 8006fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fca:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007044 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fe6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006fec:	4b11      	ldr	r3, [pc, #68]	@ (8007034 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff0:	0a5b      	lsrs	r3, r3, #9
 8006ff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	ee07 3a90 	vmov	s15, r3
 8007000:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007004:	edd7 6a07 	vldr	s13, [r7, #28]
 8007008:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800700c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007010:	ee17 3a90 	vmov	r3, s15
 8007014:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007016:	e005      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007018:	2300      	movs	r3, #0
 800701a:	61bb      	str	r3, [r7, #24]
      break;
 800701c:	e002      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800701e:	4b07      	ldr	r3, [pc, #28]	@ (800703c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007020:	61bb      	str	r3, [r7, #24]
      break;
 8007022:	bf00      	nop
  }

  return sysclockfreq;
 8007024:	69bb      	ldr	r3, [r7, #24]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3724      	adds	r7, #36	@ 0x24
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	58024400 	.word	0x58024400
 8007038:	03d09000 	.word	0x03d09000
 800703c:	003d0900 	.word	0x003d0900
 8007040:	00f42400 	.word	0x00f42400
 8007044:	46000000 	.word	0x46000000
 8007048:	4c742400 	.word	0x4c742400
 800704c:	4a742400 	.word	0x4a742400
 8007050:	4b742400 	.word	0x4b742400

08007054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800705a:	f7ff fe81 	bl	8006d60 <HAL_RCC_GetSysClockFreq>
 800705e:	4602      	mov	r2, r0
 8007060:	4b10      	ldr	r3, [pc, #64]	@ (80070a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	0a1b      	lsrs	r3, r3, #8
 8007066:	f003 030f 	and.w	r3, r3, #15
 800706a:	490f      	ldr	r1, [pc, #60]	@ (80070a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800706c:	5ccb      	ldrb	r3, [r1, r3]
 800706e:	f003 031f 	and.w	r3, r3, #31
 8007072:	fa22 f303 	lsr.w	r3, r2, r3
 8007076:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007078:	4b0a      	ldr	r3, [pc, #40]	@ (80070a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	f003 030f 	and.w	r3, r3, #15
 8007080:	4a09      	ldr	r2, [pc, #36]	@ (80070a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8007082:	5cd3      	ldrb	r3, [r2, r3]
 8007084:	f003 031f 	and.w	r3, r3, #31
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	fa22 f303 	lsr.w	r3, r2, r3
 800708e:	4a07      	ldr	r2, [pc, #28]	@ (80070ac <HAL_RCC_GetHCLKFreq+0x58>)
 8007090:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007092:	4a07      	ldr	r2, [pc, #28]	@ (80070b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007098:	4b04      	ldr	r3, [pc, #16]	@ (80070ac <HAL_RCC_GetHCLKFreq+0x58>)
 800709a:	681b      	ldr	r3, [r3, #0]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3708      	adds	r7, #8
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	58024400 	.word	0x58024400
 80070a8:	0800a25c 	.word	0x0800a25c
 80070ac:	24000024 	.word	0x24000024
 80070b0:	24000020 	.word	0x24000020

080070b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80070b8:	f7ff ffcc 	bl	8007054 <HAL_RCC_GetHCLKFreq>
 80070bc:	4602      	mov	r2, r0
 80070be:	4b06      	ldr	r3, [pc, #24]	@ (80070d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070c0:	69db      	ldr	r3, [r3, #28]
 80070c2:	091b      	lsrs	r3, r3, #4
 80070c4:	f003 0307 	and.w	r3, r3, #7
 80070c8:	4904      	ldr	r1, [pc, #16]	@ (80070dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80070ca:	5ccb      	ldrb	r3, [r1, r3]
 80070cc:	f003 031f 	and.w	r3, r3, #31
 80070d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	58024400 	.word	0x58024400
 80070dc:	0800a25c 	.word	0x0800a25c

080070e0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80070e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070e4:	b0c6      	sub	sp, #280	@ 0x118
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80070ec:	2300      	movs	r3, #0
 80070ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80070f2:	2300      	movs	r3, #0
 80070f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80070f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007100:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007104:	2500      	movs	r5, #0
 8007106:	ea54 0305 	orrs.w	r3, r4, r5
 800710a:	d049      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800710c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007110:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007112:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007116:	d02f      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007118:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800711c:	d828      	bhi.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800711e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007122:	d01a      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007128:	d822      	bhi.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800712e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007132:	d007      	beq.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007134:	e01c      	b.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007136:	4bab      	ldr	r3, [pc, #684]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800713a:	4aaa      	ldr	r2, [pc, #680]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800713c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007140:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007142:	e01a      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007148:	3308      	adds	r3, #8
 800714a:	2102      	movs	r1, #2
 800714c:	4618      	mov	r0, r3
 800714e:	f002 fa49 	bl	80095e4 <RCCEx_PLL2_Config>
 8007152:	4603      	mov	r3, r0
 8007154:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007158:	e00f      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800715a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800715e:	3328      	adds	r3, #40	@ 0x28
 8007160:	2102      	movs	r1, #2
 8007162:	4618      	mov	r0, r3
 8007164:	f002 faf0 	bl	8009748 <RCCEx_PLL3_Config>
 8007168:	4603      	mov	r3, r0
 800716a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800716e:	e004      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007176:	e000      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800717a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10a      	bne.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007182:	4b98      	ldr	r3, [pc, #608]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007186:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800718a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800718e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007190:	4a94      	ldr	r2, [pc, #592]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007192:	430b      	orrs	r3, r1
 8007194:	6513      	str	r3, [r2, #80]	@ 0x50
 8007196:	e003      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007198:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800719c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80071ac:	f04f 0900 	mov.w	r9, #0
 80071b0:	ea58 0309 	orrs.w	r3, r8, r9
 80071b4:	d047      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80071b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071bc:	2b04      	cmp	r3, #4
 80071be:	d82a      	bhi.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80071c0:	a201      	add	r2, pc, #4	@ (adr r2, 80071c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80071c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c6:	bf00      	nop
 80071c8:	080071dd 	.word	0x080071dd
 80071cc:	080071eb 	.word	0x080071eb
 80071d0:	08007201 	.word	0x08007201
 80071d4:	0800721f 	.word	0x0800721f
 80071d8:	0800721f 	.word	0x0800721f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071dc:	4b81      	ldr	r3, [pc, #516]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e0:	4a80      	ldr	r2, [pc, #512]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80071e8:	e01a      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071ee:	3308      	adds	r3, #8
 80071f0:	2100      	movs	r1, #0
 80071f2:	4618      	mov	r0, r3
 80071f4:	f002 f9f6 	bl	80095e4 <RCCEx_PLL2_Config>
 80071f8:	4603      	mov	r3, r0
 80071fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80071fe:	e00f      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007204:	3328      	adds	r3, #40	@ 0x28
 8007206:	2100      	movs	r1, #0
 8007208:	4618      	mov	r0, r3
 800720a:	f002 fa9d 	bl	8009748 <RCCEx_PLL3_Config>
 800720e:	4603      	mov	r3, r0
 8007210:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007214:	e004      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800721c:	e000      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800721e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007220:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10a      	bne.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007228:	4b6e      	ldr	r3, [pc, #440]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800722a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800722c:	f023 0107 	bic.w	r1, r3, #7
 8007230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007236:	4a6b      	ldr	r2, [pc, #428]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007238:	430b      	orrs	r3, r1
 800723a:	6513      	str	r3, [r2, #80]	@ 0x50
 800723c:	e003      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800723e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007242:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800724a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007252:	f04f 0b00 	mov.w	fp, #0
 8007256:	ea5a 030b 	orrs.w	r3, sl, fp
 800725a:	d05b      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800725c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007260:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007264:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007268:	d03b      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800726a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800726e:	d834      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007270:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007274:	d037      	beq.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007276:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800727a:	d82e      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800727c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007280:	d033      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007282:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007286:	d828      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007288:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800728c:	d01a      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800728e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007292:	d822      	bhi.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007294:	2b00      	cmp	r3, #0
 8007296:	d003      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007298:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800729c:	d007      	beq.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800729e:	e01c      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072a0:	4b50      	ldr	r3, [pc, #320]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072a4:	4a4f      	ldr	r2, [pc, #316]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072ac:	e01e      	b.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b2:	3308      	adds	r3, #8
 80072b4:	2100      	movs	r1, #0
 80072b6:	4618      	mov	r0, r3
 80072b8:	f002 f994 	bl	80095e4 <RCCEx_PLL2_Config>
 80072bc:	4603      	mov	r3, r0
 80072be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80072c2:	e013      	b.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c8:	3328      	adds	r3, #40	@ 0x28
 80072ca:	2100      	movs	r1, #0
 80072cc:	4618      	mov	r0, r3
 80072ce:	f002 fa3b 	bl	8009748 <RCCEx_PLL3_Config>
 80072d2:	4603      	mov	r3, r0
 80072d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072d8:	e008      	b.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072e0:	e004      	b.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80072e2:	bf00      	nop
 80072e4:	e002      	b.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80072e6:	bf00      	nop
 80072e8:	e000      	b.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80072ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d10b      	bne.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80072f4:	4b3b      	ldr	r3, [pc, #236]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072f8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80072fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007300:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007304:	4a37      	ldr	r2, [pc, #220]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007306:	430b      	orrs	r3, r1
 8007308:	6593      	str	r3, [r2, #88]	@ 0x58
 800730a:	e003      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800730c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007310:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007320:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007324:	2300      	movs	r3, #0
 8007326:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800732a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800732e:	460b      	mov	r3, r1
 8007330:	4313      	orrs	r3, r2
 8007332:	d05d      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007338:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800733c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007340:	d03b      	beq.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8007342:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007346:	d834      	bhi.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007348:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800734c:	d037      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800734e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007352:	d82e      	bhi.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007354:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007358:	d033      	beq.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800735a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800735e:	d828      	bhi.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007360:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007364:	d01a      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8007366:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800736a:	d822      	bhi.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d003      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007370:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007374:	d007      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007376:	e01c      	b.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007378:	4b1a      	ldr	r3, [pc, #104]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800737a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800737c:	4a19      	ldr	r2, [pc, #100]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800737e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007382:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007384:	e01e      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800738a:	3308      	adds	r3, #8
 800738c:	2100      	movs	r1, #0
 800738e:	4618      	mov	r0, r3
 8007390:	f002 f928 	bl	80095e4 <RCCEx_PLL2_Config>
 8007394:	4603      	mov	r3, r0
 8007396:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800739a:	e013      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800739c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a0:	3328      	adds	r3, #40	@ 0x28
 80073a2:	2100      	movs	r1, #0
 80073a4:	4618      	mov	r0, r3
 80073a6:	f002 f9cf 	bl	8009748 <RCCEx_PLL3_Config>
 80073aa:	4603      	mov	r3, r0
 80073ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073b0:	e008      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073b8:	e004      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80073ba:	bf00      	nop
 80073bc:	e002      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80073be:	bf00      	nop
 80073c0:	e000      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80073c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10d      	bne.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80073cc:	4b05      	ldr	r3, [pc, #20]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80073d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073d8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80073dc:	4a01      	ldr	r2, [pc, #4]	@ (80073e4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073de:	430b      	orrs	r3, r1
 80073e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80073e2:	e005      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80073e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80073f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80073fc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007400:	2300      	movs	r3, #0
 8007402:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007406:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800740a:	460b      	mov	r3, r1
 800740c:	4313      	orrs	r3, r2
 800740e:	d03a      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007416:	2b30      	cmp	r3, #48	@ 0x30
 8007418:	d01f      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800741a:	2b30      	cmp	r3, #48	@ 0x30
 800741c:	d819      	bhi.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800741e:	2b20      	cmp	r3, #32
 8007420:	d00c      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007422:	2b20      	cmp	r3, #32
 8007424:	d815      	bhi.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007426:	2b00      	cmp	r3, #0
 8007428:	d019      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800742a:	2b10      	cmp	r3, #16
 800742c:	d111      	bne.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800742e:	4baa      	ldr	r3, [pc, #680]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007432:	4aa9      	ldr	r2, [pc, #676]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007438:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800743a:	e011      	b.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800743c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007440:	3308      	adds	r3, #8
 8007442:	2102      	movs	r1, #2
 8007444:	4618      	mov	r0, r3
 8007446:	f002 f8cd 	bl	80095e4 <RCCEx_PLL2_Config>
 800744a:	4603      	mov	r3, r0
 800744c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007450:	e006      	b.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007458:	e002      	b.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800745a:	bf00      	nop
 800745c:	e000      	b.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800745e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007460:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007464:	2b00      	cmp	r3, #0
 8007466:	d10a      	bne.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007468:	4b9b      	ldr	r3, [pc, #620]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800746a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800746c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007476:	4a98      	ldr	r2, [pc, #608]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007478:	430b      	orrs	r3, r1
 800747a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800747c:	e003      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800747e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007482:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800748a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007492:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007496:	2300      	movs	r3, #0
 8007498:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800749c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80074a0:	460b      	mov	r3, r1
 80074a2:	4313      	orrs	r3, r2
 80074a4:	d051      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80074a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074b0:	d035      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80074b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074b6:	d82e      	bhi.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80074b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074bc:	d031      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80074be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074c2:	d828      	bhi.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80074c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074c8:	d01a      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80074ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074ce:	d822      	bhi.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80074d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074d8:	d007      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80074da:	e01c      	b.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074dc:	4b7e      	ldr	r3, [pc, #504]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e0:	4a7d      	ldr	r2, [pc, #500]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80074e8:	e01c      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ee:	3308      	adds	r3, #8
 80074f0:	2100      	movs	r1, #0
 80074f2:	4618      	mov	r0, r3
 80074f4:	f002 f876 	bl	80095e4 <RCCEx_PLL2_Config>
 80074f8:	4603      	mov	r3, r0
 80074fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80074fe:	e011      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007504:	3328      	adds	r3, #40	@ 0x28
 8007506:	2100      	movs	r1, #0
 8007508:	4618      	mov	r0, r3
 800750a:	f002 f91d 	bl	8009748 <RCCEx_PLL3_Config>
 800750e:	4603      	mov	r3, r0
 8007510:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007514:	e006      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800751c:	e002      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800751e:	bf00      	nop
 8007520:	e000      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007522:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007524:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10a      	bne.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800752c:	4b6a      	ldr	r3, [pc, #424]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800752e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007530:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007534:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800753a:	4a67      	ldr	r2, [pc, #412]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800753c:	430b      	orrs	r3, r1
 800753e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007540:	e003      	b.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007542:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007546:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800754a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800754e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007552:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007556:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800755a:	2300      	movs	r3, #0
 800755c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007560:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007564:	460b      	mov	r3, r1
 8007566:	4313      	orrs	r3, r2
 8007568:	d053      	beq.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800756a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800756e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007574:	d033      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8007576:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800757a:	d82c      	bhi.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800757c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007580:	d02f      	beq.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007582:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007586:	d826      	bhi.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007588:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800758c:	d02b      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800758e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007592:	d820      	bhi.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007598:	d012      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800759a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800759e:	d81a      	bhi.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d022      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80075a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075a8:	d115      	bne.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ae:	3308      	adds	r3, #8
 80075b0:	2101      	movs	r1, #1
 80075b2:	4618      	mov	r0, r3
 80075b4:	f002 f816 	bl	80095e4 <RCCEx_PLL2_Config>
 80075b8:	4603      	mov	r3, r0
 80075ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80075be:	e015      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075c4:	3328      	adds	r3, #40	@ 0x28
 80075c6:	2101      	movs	r1, #1
 80075c8:	4618      	mov	r0, r3
 80075ca:	f002 f8bd 	bl	8009748 <RCCEx_PLL3_Config>
 80075ce:	4603      	mov	r3, r0
 80075d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80075d4:	e00a      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075dc:	e006      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80075de:	bf00      	nop
 80075e0:	e004      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80075e2:	bf00      	nop
 80075e4:	e002      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80075e6:	bf00      	nop
 80075e8:	e000      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80075ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10a      	bne.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80075f4:	4b38      	ldr	r3, [pc, #224]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075f8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80075fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007602:	4a35      	ldr	r2, [pc, #212]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007604:	430b      	orrs	r3, r1
 8007606:	6513      	str	r3, [r2, #80]	@ 0x50
 8007608:	e003      	b.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800760a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800760e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800761e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007622:	2300      	movs	r3, #0
 8007624:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007628:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800762c:	460b      	mov	r3, r1
 800762e:	4313      	orrs	r3, r2
 8007630:	d058      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007636:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800763a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800763e:	d033      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007640:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007644:	d82c      	bhi.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800764a:	d02f      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800764c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007650:	d826      	bhi.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007652:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007656:	d02b      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007658:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800765c:	d820      	bhi.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800765e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007662:	d012      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007664:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007668:	d81a      	bhi.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800766a:	2b00      	cmp	r3, #0
 800766c:	d022      	beq.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800766e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007672:	d115      	bne.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007678:	3308      	adds	r3, #8
 800767a:	2101      	movs	r1, #1
 800767c:	4618      	mov	r0, r3
 800767e:	f001 ffb1 	bl	80095e4 <RCCEx_PLL2_Config>
 8007682:	4603      	mov	r3, r0
 8007684:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007688:	e015      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800768a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800768e:	3328      	adds	r3, #40	@ 0x28
 8007690:	2101      	movs	r1, #1
 8007692:	4618      	mov	r0, r3
 8007694:	f002 f858 	bl	8009748 <RCCEx_PLL3_Config>
 8007698:	4603      	mov	r3, r0
 800769a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800769e:	e00a      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076a6:	e006      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076a8:	bf00      	nop
 80076aa:	e004      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076ac:	bf00      	nop
 80076ae:	e002      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076b0:	bf00      	nop
 80076b2:	e000      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10e      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80076be:	4b06      	ldr	r3, [pc, #24]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80076c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80076ce:	4a02      	ldr	r2, [pc, #8]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076d0:	430b      	orrs	r3, r1
 80076d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80076d4:	e006      	b.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80076d6:	bf00      	nop
 80076d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80076e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80076f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076f4:	2300      	movs	r3, #0
 80076f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80076fa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80076fe:	460b      	mov	r3, r1
 8007700:	4313      	orrs	r3, r2
 8007702:	d037      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007708:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800770a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800770e:	d00e      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007710:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007714:	d816      	bhi.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007716:	2b00      	cmp	r3, #0
 8007718:	d018      	beq.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800771a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800771e:	d111      	bne.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007720:	4bc4      	ldr	r3, [pc, #784]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007724:	4ac3      	ldr	r2, [pc, #780]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800772a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800772c:	e00f      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800772e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007732:	3308      	adds	r3, #8
 8007734:	2101      	movs	r1, #1
 8007736:	4618      	mov	r0, r3
 8007738:	f001 ff54 	bl	80095e4 <RCCEx_PLL2_Config>
 800773c:	4603      	mov	r3, r0
 800773e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007742:	e004      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800774a:	e000      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800774c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800774e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10a      	bne.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007756:	4bb7      	ldr	r3, [pc, #732]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800775a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800775e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007762:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007764:	4ab3      	ldr	r2, [pc, #716]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007766:	430b      	orrs	r3, r1
 8007768:	6513      	str	r3, [r2, #80]	@ 0x50
 800776a:	e003      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800776c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007770:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007780:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007784:	2300      	movs	r3, #0
 8007786:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800778a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800778e:	460b      	mov	r3, r1
 8007790:	4313      	orrs	r3, r2
 8007792:	d039      	beq.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007798:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800779a:	2b03      	cmp	r3, #3
 800779c:	d81c      	bhi.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800779e:	a201      	add	r2, pc, #4	@ (adr r2, 80077a4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80077a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a4:	080077e1 	.word	0x080077e1
 80077a8:	080077b5 	.word	0x080077b5
 80077ac:	080077c3 	.word	0x080077c3
 80077b0:	080077e1 	.word	0x080077e1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077b4:	4b9f      	ldr	r3, [pc, #636]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b8:	4a9e      	ldr	r2, [pc, #632]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80077c0:	e00f      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80077c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c6:	3308      	adds	r3, #8
 80077c8:	2102      	movs	r1, #2
 80077ca:	4618      	mov	r0, r3
 80077cc:	f001 ff0a 	bl	80095e4 <RCCEx_PLL2_Config>
 80077d0:	4603      	mov	r3, r0
 80077d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80077d6:	e004      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80077d8:	2301      	movs	r3, #1
 80077da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077de:	e000      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80077e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10a      	bne.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80077ea:	4b92      	ldr	r3, [pc, #584]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077ee:	f023 0103 	bic.w	r1, r3, #3
 80077f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077f8:	4a8e      	ldr	r2, [pc, #568]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077fa:	430b      	orrs	r3, r1
 80077fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077fe:	e003      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007800:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007804:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007808:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007810:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007814:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007818:	2300      	movs	r3, #0
 800781a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800781e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007822:	460b      	mov	r3, r1
 8007824:	4313      	orrs	r3, r2
 8007826:	f000 8099 	beq.w	800795c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800782a:	4b83      	ldr	r3, [pc, #524]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a82      	ldr	r2, [pc, #520]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007834:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007836:	f7f9 fd99 	bl	800136c <HAL_GetTick>
 800783a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800783e:	e00b      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007840:	f7f9 fd94 	bl	800136c <HAL_GetTick>
 8007844:	4602      	mov	r2, r0
 8007846:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800784a:	1ad3      	subs	r3, r2, r3
 800784c:	2b64      	cmp	r3, #100	@ 0x64
 800784e:	d903      	bls.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007856:	e005      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007858:	4b77      	ldr	r3, [pc, #476]	@ (8007a38 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007860:	2b00      	cmp	r3, #0
 8007862:	d0ed      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007864:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007868:	2b00      	cmp	r3, #0
 800786a:	d173      	bne.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800786c:	4b71      	ldr	r3, [pc, #452]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800786e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007874:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007878:	4053      	eors	r3, r2
 800787a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800787e:	2b00      	cmp	r3, #0
 8007880:	d015      	beq.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007882:	4b6c      	ldr	r3, [pc, #432]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007886:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800788a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800788e:	4b69      	ldr	r3, [pc, #420]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007892:	4a68      	ldr	r2, [pc, #416]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007898:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800789a:	4b66      	ldr	r3, [pc, #408]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800789c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800789e:	4a65      	ldr	r2, [pc, #404]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078a4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80078a6:	4a63      	ldr	r2, [pc, #396]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078ac:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80078ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078ba:	d118      	bne.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078bc:	f7f9 fd56 	bl	800136c <HAL_GetTick>
 80078c0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078c4:	e00d      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078c6:	f7f9 fd51 	bl	800136c <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80078d0:	1ad2      	subs	r2, r2, r3
 80078d2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d903      	bls.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80078e0:	e005      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078e2:	4b54      	ldr	r3, [pc, #336]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0eb      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80078ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d129      	bne.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80078f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007902:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007906:	d10e      	bne.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007908:	4b4a      	ldr	r3, [pc, #296]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007910:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007914:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007918:	091a      	lsrs	r2, r3, #4
 800791a:	4b48      	ldr	r3, [pc, #288]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800791c:	4013      	ands	r3, r2
 800791e:	4a45      	ldr	r2, [pc, #276]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007920:	430b      	orrs	r3, r1
 8007922:	6113      	str	r3, [r2, #16]
 8007924:	e005      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007926:	4b43      	ldr	r3, [pc, #268]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	4a42      	ldr	r2, [pc, #264]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800792c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007930:	6113      	str	r3, [r2, #16]
 8007932:	4b40      	ldr	r3, [pc, #256]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007934:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800793a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800793e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007942:	4a3c      	ldr	r2, [pc, #240]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007944:	430b      	orrs	r3, r1
 8007946:	6713      	str	r3, [r2, #112]	@ 0x70
 8007948:	e008      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800794a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800794e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007952:	e003      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007954:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007958:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800795c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007964:	f002 0301 	and.w	r3, r2, #1
 8007968:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800796c:	2300      	movs	r3, #0
 800796e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007972:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007976:	460b      	mov	r3, r1
 8007978:	4313      	orrs	r3, r2
 800797a:	f000 808f 	beq.w	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800797e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007982:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007984:	2b28      	cmp	r3, #40	@ 0x28
 8007986:	d871      	bhi.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007988:	a201      	add	r2, pc, #4	@ (adr r2, 8007990 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800798a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800798e:	bf00      	nop
 8007990:	08007a75 	.word	0x08007a75
 8007994:	08007a6d 	.word	0x08007a6d
 8007998:	08007a6d 	.word	0x08007a6d
 800799c:	08007a6d 	.word	0x08007a6d
 80079a0:	08007a6d 	.word	0x08007a6d
 80079a4:	08007a6d 	.word	0x08007a6d
 80079a8:	08007a6d 	.word	0x08007a6d
 80079ac:	08007a6d 	.word	0x08007a6d
 80079b0:	08007a41 	.word	0x08007a41
 80079b4:	08007a6d 	.word	0x08007a6d
 80079b8:	08007a6d 	.word	0x08007a6d
 80079bc:	08007a6d 	.word	0x08007a6d
 80079c0:	08007a6d 	.word	0x08007a6d
 80079c4:	08007a6d 	.word	0x08007a6d
 80079c8:	08007a6d 	.word	0x08007a6d
 80079cc:	08007a6d 	.word	0x08007a6d
 80079d0:	08007a57 	.word	0x08007a57
 80079d4:	08007a6d 	.word	0x08007a6d
 80079d8:	08007a6d 	.word	0x08007a6d
 80079dc:	08007a6d 	.word	0x08007a6d
 80079e0:	08007a6d 	.word	0x08007a6d
 80079e4:	08007a6d 	.word	0x08007a6d
 80079e8:	08007a6d 	.word	0x08007a6d
 80079ec:	08007a6d 	.word	0x08007a6d
 80079f0:	08007a75 	.word	0x08007a75
 80079f4:	08007a6d 	.word	0x08007a6d
 80079f8:	08007a6d 	.word	0x08007a6d
 80079fc:	08007a6d 	.word	0x08007a6d
 8007a00:	08007a6d 	.word	0x08007a6d
 8007a04:	08007a6d 	.word	0x08007a6d
 8007a08:	08007a6d 	.word	0x08007a6d
 8007a0c:	08007a6d 	.word	0x08007a6d
 8007a10:	08007a75 	.word	0x08007a75
 8007a14:	08007a6d 	.word	0x08007a6d
 8007a18:	08007a6d 	.word	0x08007a6d
 8007a1c:	08007a6d 	.word	0x08007a6d
 8007a20:	08007a6d 	.word	0x08007a6d
 8007a24:	08007a6d 	.word	0x08007a6d
 8007a28:	08007a6d 	.word	0x08007a6d
 8007a2c:	08007a6d 	.word	0x08007a6d
 8007a30:	08007a75 	.word	0x08007a75
 8007a34:	58024400 	.word	0x58024400
 8007a38:	58024800 	.word	0x58024800
 8007a3c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a44:	3308      	adds	r3, #8
 8007a46:	2101      	movs	r1, #1
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f001 fdcb 	bl	80095e4 <RCCEx_PLL2_Config>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007a54:	e00f      	b.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a5a:	3328      	adds	r3, #40	@ 0x28
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f001 fe72 	bl	8009748 <RCCEx_PLL3_Config>
 8007a64:	4603      	mov	r3, r0
 8007a66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007a6a:	e004      	b.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a72:	e000      	b.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007a74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10a      	bne.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007a7e:	4bbf      	ldr	r3, [pc, #764]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a82:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007a86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a8c:	4abb      	ldr	r2, [pc, #748]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007a8e:	430b      	orrs	r3, r1
 8007a90:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a92:	e003      	b.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa4:	f002 0302 	and.w	r3, r2, #2
 8007aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007aac:	2300      	movs	r3, #0
 8007aae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ab2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	d041      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ac2:	2b05      	cmp	r3, #5
 8007ac4:	d824      	bhi.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8007acc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007acc:	08007b19 	.word	0x08007b19
 8007ad0:	08007ae5 	.word	0x08007ae5
 8007ad4:	08007afb 	.word	0x08007afb
 8007ad8:	08007b19 	.word	0x08007b19
 8007adc:	08007b19 	.word	0x08007b19
 8007ae0:	08007b19 	.word	0x08007b19
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae8:	3308      	adds	r3, #8
 8007aea:	2101      	movs	r1, #1
 8007aec:	4618      	mov	r0, r3
 8007aee:	f001 fd79 	bl	80095e4 <RCCEx_PLL2_Config>
 8007af2:	4603      	mov	r3, r0
 8007af4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007af8:	e00f      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007afe:	3328      	adds	r3, #40	@ 0x28
 8007b00:	2101      	movs	r1, #1
 8007b02:	4618      	mov	r0, r3
 8007b04:	f001 fe20 	bl	8009748 <RCCEx_PLL3_Config>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007b0e:	e004      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b16:	e000      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007b18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d10a      	bne.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007b22:	4b96      	ldr	r3, [pc, #600]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b26:	f023 0107 	bic.w	r1, r3, #7
 8007b2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b30:	4a92      	ldr	r2, [pc, #584]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b32:	430b      	orrs	r3, r1
 8007b34:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b36:	e003      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b48:	f002 0304 	and.w	r3, r2, #4
 8007b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b50:	2300      	movs	r3, #0
 8007b52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b56:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	d044      	beq.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b68:	2b05      	cmp	r3, #5
 8007b6a:	d825      	bhi.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8007b74 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b72:	bf00      	nop
 8007b74:	08007bc1 	.word	0x08007bc1
 8007b78:	08007b8d 	.word	0x08007b8d
 8007b7c:	08007ba3 	.word	0x08007ba3
 8007b80:	08007bc1 	.word	0x08007bc1
 8007b84:	08007bc1 	.word	0x08007bc1
 8007b88:	08007bc1 	.word	0x08007bc1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b90:	3308      	adds	r3, #8
 8007b92:	2101      	movs	r1, #1
 8007b94:	4618      	mov	r0, r3
 8007b96:	f001 fd25 	bl	80095e4 <RCCEx_PLL2_Config>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007ba0:	e00f      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba6:	3328      	adds	r3, #40	@ 0x28
 8007ba8:	2101      	movs	r1, #1
 8007baa:	4618      	mov	r0, r3
 8007bac:	f001 fdcc 	bl	8009748 <RCCEx_PLL3_Config>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007bb6:	e004      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007bbe:	e000      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d10b      	bne.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007bca:	4b6c      	ldr	r3, [pc, #432]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bce:	f023 0107 	bic.w	r1, r3, #7
 8007bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bda:	4a68      	ldr	r2, [pc, #416]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bdc:	430b      	orrs	r3, r1
 8007bde:	6593      	str	r3, [r2, #88]	@ 0x58
 8007be0:	e003      	b.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007be2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007be6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf2:	f002 0320 	and.w	r3, r2, #32
 8007bf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007c00:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007c04:	460b      	mov	r3, r1
 8007c06:	4313      	orrs	r3, r2
 8007c08:	d055      	beq.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c16:	d033      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007c18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c1c:	d82c      	bhi.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c22:	d02f      	beq.n	8007c84 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c28:	d826      	bhi.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c2e:	d02b      	beq.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007c30:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c34:	d820      	bhi.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c3a:	d012      	beq.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007c3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c40:	d81a      	bhi.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d022      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007c46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c4a:	d115      	bne.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c50:	3308      	adds	r3, #8
 8007c52:	2100      	movs	r1, #0
 8007c54:	4618      	mov	r0, r3
 8007c56:	f001 fcc5 	bl	80095e4 <RCCEx_PLL2_Config>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c60:	e015      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c66:	3328      	adds	r3, #40	@ 0x28
 8007c68:	2102      	movs	r1, #2
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f001 fd6c 	bl	8009748 <RCCEx_PLL3_Config>
 8007c70:	4603      	mov	r3, r0
 8007c72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c76:	e00a      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c7e:	e006      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c80:	bf00      	nop
 8007c82:	e004      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c84:	bf00      	nop
 8007c86:	e002      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c88:	bf00      	nop
 8007c8a:	e000      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d10b      	bne.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c96:	4b39      	ldr	r3, [pc, #228]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c9a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007c9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ca2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ca6:	4a35      	ldr	r2, [pc, #212]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ca8:	430b      	orrs	r3, r1
 8007caa:	6553      	str	r3, [r2, #84]	@ 0x54
 8007cac:	e003      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cb2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cbe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007cc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ccc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	d058      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007cde:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007ce2:	d033      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007ce4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007ce8:	d82c      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cee:	d02f      	beq.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007cf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cf4:	d826      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007cf6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cfa:	d02b      	beq.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007cfc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d00:	d820      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d06:	d012      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007d08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d0c:	d81a      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d022      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007d12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d16:	d115      	bne.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d1c:	3308      	adds	r3, #8
 8007d1e:	2100      	movs	r1, #0
 8007d20:	4618      	mov	r0, r3
 8007d22:	f001 fc5f 	bl	80095e4 <RCCEx_PLL2_Config>
 8007d26:	4603      	mov	r3, r0
 8007d28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007d2c:	e015      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d32:	3328      	adds	r3, #40	@ 0x28
 8007d34:	2102      	movs	r1, #2
 8007d36:	4618      	mov	r0, r3
 8007d38:	f001 fd06 	bl	8009748 <RCCEx_PLL3_Config>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007d42:	e00a      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d4a:	e006      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d4c:	bf00      	nop
 8007d4e:	e004      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d50:	bf00      	nop
 8007d52:	e002      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d54:	bf00      	nop
 8007d56:	e000      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10e      	bne.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007d62:	4b06      	ldr	r3, [pc, #24]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d66:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d72:	4a02      	ldr	r2, [pc, #8]	@ (8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d74:	430b      	orrs	r3, r1
 8007d76:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d78:	e006      	b.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007d7a:	bf00      	nop
 8007d7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d90:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007d94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d98:	2300      	movs	r3, #0
 8007d9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d9e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007da2:	460b      	mov	r3, r1
 8007da4:	4313      	orrs	r3, r2
 8007da6:	d055      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007db0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007db4:	d033      	beq.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007db6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007dba:	d82c      	bhi.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007dbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dc0:	d02f      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007dc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dc6:	d826      	bhi.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007dc8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007dcc:	d02b      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007dce:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007dd2:	d820      	bhi.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007dd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dd8:	d012      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007dda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dde:	d81a      	bhi.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d022      	beq.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007de4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007de8:	d115      	bne.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dee:	3308      	adds	r3, #8
 8007df0:	2100      	movs	r1, #0
 8007df2:	4618      	mov	r0, r3
 8007df4:	f001 fbf6 	bl	80095e4 <RCCEx_PLL2_Config>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007dfe:	e015      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e04:	3328      	adds	r3, #40	@ 0x28
 8007e06:	2102      	movs	r1, #2
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f001 fc9d 	bl	8009748 <RCCEx_PLL3_Config>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007e14:	e00a      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e1c:	e006      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e1e:	bf00      	nop
 8007e20:	e004      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e22:	bf00      	nop
 8007e24:	e002      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e26:	bf00      	nop
 8007e28:	e000      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d10b      	bne.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007e34:	4ba0      	ldr	r3, [pc, #640]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e38:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e44:	4a9c      	ldr	r2, [pc, #624]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e46:	430b      	orrs	r3, r1
 8007e48:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e4a:	e003      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5c:	f002 0308 	and.w	r3, r2, #8
 8007e60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e64:	2300      	movs	r3, #0
 8007e66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e6a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4313      	orrs	r3, r2
 8007e72:	d01e      	beq.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e80:	d10c      	bne.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e86:	3328      	adds	r3, #40	@ 0x28
 8007e88:	2102      	movs	r1, #2
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f001 fc5c 	bl	8009748 <RCCEx_PLL3_Config>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d002      	beq.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007e9c:	4b86      	ldr	r3, [pc, #536]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ea0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eac:	4a82      	ldr	r2, [pc, #520]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007eae:	430b      	orrs	r3, r1
 8007eb0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eba:	f002 0310 	and.w	r3, r2, #16
 8007ebe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ec8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	d01e      	beq.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007ed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007eda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ede:	d10c      	bne.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee4:	3328      	adds	r3, #40	@ 0x28
 8007ee6:	2102      	movs	r1, #2
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f001 fc2d 	bl	8009748 <RCCEx_PLL3_Config>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d002      	beq.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007efa:	4b6f      	ldr	r3, [pc, #444]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007efe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f0a:	4a6b      	ldr	r2, [pc, #428]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f0c:	430b      	orrs	r3, r1
 8007f0e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f18:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007f1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f1e:	2300      	movs	r3, #0
 8007f20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f22:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007f26:	460b      	mov	r3, r1
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	d03e      	beq.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007f2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f38:	d022      	beq.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007f3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f3e:	d81b      	bhi.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d003      	beq.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007f44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f48:	d00b      	beq.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007f4a:	e015      	b.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f50:	3308      	adds	r3, #8
 8007f52:	2100      	movs	r1, #0
 8007f54:	4618      	mov	r0, r3
 8007f56:	f001 fb45 	bl	80095e4 <RCCEx_PLL2_Config>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f60:	e00f      	b.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f66:	3328      	adds	r3, #40	@ 0x28
 8007f68:	2102      	movs	r1, #2
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f001 fbec 	bl	8009748 <RCCEx_PLL3_Config>
 8007f70:	4603      	mov	r3, r0
 8007f72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f76:	e004      	b.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f7e:	e000      	b.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10b      	bne.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f8e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f96:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f9a:	4a47      	ldr	r2, [pc, #284]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f9c:	430b      	orrs	r3, r1
 8007f9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fa0:	e003      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fa2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fa6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007fb6:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fb8:	2300      	movs	r3, #0
 8007fba:	677b      	str	r3, [r7, #116]	@ 0x74
 8007fbc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	d03b      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fd2:	d01f      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007fd4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fd8:	d818      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007fda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fde:	d003      	beq.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007fe0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fe4:	d007      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007fe6:	e011      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fe8:	4b33      	ldr	r3, [pc, #204]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fec:	4a32      	ldr	r2, [pc, #200]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ff2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007ff4:	e00f      	b.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ffa:	3328      	adds	r3, #40	@ 0x28
 8007ffc:	2101      	movs	r1, #1
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 fba2 	bl	8009748 <RCCEx_PLL3_Config>
 8008004:	4603      	mov	r3, r0
 8008006:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800800a:	e004      	b.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008012:	e000      	b.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8008014:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008016:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800801a:	2b00      	cmp	r3, #0
 800801c:	d10b      	bne.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800801e:	4b26      	ldr	r3, [pc, #152]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008022:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800802a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800802e:	4a22      	ldr	r2, [pc, #136]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008030:	430b      	orrs	r3, r1
 8008032:	6553      	str	r3, [r2, #84]	@ 0x54
 8008034:	e003      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008036:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800803a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800803e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008046:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800804a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800804c:	2300      	movs	r3, #0
 800804e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008050:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008054:	460b      	mov	r3, r1
 8008056:	4313      	orrs	r3, r2
 8008058:	d034      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800805a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800805e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008060:	2b00      	cmp	r3, #0
 8008062:	d003      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008068:	d007      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800806a:	e011      	b.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800806c:	4b12      	ldr	r3, [pc, #72]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800806e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008070:	4a11      	ldr	r2, [pc, #68]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008076:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008078:	e00e      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800807a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800807e:	3308      	adds	r3, #8
 8008080:	2102      	movs	r1, #2
 8008082:	4618      	mov	r0, r3
 8008084:	f001 faae 	bl	80095e4 <RCCEx_PLL2_Config>
 8008088:	4603      	mov	r3, r0
 800808a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800808e:	e003      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008096:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008098:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10d      	bne.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80080a0:	4b05      	ldr	r3, [pc, #20]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080a4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080ae:	4a02      	ldr	r2, [pc, #8]	@ (80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080b0:	430b      	orrs	r3, r1
 80080b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080b4:	e006      	b.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80080b6:	bf00      	nop
 80080b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80080c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80080d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80080d2:	2300      	movs	r3, #0
 80080d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80080d6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80080da:	460b      	mov	r3, r1
 80080dc:	4313      	orrs	r3, r2
 80080de:	d00c      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80080e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080e4:	3328      	adds	r3, #40	@ 0x28
 80080e6:	2102      	movs	r1, #2
 80080e8:	4618      	mov	r0, r3
 80080ea:	f001 fb2d 	bl	8009748 <RCCEx_PLL3_Config>
 80080ee:	4603      	mov	r3, r0
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d002      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80080fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008102:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008106:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008108:	2300      	movs	r3, #0
 800810a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800810c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008110:	460b      	mov	r3, r1
 8008112:	4313      	orrs	r3, r2
 8008114:	d036      	beq.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800811a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800811c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008120:	d018      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008122:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008126:	d811      	bhi.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800812c:	d014      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800812e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008132:	d80b      	bhi.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008134:	2b00      	cmp	r3, #0
 8008136:	d011      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008138:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800813c:	d106      	bne.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800813e:	4bb7      	ldr	r3, [pc, #732]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008142:	4ab6      	ldr	r2, [pc, #728]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008144:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008148:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800814a:	e008      	b.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008152:	e004      	b.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008154:	bf00      	nop
 8008156:	e002      	b.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008158:	bf00      	nop
 800815a:	e000      	b.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800815c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800815e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008162:	2b00      	cmp	r3, #0
 8008164:	d10a      	bne.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008166:	4bad      	ldr	r3, [pc, #692]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800816a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800816e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008172:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008174:	4aa9      	ldr	r2, [pc, #676]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008176:	430b      	orrs	r3, r1
 8008178:	6553      	str	r3, [r2, #84]	@ 0x54
 800817a:	e003      	b.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800817c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008180:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008190:	653b      	str	r3, [r7, #80]	@ 0x50
 8008192:	2300      	movs	r3, #0
 8008194:	657b      	str	r3, [r7, #84]	@ 0x54
 8008196:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800819a:	460b      	mov	r3, r1
 800819c:	4313      	orrs	r3, r2
 800819e:	d009      	beq.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80081a0:	4b9e      	ldr	r3, [pc, #632]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081a4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80081a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081ae:	4a9b      	ldr	r2, [pc, #620]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081b0:	430b      	orrs	r3, r1
 80081b2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80081b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081bc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80081c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081c2:	2300      	movs	r3, #0
 80081c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081c6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80081ca:	460b      	mov	r3, r1
 80081cc:	4313      	orrs	r3, r2
 80081ce:	d009      	beq.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80081d0:	4b92      	ldr	r3, [pc, #584]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081d4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80081d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081de:	4a8f      	ldr	r2, [pc, #572]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081e0:	430b      	orrs	r3, r1
 80081e2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80081e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80081f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80081f2:	2300      	movs	r3, #0
 80081f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80081f6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80081fa:	460b      	mov	r3, r1
 80081fc:	4313      	orrs	r3, r2
 80081fe:	d00e      	beq.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008200:	4b86      	ldr	r3, [pc, #536]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008202:	691b      	ldr	r3, [r3, #16]
 8008204:	4a85      	ldr	r2, [pc, #532]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008206:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800820a:	6113      	str	r3, [r2, #16]
 800820c:	4b83      	ldr	r3, [pc, #524]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800820e:	6919      	ldr	r1, [r3, #16]
 8008210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008214:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008218:	4a80      	ldr	r2, [pc, #512]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800821a:	430b      	orrs	r3, r1
 800821c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800821e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008226:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800822a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800822c:	2300      	movs	r3, #0
 800822e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008230:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008234:	460b      	mov	r3, r1
 8008236:	4313      	orrs	r3, r2
 8008238:	d009      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800823a:	4b78      	ldr	r3, [pc, #480]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800823c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800823e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008242:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008248:	4a74      	ldr	r2, [pc, #464]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800824a:	430b      	orrs	r3, r1
 800824c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800824e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008256:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800825a:	633b      	str	r3, [r7, #48]	@ 0x30
 800825c:	2300      	movs	r3, #0
 800825e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008260:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008264:	460b      	mov	r3, r1
 8008266:	4313      	orrs	r3, r2
 8008268:	d00a      	beq.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800826a:	4b6c      	ldr	r3, [pc, #432]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800826c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800826e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800827a:	4a68      	ldr	r2, [pc, #416]	@ (800841c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800827c:	430b      	orrs	r3, r1
 800827e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008280:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008288:	2100      	movs	r1, #0
 800828a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800828c:	f003 0301 	and.w	r3, r3, #1
 8008290:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008292:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008296:	460b      	mov	r3, r1
 8008298:	4313      	orrs	r3, r2
 800829a:	d011      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800829c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a0:	3308      	adds	r3, #8
 80082a2:	2100      	movs	r1, #0
 80082a4:	4618      	mov	r0, r3
 80082a6:	f001 f99d 	bl	80095e4 <RCCEx_PLL2_Config>
 80082aa:	4603      	mov	r3, r0
 80082ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80082b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d003      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80082c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c8:	2100      	movs	r1, #0
 80082ca:	6239      	str	r1, [r7, #32]
 80082cc:	f003 0302 	and.w	r3, r3, #2
 80082d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80082d2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80082d6:	460b      	mov	r3, r1
 80082d8:	4313      	orrs	r3, r2
 80082da:	d011      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80082dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e0:	3308      	adds	r3, #8
 80082e2:	2101      	movs	r1, #1
 80082e4:	4618      	mov	r0, r3
 80082e6:	f001 f97d 	bl	80095e4 <RCCEx_PLL2_Config>
 80082ea:	4603      	mov	r3, r0
 80082ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80082f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d003      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008308:	2100      	movs	r1, #0
 800830a:	61b9      	str	r1, [r7, #24]
 800830c:	f003 0304 	and.w	r3, r3, #4
 8008310:	61fb      	str	r3, [r7, #28]
 8008312:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008316:	460b      	mov	r3, r1
 8008318:	4313      	orrs	r3, r2
 800831a:	d011      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800831c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008320:	3308      	adds	r3, #8
 8008322:	2102      	movs	r1, #2
 8008324:	4618      	mov	r0, r3
 8008326:	f001 f95d 	bl	80095e4 <RCCEx_PLL2_Config>
 800832a:	4603      	mov	r3, r0
 800832c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008330:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008334:	2b00      	cmp	r3, #0
 8008336:	d003      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008338:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800833c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008348:	2100      	movs	r1, #0
 800834a:	6139      	str	r1, [r7, #16]
 800834c:	f003 0308 	and.w	r3, r3, #8
 8008350:	617b      	str	r3, [r7, #20]
 8008352:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008356:	460b      	mov	r3, r1
 8008358:	4313      	orrs	r3, r2
 800835a:	d011      	beq.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800835c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008360:	3328      	adds	r3, #40	@ 0x28
 8008362:	2100      	movs	r1, #0
 8008364:	4618      	mov	r0, r3
 8008366:	f001 f9ef 	bl	8009748 <RCCEx_PLL3_Config>
 800836a:	4603      	mov	r3, r0
 800836c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008370:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008378:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800837c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008388:	2100      	movs	r1, #0
 800838a:	60b9      	str	r1, [r7, #8]
 800838c:	f003 0310 	and.w	r3, r3, #16
 8008390:	60fb      	str	r3, [r7, #12]
 8008392:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008396:	460b      	mov	r3, r1
 8008398:	4313      	orrs	r3, r2
 800839a:	d011      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800839c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083a0:	3328      	adds	r3, #40	@ 0x28
 80083a2:	2101      	movs	r1, #1
 80083a4:	4618      	mov	r0, r3
 80083a6:	f001 f9cf 	bl	8009748 <RCCEx_PLL3_Config>
 80083aa:	4603      	mov	r3, r0
 80083ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80083b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d003      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80083c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c8:	2100      	movs	r1, #0
 80083ca:	6039      	str	r1, [r7, #0]
 80083cc:	f003 0320 	and.w	r3, r3, #32
 80083d0:	607b      	str	r3, [r7, #4]
 80083d2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80083d6:	460b      	mov	r3, r1
 80083d8:	4313      	orrs	r3, r2
 80083da:	d011      	beq.n	8008400 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80083dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083e0:	3328      	adds	r3, #40	@ 0x28
 80083e2:	2102      	movs	r1, #2
 80083e4:	4618      	mov	r0, r3
 80083e6:	f001 f9af 	bl	8009748 <RCCEx_PLL3_Config>
 80083ea:	4603      	mov	r3, r0
 80083ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80083f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d003      	beq.n	8008400 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008400:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008404:	2b00      	cmp	r3, #0
 8008406:	d101      	bne.n	800840c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8008408:	2300      	movs	r3, #0
 800840a:	e000      	b.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
}
 800840e:	4618      	mov	r0, r3
 8008410:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008414:	46bd      	mov	sp, r7
 8008416:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800841a:	bf00      	nop
 800841c:	58024400 	.word	0x58024400

08008420 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b090      	sub	sp, #64	@ 0x40
 8008424:	af00      	add	r7, sp, #0
 8008426:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800842a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800842e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008432:	430b      	orrs	r3, r1
 8008434:	f040 8094 	bne.w	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008438:	4b9b      	ldr	r3, [pc, #620]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800843a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800843c:	f003 0307 	and.w	r3, r3, #7
 8008440:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008444:	2b04      	cmp	r3, #4
 8008446:	f200 8087 	bhi.w	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800844a:	a201      	add	r2, pc, #4	@ (adr r2, 8008450 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800844c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008450:	08008465 	.word	0x08008465
 8008454:	0800848d 	.word	0x0800848d
 8008458:	080084b5 	.word	0x080084b5
 800845c:	08008551 	.word	0x08008551
 8008460:	080084dd 	.word	0x080084dd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008464:	4b90      	ldr	r3, [pc, #576]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800846c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008470:	d108      	bne.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008472:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008476:	4618      	mov	r0, r3
 8008478:	f000 ff62 	bl	8009340 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800847c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800847e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008480:	f000 bc93 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008484:	2300      	movs	r3, #0
 8008486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008488:	f000 bc8f 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800848c:	4b86      	ldr	r3, [pc, #536]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008494:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008498:	d108      	bne.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800849a:	f107 0318 	add.w	r3, r7, #24
 800849e:	4618      	mov	r0, r3
 80084a0:	f000 fca6 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084a8:	f000 bc7f 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084ac:	2300      	movs	r3, #0
 80084ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084b0:	f000 bc7b 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084b4:	4b7c      	ldr	r3, [pc, #496]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084c0:	d108      	bne.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084c2:	f107 030c 	add.w	r3, r7, #12
 80084c6:	4618      	mov	r0, r3
 80084c8:	f000 fde6 	bl	8009098 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084d0:	f000 bc6b 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084d4:	2300      	movs	r3, #0
 80084d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d8:	f000 bc67 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084dc:	4b72      	ldr	r3, [pc, #456]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80084e4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084e6:	4b70      	ldr	r3, [pc, #448]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f003 0304 	and.w	r3, r3, #4
 80084ee:	2b04      	cmp	r3, #4
 80084f0:	d10c      	bne.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80084f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d109      	bne.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084f8:	4b6b      	ldr	r3, [pc, #428]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	08db      	lsrs	r3, r3, #3
 80084fe:	f003 0303 	and.w	r3, r3, #3
 8008502:	4a6a      	ldr	r2, [pc, #424]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008504:	fa22 f303 	lsr.w	r3, r2, r3
 8008508:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800850a:	e01f      	b.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800850c:	4b66      	ldr	r3, [pc, #408]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008514:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008518:	d106      	bne.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800851a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800851c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008520:	d102      	bne.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008522:	4b63      	ldr	r3, [pc, #396]	@ (80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008524:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008526:	e011      	b.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008528:	4b5f      	ldr	r3, [pc, #380]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008530:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008534:	d106      	bne.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008538:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800853c:	d102      	bne.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800853e:	4b5d      	ldr	r3, [pc, #372]	@ (80086b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008540:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008542:	e003      	b.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008544:	2300      	movs	r3, #0
 8008546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008548:	f000 bc2f 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800854c:	f000 bc2d 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008550:	4b59      	ldr	r3, [pc, #356]	@ (80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008554:	f000 bc29 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008558:	2300      	movs	r3, #0
 800855a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800855c:	f000 bc25 	b.w	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008560:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008564:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008568:	430b      	orrs	r3, r1
 800856a:	f040 80a7 	bne.w	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800856e:	4b4e      	ldr	r3, [pc, #312]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008572:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008576:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800857a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800857e:	d054      	beq.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008582:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008586:	f200 808b 	bhi.w	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800858a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008590:	f000 8083 	beq.w	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8008594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008596:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800859a:	f200 8081 	bhi.w	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800859e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085a4:	d02f      	beq.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80085a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085ac:	d878      	bhi.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d004      	beq.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 80085b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085ba:	d012      	beq.n	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80085bc:	e070      	b.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80085be:	4b3a      	ldr	r3, [pc, #232]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085ca:	d107      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085d0:	4618      	mov	r0, r3
 80085d2:	f000 feb5 	bl	8009340 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085da:	e3e6      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085dc:	2300      	movs	r3, #0
 80085de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085e0:	e3e3      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085e2:	4b31      	ldr	r3, [pc, #196]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085ee:	d107      	bne.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085f0:	f107 0318 	add.w	r3, r7, #24
 80085f4:	4618      	mov	r0, r3
 80085f6:	f000 fbfb 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085fe:	e3d4      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008600:	2300      	movs	r3, #0
 8008602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008604:	e3d1      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008606:	4b28      	ldr	r3, [pc, #160]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800860e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008612:	d107      	bne.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008614:	f107 030c 	add.w	r3, r7, #12
 8008618:	4618      	mov	r0, r3
 800861a:	f000 fd3d 	bl	8009098 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008622:	e3c2      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008624:	2300      	movs	r3, #0
 8008626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008628:	e3bf      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800862a:	4b1f      	ldr	r3, [pc, #124]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800862c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800862e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008632:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008634:	4b1c      	ldr	r3, [pc, #112]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f003 0304 	and.w	r3, r3, #4
 800863c:	2b04      	cmp	r3, #4
 800863e:	d10c      	bne.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8008640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008642:	2b00      	cmp	r3, #0
 8008644:	d109      	bne.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008646:	4b18      	ldr	r3, [pc, #96]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	08db      	lsrs	r3, r3, #3
 800864c:	f003 0303 	and.w	r3, r3, #3
 8008650:	4a16      	ldr	r2, [pc, #88]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008652:	fa22 f303 	lsr.w	r3, r2, r3
 8008656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008658:	e01e      	b.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800865a:	4b13      	ldr	r3, [pc, #76]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008666:	d106      	bne.n	8008676 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800866a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800866e:	d102      	bne.n	8008676 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008670:	4b0f      	ldr	r3, [pc, #60]	@ (80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008672:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008674:	e010      	b.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008676:	4b0c      	ldr	r3, [pc, #48]	@ (80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800867e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008682:	d106      	bne.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8008684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800868a:	d102      	bne.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800868c:	4b09      	ldr	r3, [pc, #36]	@ (80086b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800868e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008690:	e002      	b.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008692:	2300      	movs	r3, #0
 8008694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008696:	e388      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008698:	e387      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800869a:	4b07      	ldr	r3, [pc, #28]	@ (80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800869c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800869e:	e384      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80086a0:	2300      	movs	r3, #0
 80086a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086a4:	e381      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80086a6:	bf00      	nop
 80086a8:	58024400 	.word	0x58024400
 80086ac:	03d09000 	.word	0x03d09000
 80086b0:	003d0900 	.word	0x003d0900
 80086b4:	00f42400 	.word	0x00f42400
 80086b8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80086bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086c0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80086c4:	430b      	orrs	r3, r1
 80086c6:	f040 809c 	bne.w	8008802 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80086ca:	4b9e      	ldr	r3, [pc, #632]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086ce:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80086d2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80086d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086da:	d054      	beq.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80086dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086e2:	f200 808b 	bhi.w	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80086e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80086ec:	f000 8083 	beq.w	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80086f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80086f6:	f200 8081 	bhi.w	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80086fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008700:	d02f      	beq.n	8008762 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008708:	d878      	bhi.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	2b00      	cmp	r3, #0
 800870e:	d004      	beq.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008712:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008716:	d012      	beq.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008718:	e070      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800871a:	4b8a      	ldr	r3, [pc, #552]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008722:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008726:	d107      	bne.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008728:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800872c:	4618      	mov	r0, r3
 800872e:	f000 fe07 	bl	8009340 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008736:	e338      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008738:	2300      	movs	r3, #0
 800873a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800873c:	e335      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800873e:	4b81      	ldr	r3, [pc, #516]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008746:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800874a:	d107      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800874c:	f107 0318 	add.w	r3, r7, #24
 8008750:	4618      	mov	r0, r3
 8008752:	f000 fb4d 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008756:	69bb      	ldr	r3, [r7, #24]
 8008758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800875a:	e326      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800875c:	2300      	movs	r3, #0
 800875e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008760:	e323      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008762:	4b78      	ldr	r3, [pc, #480]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800876a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800876e:	d107      	bne.n	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008770:	f107 030c 	add.w	r3, r7, #12
 8008774:	4618      	mov	r0, r3
 8008776:	f000 fc8f 	bl	8009098 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800877e:	e314      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008780:	2300      	movs	r3, #0
 8008782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008784:	e311      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008786:	4b6f      	ldr	r3, [pc, #444]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800878a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800878e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008790:	4b6c      	ldr	r3, [pc, #432]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f003 0304 	and.w	r3, r3, #4
 8008798:	2b04      	cmp	r3, #4
 800879a:	d10c      	bne.n	80087b6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800879c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d109      	bne.n	80087b6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80087a2:	4b68      	ldr	r3, [pc, #416]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	08db      	lsrs	r3, r3, #3
 80087a8:	f003 0303 	and.w	r3, r3, #3
 80087ac:	4a66      	ldr	r2, [pc, #408]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80087ae:	fa22 f303 	lsr.w	r3, r2, r3
 80087b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087b4:	e01e      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087b6:	4b63      	ldr	r3, [pc, #396]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087c2:	d106      	bne.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80087c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087ca:	d102      	bne.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80087cc:	4b5f      	ldr	r3, [pc, #380]	@ (800894c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80087ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087d0:	e010      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80087d2:	4b5c      	ldr	r3, [pc, #368]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087de:	d106      	bne.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 80087e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087e6:	d102      	bne.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80087e8:	4b59      	ldr	r3, [pc, #356]	@ (8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ec:	e002      	b.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80087ee:	2300      	movs	r3, #0
 80087f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80087f2:	e2da      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80087f4:	e2d9      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80087f6:	4b57      	ldr	r3, [pc, #348]	@ (8008954 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80087f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087fa:	e2d6      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80087fc:	2300      	movs	r3, #0
 80087fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008800:	e2d3      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008802:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008806:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800880a:	430b      	orrs	r3, r1
 800880c:	f040 80a7 	bne.w	800895e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008810:	4b4c      	ldr	r3, [pc, #304]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008814:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008818:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800881a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008820:	d055      	beq.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8008822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008824:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008828:	f200 8096 	bhi.w	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800882c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008832:	f000 8084 	beq.w	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8008836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008838:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800883c:	f200 808c 	bhi.w	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008842:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008846:	d030      	beq.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800884e:	f200 8083 	bhi.w	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008854:	2b00      	cmp	r3, #0
 8008856:	d004      	beq.n	8008862 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8008858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800885a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800885e:	d012      	beq.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8008860:	e07a      	b.n	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008862:	4b38      	ldr	r3, [pc, #224]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800886a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800886e:	d107      	bne.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008870:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008874:	4618      	mov	r0, r3
 8008876:	f000 fd63 	bl	8009340 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800887a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800887e:	e294      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008880:	2300      	movs	r3, #0
 8008882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008884:	e291      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008886:	4b2f      	ldr	r3, [pc, #188]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800888e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008892:	d107      	bne.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008894:	f107 0318 	add.w	r3, r7, #24
 8008898:	4618      	mov	r0, r3
 800889a:	f000 faa9 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088a2:	e282      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80088a4:	2300      	movs	r3, #0
 80088a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088a8:	e27f      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088aa:	4b26      	ldr	r3, [pc, #152]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088b6:	d107      	bne.n	80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088b8:	f107 030c 	add.w	r3, r7, #12
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 fbeb 	bl	8009098 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088c6:	e270      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80088c8:	2300      	movs	r3, #0
 80088ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088cc:	e26d      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088ce:	4b1d      	ldr	r3, [pc, #116]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80088d6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80088d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0304 	and.w	r3, r3, #4
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d10c      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 80088e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d109      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80088ea:	4b16      	ldr	r3, [pc, #88]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	08db      	lsrs	r3, r3, #3
 80088f0:	f003 0303 	and.w	r3, r3, #3
 80088f4:	4a14      	ldr	r2, [pc, #80]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80088f6:	fa22 f303 	lsr.w	r3, r2, r3
 80088fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088fc:	e01e      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088fe:	4b11      	ldr	r3, [pc, #68]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800890a:	d106      	bne.n	800891a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800890c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800890e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008912:	d102      	bne.n	800891a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008914:	4b0d      	ldr	r3, [pc, #52]	@ (800894c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008918:	e010      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800891a:	4b0a      	ldr	r3, [pc, #40]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008922:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008926:	d106      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8008928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800892a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800892e:	d102      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008930:	4b07      	ldr	r3, [pc, #28]	@ (8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008934:	e002      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008936:	2300      	movs	r3, #0
 8008938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800893a:	e236      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800893c:	e235      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800893e:	4b05      	ldr	r3, [pc, #20]	@ (8008954 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008942:	e232      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008944:	58024400 	.word	0x58024400
 8008948:	03d09000 	.word	0x03d09000
 800894c:	003d0900 	.word	0x003d0900
 8008950:	00f42400 	.word	0x00f42400
 8008954:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008958:	2300      	movs	r3, #0
 800895a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800895c:	e225      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800895e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008962:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008966:	430b      	orrs	r3, r1
 8008968:	f040 8085 	bne.w	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800896c:	4b9c      	ldr	r3, [pc, #624]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800896e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008970:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008974:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008978:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800897c:	d06b      	beq.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800897e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008980:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008984:	d874      	bhi.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008988:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800898c:	d056      	beq.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800898e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008990:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008994:	d86c      	bhi.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008998:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800899c:	d03b      	beq.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800899e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089a4:	d864      	bhi.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80089a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ac:	d021      	beq.n	80089f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80089ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089b4:	d85c      	bhi.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80089b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d004      	beq.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80089bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089c2:	d004      	beq.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80089c4:	e054      	b.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80089c6:	f7fe fb75 	bl	80070b4 <HAL_RCC_GetPCLK1Freq>
 80089ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80089cc:	e1ed      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089ce:	4b84      	ldr	r3, [pc, #528]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089da:	d107      	bne.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089dc:	f107 0318 	add.w	r3, r7, #24
 80089e0:	4618      	mov	r0, r3
 80089e2:	f000 fa05 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80089e6:	69fb      	ldr	r3, [r7, #28]
 80089e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089ea:	e1de      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089ec:	2300      	movs	r3, #0
 80089ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089f0:	e1db      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80089f2:	4b7b      	ldr	r3, [pc, #492]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089fe:	d107      	bne.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a00:	f107 030c 	add.w	r3, r7, #12
 8008a04:	4618      	mov	r0, r3
 8008a06:	f000 fb47 	bl	8009098 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a0e:	e1cc      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a10:	2300      	movs	r3, #0
 8008a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a14:	e1c9      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a16:	4b72      	ldr	r3, [pc, #456]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0304 	and.w	r3, r3, #4
 8008a1e:	2b04      	cmp	r3, #4
 8008a20:	d109      	bne.n	8008a36 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a22:	4b6f      	ldr	r3, [pc, #444]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	08db      	lsrs	r3, r3, #3
 8008a28:	f003 0303 	and.w	r3, r3, #3
 8008a2c:	4a6d      	ldr	r2, [pc, #436]	@ (8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a34:	e1b9      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a36:	2300      	movs	r3, #0
 8008a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a3a:	e1b6      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008a3c:	4b68      	ldr	r3, [pc, #416]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a48:	d102      	bne.n	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8008a4a:	4b67      	ldr	r3, [pc, #412]	@ (8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a4e:	e1ac      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a50:	2300      	movs	r3, #0
 8008a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a54:	e1a9      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a56:	4b62      	ldr	r3, [pc, #392]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a62:	d102      	bne.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8008a64:	4b61      	ldr	r3, [pc, #388]	@ (8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a68:	e19f      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a6e:	e19c      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008a70:	2300      	movs	r3, #0
 8008a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a74:	e199      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008a76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a7a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008a7e:	430b      	orrs	r3, r1
 8008a80:	d173      	bne.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008a82:	4b57      	ldr	r3, [pc, #348]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a8a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a92:	d02f      	beq.n	8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a9a:	d863      	bhi.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d004      	beq.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aa8:	d012      	beq.n	8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8008aaa:	e05b      	b.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008aac:	4b4c      	ldr	r3, [pc, #304]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ab4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ab8:	d107      	bne.n	8008aca <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008aba:	f107 0318 	add.w	r3, r7, #24
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f000 f996 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008ac4:	69bb      	ldr	r3, [r7, #24]
 8008ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ac8:	e16f      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008aca:	2300      	movs	r3, #0
 8008acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ace:	e16c      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008ad0:	4b43      	ldr	r3, [pc, #268]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008adc:	d107      	bne.n	8008aee <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ade:	f107 030c 	add.w	r3, r7, #12
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f000 fad8 	bl	8009098 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008aec:	e15d      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008aee:	2300      	movs	r3, #0
 8008af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008af2:	e15a      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008af4:	4b3a      	ldr	r3, [pc, #232]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008af8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008afc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008afe:	4b38      	ldr	r3, [pc, #224]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f003 0304 	and.w	r3, r3, #4
 8008b06:	2b04      	cmp	r3, #4
 8008b08:	d10c      	bne.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d109      	bne.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b10:	4b33      	ldr	r3, [pc, #204]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	08db      	lsrs	r3, r3, #3
 8008b16:	f003 0303 	and.w	r3, r3, #3
 8008b1a:	4a32      	ldr	r2, [pc, #200]	@ (8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b22:	e01e      	b.n	8008b62 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b24:	4b2e      	ldr	r3, [pc, #184]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b30:	d106      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b38:	d102      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008b3a:	4b2b      	ldr	r3, [pc, #172]	@ (8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b3e:	e010      	b.n	8008b62 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b40:	4b27      	ldr	r3, [pc, #156]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b4c:	d106      	bne.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b54:	d102      	bne.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008b56:	4b25      	ldr	r3, [pc, #148]	@ (8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b5a:	e002      	b.n	8008b62 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008b60:	e123      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008b62:	e122      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008b64:	2300      	movs	r3, #0
 8008b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b68:	e11f      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008b6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b6e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008b72:	430b      	orrs	r3, r1
 8008b74:	d13c      	bne.n	8008bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008b76:	4b1a      	ldr	r3, [pc, #104]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b7e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d004      	beq.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b8c:	d012      	beq.n	8008bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008b8e:	e023      	b.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b90:	4b13      	ldr	r3, [pc, #76]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b9c:	d107      	bne.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 fbcc 	bl	8009340 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bac:	e0fd      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb2:	e0fa      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bc0:	d107      	bne.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bc2:	f107 0318 	add.w	r3, r7, #24
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f000 f912 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008bcc:	6a3b      	ldr	r3, [r7, #32]
 8008bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bd0:	e0eb      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bd6:	e0e8      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bdc:	e0e5      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008bde:	bf00      	nop
 8008be0:	58024400 	.word	0x58024400
 8008be4:	03d09000 	.word	0x03d09000
 8008be8:	003d0900 	.word	0x003d0900
 8008bec:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008bf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bf4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008bf8:	430b      	orrs	r3, r1
 8008bfa:	f040 8085 	bne.w	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008bfe:	4b6d      	ldr	r3, [pc, #436]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c02:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008c06:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c0e:	d06b      	beq.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c16:	d874      	bhi.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c1e:	d056      	beq.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c26:	d86c      	bhi.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c2e:	d03b      	beq.n	8008ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c32:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c36:	d864      	bhi.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c3e:	d021      	beq.n	8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c46:	d85c      	bhi.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d004      	beq.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c54:	d004      	beq.n	8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008c56:	e054      	b.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008c58:	f000 f8b4 	bl	8008dc4 <HAL_RCCEx_GetD3PCLK1Freq>
 8008c5c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c5e:	e0a4      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c60:	4b54      	ldr	r3, [pc, #336]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c6c:	d107      	bne.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c6e:	f107 0318 	add.w	r3, r7, #24
 8008c72:	4618      	mov	r0, r3
 8008c74:	f000 f8bc 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c78:	69fb      	ldr	r3, [r7, #28]
 8008c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c7c:	e095      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c82:	e092      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c84:	4b4b      	ldr	r3, [pc, #300]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c90:	d107      	bne.n	8008ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c92:	f107 030c 	add.w	r3, r7, #12
 8008c96:	4618      	mov	r0, r3
 8008c98:	f000 f9fe 	bl	8009098 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ca0:	e083      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ca6:	e080      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ca8:	4b42      	ldr	r3, [pc, #264]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f003 0304 	and.w	r3, r3, #4
 8008cb0:	2b04      	cmp	r3, #4
 8008cb2:	d109      	bne.n	8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008cb4:	4b3f      	ldr	r3, [pc, #252]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	08db      	lsrs	r3, r3, #3
 8008cba:	f003 0303 	and.w	r3, r3, #3
 8008cbe:	4a3e      	ldr	r2, [pc, #248]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8008cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cc6:	e070      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ccc:	e06d      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008cce:	4b39      	ldr	r3, [pc, #228]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cda:	d102      	bne.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008cdc:	4b37      	ldr	r3, [pc, #220]	@ (8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ce0:	e063      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ce6:	e060      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008ce8:	4b32      	ldr	r3, [pc, #200]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cf4:	d102      	bne.n	8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008cf6:	4b32      	ldr	r3, [pc, #200]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cfa:	e056      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d00:	e053      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008d02:	2300      	movs	r3, #0
 8008d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d06:	e050      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008d08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d0c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008d10:	430b      	orrs	r3, r1
 8008d12:	d148      	bne.n	8008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008d14:	4b27      	ldr	r3, [pc, #156]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d1c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d24:	d02a      	beq.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d2c:	d838      	bhi.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d004      	beq.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d3a:	d00d      	beq.n	8008d58 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008d3c:	e030      	b.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d4a:	d102      	bne.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d50:	e02b      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d52:	2300      	movs	r3, #0
 8008d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d56:	e028      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008d58:	4b16      	ldr	r3, [pc, #88]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d64:	d107      	bne.n	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f000 fae8 	bl	8009340 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d74:	e019      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d76:	2300      	movs	r3, #0
 8008d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d7a:	e016      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d88:	d107      	bne.n	8008d9a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d8a:	f107 0318 	add.w	r3, r7, #24
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f000 f82e 	bl	8008df0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d98:	e007      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d9e:	e004      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008da0:	2300      	movs	r3, #0
 8008da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da4:	e001      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008da6:	2300      	movs	r3, #0
 8008da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3740      	adds	r7, #64	@ 0x40
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	58024400 	.word	0x58024400
 8008db8:	03d09000 	.word	0x03d09000
 8008dbc:	003d0900 	.word	0x003d0900
 8008dc0:	00f42400 	.word	0x00f42400

08008dc4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008dc8:	f7fe f944 	bl	8007054 <HAL_RCC_GetHCLKFreq>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	4b06      	ldr	r3, [pc, #24]	@ (8008de8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008dd0:	6a1b      	ldr	r3, [r3, #32]
 8008dd2:	091b      	lsrs	r3, r3, #4
 8008dd4:	f003 0307 	and.w	r3, r3, #7
 8008dd8:	4904      	ldr	r1, [pc, #16]	@ (8008dec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008dda:	5ccb      	ldrb	r3, [r1, r3]
 8008ddc:	f003 031f 	and.w	r3, r3, #31
 8008de0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	58024400 	.word	0x58024400
 8008dec:	0800a25c 	.word	0x0800a25c

08008df0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b089      	sub	sp, #36	@ 0x24
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008df8:	4ba1      	ldr	r3, [pc, #644]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dfc:	f003 0303 	and.w	r3, r3, #3
 8008e00:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008e02:	4b9f      	ldr	r3, [pc, #636]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e06:	0b1b      	lsrs	r3, r3, #12
 8008e08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e0c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008e0e:	4b9c      	ldr	r3, [pc, #624]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e12:	091b      	lsrs	r3, r3, #4
 8008e14:	f003 0301 	and.w	r3, r3, #1
 8008e18:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008e1a:	4b99      	ldr	r3, [pc, #612]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e1e:	08db      	lsrs	r3, r3, #3
 8008e20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e24:	693a      	ldr	r2, [r7, #16]
 8008e26:	fb02 f303 	mul.w	r3, r2, r3
 8008e2a:	ee07 3a90 	vmov	s15, r3
 8008e2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e32:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	f000 8111 	beq.w	8009060 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008e3e:	69bb      	ldr	r3, [r7, #24]
 8008e40:	2b02      	cmp	r3, #2
 8008e42:	f000 8083 	beq.w	8008f4c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	2b02      	cmp	r3, #2
 8008e4a:	f200 80a1 	bhi.w	8008f90 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d003      	beq.n	8008e5c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d056      	beq.n	8008f08 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008e5a:	e099      	b.n	8008f90 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e5c:	4b88      	ldr	r3, [pc, #544]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f003 0320 	and.w	r3, r3, #32
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d02d      	beq.n	8008ec4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e68:	4b85      	ldr	r3, [pc, #532]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	08db      	lsrs	r3, r3, #3
 8008e6e:	f003 0303 	and.w	r3, r3, #3
 8008e72:	4a84      	ldr	r2, [pc, #528]	@ (8009084 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008e74:	fa22 f303 	lsr.w	r3, r2, r3
 8008e78:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	ee07 3a90 	vmov	s15, r3
 8008e80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	ee07 3a90 	vmov	s15, r3
 8008e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e92:	4b7b      	ldr	r3, [pc, #492]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e9a:	ee07 3a90 	vmov	s15, r3
 8008e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ea2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ea6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ebe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008ec2:	e087      	b.n	8008fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	ee07 3a90 	vmov	s15, r3
 8008eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ece:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800908c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ed6:	4b6a      	ldr	r3, [pc, #424]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ede:	ee07 3a90 	vmov	s15, r3
 8008ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f06:	e065      	b.n	8008fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	ee07 3a90 	vmov	s15, r3
 8008f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f12:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009090 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f1a:	4b59      	ldr	r3, [pc, #356]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f22:	ee07 3a90 	vmov	s15, r3
 8008f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f2e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f4a:	e043      	b.n	8008fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	ee07 3a90 	vmov	s15, r3
 8008f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f56:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009094 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f5e:	4b48      	ldr	r3, [pc, #288]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f66:	ee07 3a90 	vmov	s15, r3
 8008f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f72:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f8e:	e021      	b.n	8008fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	ee07 3a90 	vmov	s15, r3
 8008f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f9a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009090 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fa2:	4b37      	ldr	r3, [pc, #220]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008faa:	ee07 3a90 	vmov	s15, r3
 8008fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fb6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fd2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008fd4:	4b2a      	ldr	r3, [pc, #168]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd8:	0a5b      	lsrs	r3, r3, #9
 8008fda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fde:	ee07 3a90 	vmov	s15, r3
 8008fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fe6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fee:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ff2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ffa:	ee17 2a90 	vmov	r2, s15
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009002:	4b1f      	ldr	r3, [pc, #124]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009006:	0c1b      	lsrs	r3, r3, #16
 8009008:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800900c:	ee07 3a90 	vmov	s15, r3
 8009010:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009014:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009018:	ee37 7a87 	vadd.f32	s14, s15, s14
 800901c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009020:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009024:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009028:	ee17 2a90 	vmov	r2, s15
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009030:	4b13      	ldr	r3, [pc, #76]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009034:	0e1b      	lsrs	r3, r3, #24
 8009036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800903a:	ee07 3a90 	vmov	s15, r3
 800903e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009042:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009046:	ee37 7a87 	vadd.f32	s14, s15, s14
 800904a:	edd7 6a07 	vldr	s13, [r7, #28]
 800904e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009056:	ee17 2a90 	vmov	r2, s15
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800905e:	e008      	b.n	8009072 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	609a      	str	r2, [r3, #8]
}
 8009072:	bf00      	nop
 8009074:	3724      	adds	r7, #36	@ 0x24
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr
 800907e:	bf00      	nop
 8009080:	58024400 	.word	0x58024400
 8009084:	03d09000 	.word	0x03d09000
 8009088:	46000000 	.word	0x46000000
 800908c:	4c742400 	.word	0x4c742400
 8009090:	4a742400 	.word	0x4a742400
 8009094:	4b742400 	.word	0x4b742400

08009098 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009098:	b480      	push	{r7}
 800909a:	b089      	sub	sp, #36	@ 0x24
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090a0:	4ba1      	ldr	r3, [pc, #644]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090a4:	f003 0303 	and.w	r3, r3, #3
 80090a8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80090aa:	4b9f      	ldr	r3, [pc, #636]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ae:	0d1b      	lsrs	r3, r3, #20
 80090b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090b4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80090b6:	4b9c      	ldr	r3, [pc, #624]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ba:	0a1b      	lsrs	r3, r3, #8
 80090bc:	f003 0301 	and.w	r3, r3, #1
 80090c0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80090c2:	4b99      	ldr	r3, [pc, #612]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090c6:	08db      	lsrs	r3, r3, #3
 80090c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80090cc:	693a      	ldr	r2, [r7, #16]
 80090ce:	fb02 f303 	mul.w	r3, r2, r3
 80090d2:	ee07 3a90 	vmov	s15, r3
 80090d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f000 8111 	beq.w	8009308 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	2b02      	cmp	r3, #2
 80090ea:	f000 8083 	beq.w	80091f4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	f200 80a1 	bhi.w	8009238 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d003      	beq.n	8009104 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d056      	beq.n	80091b0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009102:	e099      	b.n	8009238 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009104:	4b88      	ldr	r3, [pc, #544]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f003 0320 	and.w	r3, r3, #32
 800910c:	2b00      	cmp	r3, #0
 800910e:	d02d      	beq.n	800916c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009110:	4b85      	ldr	r3, [pc, #532]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	08db      	lsrs	r3, r3, #3
 8009116:	f003 0303 	and.w	r3, r3, #3
 800911a:	4a84      	ldr	r2, [pc, #528]	@ (800932c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800911c:	fa22 f303 	lsr.w	r3, r2, r3
 8009120:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	ee07 3a90 	vmov	s15, r3
 8009128:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	ee07 3a90 	vmov	s15, r3
 8009132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800913a:	4b7b      	ldr	r3, [pc, #492]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800913c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009142:	ee07 3a90 	vmov	s15, r3
 8009146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800914a:	ed97 6a03 	vldr	s12, [r7, #12]
 800914e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009152:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009156:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800915a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800915e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009166:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800916a:	e087      	b.n	800927c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	ee07 3a90 	vmov	s15, r3
 8009172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009176:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009334 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800917a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800917e:	4b6a      	ldr	r3, [pc, #424]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009186:	ee07 3a90 	vmov	s15, r3
 800918a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800918e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009192:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800919a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800919e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091ae:	e065      	b.n	800927c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	ee07 3a90 	vmov	s15, r3
 80091b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009338 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80091be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091c2:	4b59      	ldr	r3, [pc, #356]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ca:	ee07 3a90 	vmov	s15, r3
 80091ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80091d6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091f2:	e043      	b.n	800927c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	ee07 3a90 	vmov	s15, r3
 80091fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800933c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009206:	4b48      	ldr	r3, [pc, #288]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800920a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800920e:	ee07 3a90 	vmov	s15, r3
 8009212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009216:	ed97 6a03 	vldr	s12, [r7, #12]
 800921a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800921e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800922a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800922e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009236:	e021      	b.n	800927c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	ee07 3a90 	vmov	s15, r3
 800923e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009242:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009338 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800924a:	4b37      	ldr	r3, [pc, #220]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800924c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009252:	ee07 3a90 	vmov	s15, r3
 8009256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800925a:	ed97 6a03 	vldr	s12, [r7, #12]
 800925e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800926a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800926e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009276:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800927a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800927c:	4b2a      	ldr	r3, [pc, #168]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800927e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009280:	0a5b      	lsrs	r3, r3, #9
 8009282:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009286:	ee07 3a90 	vmov	s15, r3
 800928a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800928e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009292:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009296:	edd7 6a07 	vldr	s13, [r7, #28]
 800929a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800929e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092a2:	ee17 2a90 	vmov	r2, s15
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80092aa:	4b1f      	ldr	r3, [pc, #124]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ae:	0c1b      	lsrs	r3, r3, #16
 80092b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092b4:	ee07 3a90 	vmov	s15, r3
 80092b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80092c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092d0:	ee17 2a90 	vmov	r2, s15
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80092d8:	4b13      	ldr	r3, [pc, #76]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092dc:	0e1b      	lsrs	r3, r3, #24
 80092de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092e2:	ee07 3a90 	vmov	s15, r3
 80092e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80092f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092fe:	ee17 2a90 	vmov	r2, s15
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009306:	e008      	b.n	800931a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	609a      	str	r2, [r3, #8]
}
 800931a:	bf00      	nop
 800931c:	3724      	adds	r7, #36	@ 0x24
 800931e:	46bd      	mov	sp, r7
 8009320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009324:	4770      	bx	lr
 8009326:	bf00      	nop
 8009328:	58024400 	.word	0x58024400
 800932c:	03d09000 	.word	0x03d09000
 8009330:	46000000 	.word	0x46000000
 8009334:	4c742400 	.word	0x4c742400
 8009338:	4a742400 	.word	0x4a742400
 800933c:	4b742400 	.word	0x4b742400

08009340 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009340:	b480      	push	{r7}
 8009342:	b089      	sub	sp, #36	@ 0x24
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009348:	4ba0      	ldr	r3, [pc, #640]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800934a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800934c:	f003 0303 	and.w	r3, r3, #3
 8009350:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009352:	4b9e      	ldr	r3, [pc, #632]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009356:	091b      	lsrs	r3, r3, #4
 8009358:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800935c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800935e:	4b9b      	ldr	r3, [pc, #620]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009362:	f003 0301 	and.w	r3, r3, #1
 8009366:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009368:	4b98      	ldr	r3, [pc, #608]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800936a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800936c:	08db      	lsrs	r3, r3, #3
 800936e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009372:	693a      	ldr	r2, [r7, #16]
 8009374:	fb02 f303 	mul.w	r3, r2, r3
 8009378:	ee07 3a90 	vmov	s15, r3
 800937c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009380:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 8111 	beq.w	80095ae <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800938c:	69bb      	ldr	r3, [r7, #24]
 800938e:	2b02      	cmp	r3, #2
 8009390:	f000 8083 	beq.w	800949a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	2b02      	cmp	r3, #2
 8009398:	f200 80a1 	bhi.w	80094de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d003      	beq.n	80093aa <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d056      	beq.n	8009456 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80093a8:	e099      	b.n	80094de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093aa:	4b88      	ldr	r3, [pc, #544]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 0320 	and.w	r3, r3, #32
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d02d      	beq.n	8009412 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093b6:	4b85      	ldr	r3, [pc, #532]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	08db      	lsrs	r3, r3, #3
 80093bc:	f003 0303 	and.w	r3, r3, #3
 80093c0:	4a83      	ldr	r2, [pc, #524]	@ (80095d0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80093c2:	fa22 f303 	lsr.w	r3, r2, r3
 80093c6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	ee07 3a90 	vmov	s15, r3
 80093ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	ee07 3a90 	vmov	s15, r3
 80093d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093e0:	4b7a      	ldr	r3, [pc, #488]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e8:	ee07 3a90 	vmov	s15, r3
 80093ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80093f4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80095d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80093f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009400:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009404:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800940c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009410:	e087      	b.n	8009522 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	ee07 3a90 	vmov	s15, r3
 8009418:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800941c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80095d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009424:	4b69      	ldr	r3, [pc, #420]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800942c:	ee07 3a90 	vmov	s15, r3
 8009430:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009434:	ed97 6a03 	vldr	s12, [r7, #12]
 8009438:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80095d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800943c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009448:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800944c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009450:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009454:	e065      	b.n	8009522 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	ee07 3a90 	vmov	s15, r3
 800945c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009460:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80095dc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009468:	4b58      	ldr	r3, [pc, #352]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800946a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800946c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009470:	ee07 3a90 	vmov	s15, r3
 8009474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009478:	ed97 6a03 	vldr	s12, [r7, #12]
 800947c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80095d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009480:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009484:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009488:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800948c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009494:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009498:	e043      	b.n	8009522 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	ee07 3a90 	vmov	s15, r3
 80094a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80095e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80094a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094ac:	4b47      	ldr	r3, [pc, #284]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b4:	ee07 3a90 	vmov	s15, r3
 80094b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80094c0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80095d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094dc:	e021      	b.n	8009522 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	ee07 3a90 	vmov	s15, r3
 80094e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094e8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80095d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80094ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094f0:	4b36      	ldr	r3, [pc, #216]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094f8:	ee07 3a90 	vmov	s15, r3
 80094fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009500:	ed97 6a03 	vldr	s12, [r7, #12]
 8009504:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80095d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009508:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800950c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009510:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009514:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800951c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009520:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009522:	4b2a      	ldr	r3, [pc, #168]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009526:	0a5b      	lsrs	r3, r3, #9
 8009528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800952c:	ee07 3a90 	vmov	s15, r3
 8009530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009534:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009538:	ee37 7a87 	vadd.f32	s14, s15, s14
 800953c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009540:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009544:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009548:	ee17 2a90 	vmov	r2, s15
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009550:	4b1e      	ldr	r3, [pc, #120]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009554:	0c1b      	lsrs	r3, r3, #16
 8009556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800955a:	ee07 3a90 	vmov	s15, r3
 800955e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009562:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009566:	ee37 7a87 	vadd.f32	s14, s15, s14
 800956a:	edd7 6a07 	vldr	s13, [r7, #28]
 800956e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009576:	ee17 2a90 	vmov	r2, s15
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800957e:	4b13      	ldr	r3, [pc, #76]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009582:	0e1b      	lsrs	r3, r3, #24
 8009584:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009588:	ee07 3a90 	vmov	s15, r3
 800958c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009594:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009598:	edd7 6a07 	vldr	s13, [r7, #28]
 800959c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095a4:	ee17 2a90 	vmov	r2, s15
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80095ac:	e008      	b.n	80095c0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	609a      	str	r2, [r3, #8]
}
 80095c0:	bf00      	nop
 80095c2:	3724      	adds	r7, #36	@ 0x24
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr
 80095cc:	58024400 	.word	0x58024400
 80095d0:	03d09000 	.word	0x03d09000
 80095d4:	46000000 	.word	0x46000000
 80095d8:	4c742400 	.word	0x4c742400
 80095dc:	4a742400 	.word	0x4a742400
 80095e0:	4b742400 	.word	0x4b742400

080095e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80095ee:	2300      	movs	r3, #0
 80095f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80095f2:	4b53      	ldr	r3, [pc, #332]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80095f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f6:	f003 0303 	and.w	r3, r3, #3
 80095fa:	2b03      	cmp	r3, #3
 80095fc:	d101      	bne.n	8009602 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e099      	b.n	8009736 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009602:	4b4f      	ldr	r3, [pc, #316]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a4e      	ldr	r2, [pc, #312]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009608:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800960c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800960e:	f7f7 fead 	bl	800136c <HAL_GetTick>
 8009612:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009614:	e008      	b.n	8009628 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009616:	f7f7 fea9 	bl	800136c <HAL_GetTick>
 800961a:	4602      	mov	r2, r0
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	1ad3      	subs	r3, r2, r3
 8009620:	2b02      	cmp	r3, #2
 8009622:	d901      	bls.n	8009628 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009624:	2303      	movs	r3, #3
 8009626:	e086      	b.n	8009736 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009628:	4b45      	ldr	r3, [pc, #276]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009630:	2b00      	cmp	r3, #0
 8009632:	d1f0      	bne.n	8009616 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009634:	4b42      	ldr	r3, [pc, #264]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009638:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	031b      	lsls	r3, r3, #12
 8009642:	493f      	ldr	r1, [pc, #252]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009644:	4313      	orrs	r3, r2
 8009646:	628b      	str	r3, [r1, #40]	@ 0x28
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	3b01      	subs	r3, #1
 800964e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	3b01      	subs	r3, #1
 8009658:	025b      	lsls	r3, r3, #9
 800965a:	b29b      	uxth	r3, r3
 800965c:	431a      	orrs	r2, r3
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	68db      	ldr	r3, [r3, #12]
 8009662:	3b01      	subs	r3, #1
 8009664:	041b      	lsls	r3, r3, #16
 8009666:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800966a:	431a      	orrs	r2, r3
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	691b      	ldr	r3, [r3, #16]
 8009670:	3b01      	subs	r3, #1
 8009672:	061b      	lsls	r3, r3, #24
 8009674:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009678:	4931      	ldr	r1, [pc, #196]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 800967a:	4313      	orrs	r3, r2
 800967c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800967e:	4b30      	ldr	r3, [pc, #192]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009682:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	695b      	ldr	r3, [r3, #20]
 800968a:	492d      	ldr	r1, [pc, #180]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 800968c:	4313      	orrs	r3, r2
 800968e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009690:	4b2b      	ldr	r3, [pc, #172]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009694:	f023 0220 	bic.w	r2, r3, #32
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	699b      	ldr	r3, [r3, #24]
 800969c:	4928      	ldr	r1, [pc, #160]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 800969e:	4313      	orrs	r3, r2
 80096a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80096a2:	4b27      	ldr	r3, [pc, #156]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a6:	4a26      	ldr	r2, [pc, #152]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096a8:	f023 0310 	bic.w	r3, r3, #16
 80096ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80096ae:	4b24      	ldr	r3, [pc, #144]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096b2:	4b24      	ldr	r3, [pc, #144]	@ (8009744 <RCCEx_PLL2_Config+0x160>)
 80096b4:	4013      	ands	r3, r2
 80096b6:	687a      	ldr	r2, [r7, #4]
 80096b8:	69d2      	ldr	r2, [r2, #28]
 80096ba:	00d2      	lsls	r2, r2, #3
 80096bc:	4920      	ldr	r1, [pc, #128]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096be:	4313      	orrs	r3, r2
 80096c0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80096c2:	4b1f      	ldr	r3, [pc, #124]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096c8:	f043 0310 	orr.w	r3, r3, #16
 80096cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d106      	bne.n	80096e2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80096d4:	4b1a      	ldr	r3, [pc, #104]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d8:	4a19      	ldr	r2, [pc, #100]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80096e0:	e00f      	b.n	8009702 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d106      	bne.n	80096f6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80096e8:	4b15      	ldr	r3, [pc, #84]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ec:	4a14      	ldr	r2, [pc, #80]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80096f4:	e005      	b.n	8009702 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80096f6:	4b12      	ldr	r3, [pc, #72]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096fa:	4a11      	ldr	r2, [pc, #68]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 80096fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009700:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009702:	4b0f      	ldr	r3, [pc, #60]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a0e      	ldr	r2, [pc, #56]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 8009708:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800970c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800970e:	f7f7 fe2d 	bl	800136c <HAL_GetTick>
 8009712:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009714:	e008      	b.n	8009728 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009716:	f7f7 fe29 	bl	800136c <HAL_GetTick>
 800971a:	4602      	mov	r2, r0
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	1ad3      	subs	r3, r2, r3
 8009720:	2b02      	cmp	r3, #2
 8009722:	d901      	bls.n	8009728 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009724:	2303      	movs	r3, #3
 8009726:	e006      	b.n	8009736 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009728:	4b05      	ldr	r3, [pc, #20]	@ (8009740 <RCCEx_PLL2_Config+0x15c>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009730:	2b00      	cmp	r3, #0
 8009732:	d0f0      	beq.n	8009716 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009734:	7bfb      	ldrb	r3, [r7, #15]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	58024400 	.word	0x58024400
 8009744:	ffff0007 	.word	0xffff0007

08009748 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009752:	2300      	movs	r3, #0
 8009754:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009756:	4b53      	ldr	r3, [pc, #332]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800975a:	f003 0303 	and.w	r3, r3, #3
 800975e:	2b03      	cmp	r3, #3
 8009760:	d101      	bne.n	8009766 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e099      	b.n	800989a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009766:	4b4f      	ldr	r3, [pc, #316]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a4e      	ldr	r2, [pc, #312]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800976c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009770:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009772:	f7f7 fdfb 	bl	800136c <HAL_GetTick>
 8009776:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009778:	e008      	b.n	800978c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800977a:	f7f7 fdf7 	bl	800136c <HAL_GetTick>
 800977e:	4602      	mov	r2, r0
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	1ad3      	subs	r3, r2, r3
 8009784:	2b02      	cmp	r3, #2
 8009786:	d901      	bls.n	800978c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009788:	2303      	movs	r3, #3
 800978a:	e086      	b.n	800989a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800978c:	4b45      	ldr	r3, [pc, #276]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009794:	2b00      	cmp	r3, #0
 8009796:	d1f0      	bne.n	800977a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009798:	4b42      	ldr	r3, [pc, #264]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800979a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	051b      	lsls	r3, r3, #20
 80097a6:	493f      	ldr	r1, [pc, #252]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 80097a8:	4313      	orrs	r3, r2
 80097aa:	628b      	str	r3, [r1, #40]	@ 0x28
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	3b01      	subs	r3, #1
 80097b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	3b01      	subs	r3, #1
 80097bc:	025b      	lsls	r3, r3, #9
 80097be:	b29b      	uxth	r3, r3
 80097c0:	431a      	orrs	r2, r3
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	3b01      	subs	r3, #1
 80097c8:	041b      	lsls	r3, r3, #16
 80097ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80097ce:	431a      	orrs	r2, r3
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	691b      	ldr	r3, [r3, #16]
 80097d4:	3b01      	subs	r3, #1
 80097d6:	061b      	lsls	r3, r3, #24
 80097d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80097dc:	4931      	ldr	r1, [pc, #196]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 80097de:	4313      	orrs	r3, r2
 80097e0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80097e2:	4b30      	ldr	r3, [pc, #192]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 80097e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	695b      	ldr	r3, [r3, #20]
 80097ee:	492d      	ldr	r1, [pc, #180]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 80097f0:	4313      	orrs	r3, r2
 80097f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80097f4:	4b2b      	ldr	r3, [pc, #172]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 80097f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	4928      	ldr	r1, [pc, #160]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009802:	4313      	orrs	r3, r2
 8009804:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009806:	4b27      	ldr	r3, [pc, #156]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800980a:	4a26      	ldr	r2, [pc, #152]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800980c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009810:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009812:	4b24      	ldr	r3, [pc, #144]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009816:	4b24      	ldr	r3, [pc, #144]	@ (80098a8 <RCCEx_PLL3_Config+0x160>)
 8009818:	4013      	ands	r3, r2
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	69d2      	ldr	r2, [r2, #28]
 800981e:	00d2      	lsls	r2, r2, #3
 8009820:	4920      	ldr	r1, [pc, #128]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009822:	4313      	orrs	r3, r2
 8009824:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009826:	4b1f      	ldr	r3, [pc, #124]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982a:	4a1e      	ldr	r2, [pc, #120]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800982c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009830:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d106      	bne.n	8009846 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009838:	4b1a      	ldr	r3, [pc, #104]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800983a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800983c:	4a19      	ldr	r2, [pc, #100]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800983e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009842:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009844:	e00f      	b.n	8009866 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	2b01      	cmp	r3, #1
 800984a:	d106      	bne.n	800985a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800984c:	4b15      	ldr	r3, [pc, #84]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800984e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009850:	4a14      	ldr	r2, [pc, #80]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009852:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009856:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009858:	e005      	b.n	8009866 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800985a:	4b12      	ldr	r3, [pc, #72]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800985c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985e:	4a11      	ldr	r2, [pc, #68]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009860:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009864:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009866:	4b0f      	ldr	r3, [pc, #60]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a0e      	ldr	r2, [pc, #56]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800986c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009870:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009872:	f7f7 fd7b 	bl	800136c <HAL_GetTick>
 8009876:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009878:	e008      	b.n	800988c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800987a:	f7f7 fd77 	bl	800136c <HAL_GetTick>
 800987e:	4602      	mov	r2, r0
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	1ad3      	subs	r3, r2, r3
 8009884:	2b02      	cmp	r3, #2
 8009886:	d901      	bls.n	800988c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009888:	2303      	movs	r3, #3
 800988a:	e006      	b.n	800989a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800988c:	4b05      	ldr	r3, [pc, #20]	@ (80098a4 <RCCEx_PLL3_Config+0x15c>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009894:	2b00      	cmp	r3, #0
 8009896:	d0f0      	beq.n	800987a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009898:	7bfb      	ldrb	r3, [r7, #15]
}
 800989a:	4618      	mov	r0, r3
 800989c:	3710      	adds	r7, #16
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
 80098a2:	bf00      	nop
 80098a4:	58024400 	.word	0x58024400
 80098a8:	ffff0007 	.word	0xffff0007

080098ac <siprintf>:
 80098ac:	b40e      	push	{r1, r2, r3}
 80098ae:	b510      	push	{r4, lr}
 80098b0:	b09d      	sub	sp, #116	@ 0x74
 80098b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80098b4:	9002      	str	r0, [sp, #8]
 80098b6:	9006      	str	r0, [sp, #24]
 80098b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098bc:	480a      	ldr	r0, [pc, #40]	@ (80098e8 <siprintf+0x3c>)
 80098be:	9107      	str	r1, [sp, #28]
 80098c0:	9104      	str	r1, [sp, #16]
 80098c2:	490a      	ldr	r1, [pc, #40]	@ (80098ec <siprintf+0x40>)
 80098c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80098c8:	9105      	str	r1, [sp, #20]
 80098ca:	2400      	movs	r4, #0
 80098cc:	a902      	add	r1, sp, #8
 80098ce:	6800      	ldr	r0, [r0, #0]
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80098d4:	f000 f9a2 	bl	8009c1c <_svfiprintf_r>
 80098d8:	9b02      	ldr	r3, [sp, #8]
 80098da:	701c      	strb	r4, [r3, #0]
 80098dc:	b01d      	add	sp, #116	@ 0x74
 80098de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098e2:	b003      	add	sp, #12
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	24000030 	.word	0x24000030
 80098ec:	ffff0208 	.word	0xffff0208

080098f0 <memset>:
 80098f0:	4402      	add	r2, r0
 80098f2:	4603      	mov	r3, r0
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d100      	bne.n	80098fa <memset+0xa>
 80098f8:	4770      	bx	lr
 80098fa:	f803 1b01 	strb.w	r1, [r3], #1
 80098fe:	e7f9      	b.n	80098f4 <memset+0x4>

08009900 <__errno>:
 8009900:	4b01      	ldr	r3, [pc, #4]	@ (8009908 <__errno+0x8>)
 8009902:	6818      	ldr	r0, [r3, #0]
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	24000030 	.word	0x24000030

0800990c <__libc_init_array>:
 800990c:	b570      	push	{r4, r5, r6, lr}
 800990e:	4d0d      	ldr	r5, [pc, #52]	@ (8009944 <__libc_init_array+0x38>)
 8009910:	4c0d      	ldr	r4, [pc, #52]	@ (8009948 <__libc_init_array+0x3c>)
 8009912:	1b64      	subs	r4, r4, r5
 8009914:	10a4      	asrs	r4, r4, #2
 8009916:	2600      	movs	r6, #0
 8009918:	42a6      	cmp	r6, r4
 800991a:	d109      	bne.n	8009930 <__libc_init_array+0x24>
 800991c:	4d0b      	ldr	r5, [pc, #44]	@ (800994c <__libc_init_array+0x40>)
 800991e:	4c0c      	ldr	r4, [pc, #48]	@ (8009950 <__libc_init_array+0x44>)
 8009920:	f000 fc64 	bl	800a1ec <_init>
 8009924:	1b64      	subs	r4, r4, r5
 8009926:	10a4      	asrs	r4, r4, #2
 8009928:	2600      	movs	r6, #0
 800992a:	42a6      	cmp	r6, r4
 800992c:	d105      	bne.n	800993a <__libc_init_array+0x2e>
 800992e:	bd70      	pop	{r4, r5, r6, pc}
 8009930:	f855 3b04 	ldr.w	r3, [r5], #4
 8009934:	4798      	blx	r3
 8009936:	3601      	adds	r6, #1
 8009938:	e7ee      	b.n	8009918 <__libc_init_array+0xc>
 800993a:	f855 3b04 	ldr.w	r3, [r5], #4
 800993e:	4798      	blx	r3
 8009940:	3601      	adds	r6, #1
 8009942:	e7f2      	b.n	800992a <__libc_init_array+0x1e>
 8009944:	0800a2c0 	.word	0x0800a2c0
 8009948:	0800a2c0 	.word	0x0800a2c0
 800994c:	0800a2c0 	.word	0x0800a2c0
 8009950:	0800a2c4 	.word	0x0800a2c4

08009954 <__retarget_lock_acquire_recursive>:
 8009954:	4770      	bx	lr

08009956 <__retarget_lock_release_recursive>:
 8009956:	4770      	bx	lr

08009958 <memcpy>:
 8009958:	440a      	add	r2, r1
 800995a:	4291      	cmp	r1, r2
 800995c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009960:	d100      	bne.n	8009964 <memcpy+0xc>
 8009962:	4770      	bx	lr
 8009964:	b510      	push	{r4, lr}
 8009966:	f811 4b01 	ldrb.w	r4, [r1], #1
 800996a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800996e:	4291      	cmp	r1, r2
 8009970:	d1f9      	bne.n	8009966 <memcpy+0xe>
 8009972:	bd10      	pop	{r4, pc}

08009974 <_free_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4605      	mov	r5, r0
 8009978:	2900      	cmp	r1, #0
 800997a:	d041      	beq.n	8009a00 <_free_r+0x8c>
 800997c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009980:	1f0c      	subs	r4, r1, #4
 8009982:	2b00      	cmp	r3, #0
 8009984:	bfb8      	it	lt
 8009986:	18e4      	addlt	r4, r4, r3
 8009988:	f000 f8e0 	bl	8009b4c <__malloc_lock>
 800998c:	4a1d      	ldr	r2, [pc, #116]	@ (8009a04 <_free_r+0x90>)
 800998e:	6813      	ldr	r3, [r2, #0]
 8009990:	b933      	cbnz	r3, 80099a0 <_free_r+0x2c>
 8009992:	6063      	str	r3, [r4, #4]
 8009994:	6014      	str	r4, [r2, #0]
 8009996:	4628      	mov	r0, r5
 8009998:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800999c:	f000 b8dc 	b.w	8009b58 <__malloc_unlock>
 80099a0:	42a3      	cmp	r3, r4
 80099a2:	d908      	bls.n	80099b6 <_free_r+0x42>
 80099a4:	6820      	ldr	r0, [r4, #0]
 80099a6:	1821      	adds	r1, r4, r0
 80099a8:	428b      	cmp	r3, r1
 80099aa:	bf01      	itttt	eq
 80099ac:	6819      	ldreq	r1, [r3, #0]
 80099ae:	685b      	ldreq	r3, [r3, #4]
 80099b0:	1809      	addeq	r1, r1, r0
 80099b2:	6021      	streq	r1, [r4, #0]
 80099b4:	e7ed      	b.n	8009992 <_free_r+0x1e>
 80099b6:	461a      	mov	r2, r3
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	b10b      	cbz	r3, 80099c0 <_free_r+0x4c>
 80099bc:	42a3      	cmp	r3, r4
 80099be:	d9fa      	bls.n	80099b6 <_free_r+0x42>
 80099c0:	6811      	ldr	r1, [r2, #0]
 80099c2:	1850      	adds	r0, r2, r1
 80099c4:	42a0      	cmp	r0, r4
 80099c6:	d10b      	bne.n	80099e0 <_free_r+0x6c>
 80099c8:	6820      	ldr	r0, [r4, #0]
 80099ca:	4401      	add	r1, r0
 80099cc:	1850      	adds	r0, r2, r1
 80099ce:	4283      	cmp	r3, r0
 80099d0:	6011      	str	r1, [r2, #0]
 80099d2:	d1e0      	bne.n	8009996 <_free_r+0x22>
 80099d4:	6818      	ldr	r0, [r3, #0]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	6053      	str	r3, [r2, #4]
 80099da:	4408      	add	r0, r1
 80099dc:	6010      	str	r0, [r2, #0]
 80099de:	e7da      	b.n	8009996 <_free_r+0x22>
 80099e0:	d902      	bls.n	80099e8 <_free_r+0x74>
 80099e2:	230c      	movs	r3, #12
 80099e4:	602b      	str	r3, [r5, #0]
 80099e6:	e7d6      	b.n	8009996 <_free_r+0x22>
 80099e8:	6820      	ldr	r0, [r4, #0]
 80099ea:	1821      	adds	r1, r4, r0
 80099ec:	428b      	cmp	r3, r1
 80099ee:	bf04      	itt	eq
 80099f0:	6819      	ldreq	r1, [r3, #0]
 80099f2:	685b      	ldreq	r3, [r3, #4]
 80099f4:	6063      	str	r3, [r4, #4]
 80099f6:	bf04      	itt	eq
 80099f8:	1809      	addeq	r1, r1, r0
 80099fa:	6021      	streq	r1, [r4, #0]
 80099fc:	6054      	str	r4, [r2, #4]
 80099fe:	e7ca      	b.n	8009996 <_free_r+0x22>
 8009a00:	bd38      	pop	{r3, r4, r5, pc}
 8009a02:	bf00      	nop
 8009a04:	240004d4 	.word	0x240004d4

08009a08 <sbrk_aligned>:
 8009a08:	b570      	push	{r4, r5, r6, lr}
 8009a0a:	4e0f      	ldr	r6, [pc, #60]	@ (8009a48 <sbrk_aligned+0x40>)
 8009a0c:	460c      	mov	r4, r1
 8009a0e:	6831      	ldr	r1, [r6, #0]
 8009a10:	4605      	mov	r5, r0
 8009a12:	b911      	cbnz	r1, 8009a1a <sbrk_aligned+0x12>
 8009a14:	f000 fba4 	bl	800a160 <_sbrk_r>
 8009a18:	6030      	str	r0, [r6, #0]
 8009a1a:	4621      	mov	r1, r4
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	f000 fb9f 	bl	800a160 <_sbrk_r>
 8009a22:	1c43      	adds	r3, r0, #1
 8009a24:	d103      	bne.n	8009a2e <sbrk_aligned+0x26>
 8009a26:	f04f 34ff 	mov.w	r4, #4294967295
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	bd70      	pop	{r4, r5, r6, pc}
 8009a2e:	1cc4      	adds	r4, r0, #3
 8009a30:	f024 0403 	bic.w	r4, r4, #3
 8009a34:	42a0      	cmp	r0, r4
 8009a36:	d0f8      	beq.n	8009a2a <sbrk_aligned+0x22>
 8009a38:	1a21      	subs	r1, r4, r0
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	f000 fb90 	bl	800a160 <_sbrk_r>
 8009a40:	3001      	adds	r0, #1
 8009a42:	d1f2      	bne.n	8009a2a <sbrk_aligned+0x22>
 8009a44:	e7ef      	b.n	8009a26 <sbrk_aligned+0x1e>
 8009a46:	bf00      	nop
 8009a48:	240004d0 	.word	0x240004d0

08009a4c <_malloc_r>:
 8009a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a50:	1ccd      	adds	r5, r1, #3
 8009a52:	f025 0503 	bic.w	r5, r5, #3
 8009a56:	3508      	adds	r5, #8
 8009a58:	2d0c      	cmp	r5, #12
 8009a5a:	bf38      	it	cc
 8009a5c:	250c      	movcc	r5, #12
 8009a5e:	2d00      	cmp	r5, #0
 8009a60:	4606      	mov	r6, r0
 8009a62:	db01      	blt.n	8009a68 <_malloc_r+0x1c>
 8009a64:	42a9      	cmp	r1, r5
 8009a66:	d904      	bls.n	8009a72 <_malloc_r+0x26>
 8009a68:	230c      	movs	r3, #12
 8009a6a:	6033      	str	r3, [r6, #0]
 8009a6c:	2000      	movs	r0, #0
 8009a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b48 <_malloc_r+0xfc>
 8009a76:	f000 f869 	bl	8009b4c <__malloc_lock>
 8009a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a7e:	461c      	mov	r4, r3
 8009a80:	bb44      	cbnz	r4, 8009ad4 <_malloc_r+0x88>
 8009a82:	4629      	mov	r1, r5
 8009a84:	4630      	mov	r0, r6
 8009a86:	f7ff ffbf 	bl	8009a08 <sbrk_aligned>
 8009a8a:	1c43      	adds	r3, r0, #1
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	d158      	bne.n	8009b42 <_malloc_r+0xf6>
 8009a90:	f8d8 4000 	ldr.w	r4, [r8]
 8009a94:	4627      	mov	r7, r4
 8009a96:	2f00      	cmp	r7, #0
 8009a98:	d143      	bne.n	8009b22 <_malloc_r+0xd6>
 8009a9a:	2c00      	cmp	r4, #0
 8009a9c:	d04b      	beq.n	8009b36 <_malloc_r+0xea>
 8009a9e:	6823      	ldr	r3, [r4, #0]
 8009aa0:	4639      	mov	r1, r7
 8009aa2:	4630      	mov	r0, r6
 8009aa4:	eb04 0903 	add.w	r9, r4, r3
 8009aa8:	f000 fb5a 	bl	800a160 <_sbrk_r>
 8009aac:	4581      	cmp	r9, r0
 8009aae:	d142      	bne.n	8009b36 <_malloc_r+0xea>
 8009ab0:	6821      	ldr	r1, [r4, #0]
 8009ab2:	1a6d      	subs	r5, r5, r1
 8009ab4:	4629      	mov	r1, r5
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	f7ff ffa6 	bl	8009a08 <sbrk_aligned>
 8009abc:	3001      	adds	r0, #1
 8009abe:	d03a      	beq.n	8009b36 <_malloc_r+0xea>
 8009ac0:	6823      	ldr	r3, [r4, #0]
 8009ac2:	442b      	add	r3, r5
 8009ac4:	6023      	str	r3, [r4, #0]
 8009ac6:	f8d8 3000 	ldr.w	r3, [r8]
 8009aca:	685a      	ldr	r2, [r3, #4]
 8009acc:	bb62      	cbnz	r2, 8009b28 <_malloc_r+0xdc>
 8009ace:	f8c8 7000 	str.w	r7, [r8]
 8009ad2:	e00f      	b.n	8009af4 <_malloc_r+0xa8>
 8009ad4:	6822      	ldr	r2, [r4, #0]
 8009ad6:	1b52      	subs	r2, r2, r5
 8009ad8:	d420      	bmi.n	8009b1c <_malloc_r+0xd0>
 8009ada:	2a0b      	cmp	r2, #11
 8009adc:	d917      	bls.n	8009b0e <_malloc_r+0xc2>
 8009ade:	1961      	adds	r1, r4, r5
 8009ae0:	42a3      	cmp	r3, r4
 8009ae2:	6025      	str	r5, [r4, #0]
 8009ae4:	bf18      	it	ne
 8009ae6:	6059      	strne	r1, [r3, #4]
 8009ae8:	6863      	ldr	r3, [r4, #4]
 8009aea:	bf08      	it	eq
 8009aec:	f8c8 1000 	streq.w	r1, [r8]
 8009af0:	5162      	str	r2, [r4, r5]
 8009af2:	604b      	str	r3, [r1, #4]
 8009af4:	4630      	mov	r0, r6
 8009af6:	f000 f82f 	bl	8009b58 <__malloc_unlock>
 8009afa:	f104 000b 	add.w	r0, r4, #11
 8009afe:	1d23      	adds	r3, r4, #4
 8009b00:	f020 0007 	bic.w	r0, r0, #7
 8009b04:	1ac2      	subs	r2, r0, r3
 8009b06:	bf1c      	itt	ne
 8009b08:	1a1b      	subne	r3, r3, r0
 8009b0a:	50a3      	strne	r3, [r4, r2]
 8009b0c:	e7af      	b.n	8009a6e <_malloc_r+0x22>
 8009b0e:	6862      	ldr	r2, [r4, #4]
 8009b10:	42a3      	cmp	r3, r4
 8009b12:	bf0c      	ite	eq
 8009b14:	f8c8 2000 	streq.w	r2, [r8]
 8009b18:	605a      	strne	r2, [r3, #4]
 8009b1a:	e7eb      	b.n	8009af4 <_malloc_r+0xa8>
 8009b1c:	4623      	mov	r3, r4
 8009b1e:	6864      	ldr	r4, [r4, #4]
 8009b20:	e7ae      	b.n	8009a80 <_malloc_r+0x34>
 8009b22:	463c      	mov	r4, r7
 8009b24:	687f      	ldr	r7, [r7, #4]
 8009b26:	e7b6      	b.n	8009a96 <_malloc_r+0x4a>
 8009b28:	461a      	mov	r2, r3
 8009b2a:	685b      	ldr	r3, [r3, #4]
 8009b2c:	42a3      	cmp	r3, r4
 8009b2e:	d1fb      	bne.n	8009b28 <_malloc_r+0xdc>
 8009b30:	2300      	movs	r3, #0
 8009b32:	6053      	str	r3, [r2, #4]
 8009b34:	e7de      	b.n	8009af4 <_malloc_r+0xa8>
 8009b36:	230c      	movs	r3, #12
 8009b38:	6033      	str	r3, [r6, #0]
 8009b3a:	4630      	mov	r0, r6
 8009b3c:	f000 f80c 	bl	8009b58 <__malloc_unlock>
 8009b40:	e794      	b.n	8009a6c <_malloc_r+0x20>
 8009b42:	6005      	str	r5, [r0, #0]
 8009b44:	e7d6      	b.n	8009af4 <_malloc_r+0xa8>
 8009b46:	bf00      	nop
 8009b48:	240004d4 	.word	0x240004d4

08009b4c <__malloc_lock>:
 8009b4c:	4801      	ldr	r0, [pc, #4]	@ (8009b54 <__malloc_lock+0x8>)
 8009b4e:	f7ff bf01 	b.w	8009954 <__retarget_lock_acquire_recursive>
 8009b52:	bf00      	nop
 8009b54:	240004cc 	.word	0x240004cc

08009b58 <__malloc_unlock>:
 8009b58:	4801      	ldr	r0, [pc, #4]	@ (8009b60 <__malloc_unlock+0x8>)
 8009b5a:	f7ff befc 	b.w	8009956 <__retarget_lock_release_recursive>
 8009b5e:	bf00      	nop
 8009b60:	240004cc 	.word	0x240004cc

08009b64 <__ssputs_r>:
 8009b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b68:	688e      	ldr	r6, [r1, #8]
 8009b6a:	461f      	mov	r7, r3
 8009b6c:	42be      	cmp	r6, r7
 8009b6e:	680b      	ldr	r3, [r1, #0]
 8009b70:	4682      	mov	sl, r0
 8009b72:	460c      	mov	r4, r1
 8009b74:	4690      	mov	r8, r2
 8009b76:	d82d      	bhi.n	8009bd4 <__ssputs_r+0x70>
 8009b78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b80:	d026      	beq.n	8009bd0 <__ssputs_r+0x6c>
 8009b82:	6965      	ldr	r5, [r4, #20]
 8009b84:	6909      	ldr	r1, [r1, #16]
 8009b86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b8a:	eba3 0901 	sub.w	r9, r3, r1
 8009b8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b92:	1c7b      	adds	r3, r7, #1
 8009b94:	444b      	add	r3, r9
 8009b96:	106d      	asrs	r5, r5, #1
 8009b98:	429d      	cmp	r5, r3
 8009b9a:	bf38      	it	cc
 8009b9c:	461d      	movcc	r5, r3
 8009b9e:	0553      	lsls	r3, r2, #21
 8009ba0:	d527      	bpl.n	8009bf2 <__ssputs_r+0x8e>
 8009ba2:	4629      	mov	r1, r5
 8009ba4:	f7ff ff52 	bl	8009a4c <_malloc_r>
 8009ba8:	4606      	mov	r6, r0
 8009baa:	b360      	cbz	r0, 8009c06 <__ssputs_r+0xa2>
 8009bac:	6921      	ldr	r1, [r4, #16]
 8009bae:	464a      	mov	r2, r9
 8009bb0:	f7ff fed2 	bl	8009958 <memcpy>
 8009bb4:	89a3      	ldrh	r3, [r4, #12]
 8009bb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009bba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bbe:	81a3      	strh	r3, [r4, #12]
 8009bc0:	6126      	str	r6, [r4, #16]
 8009bc2:	6165      	str	r5, [r4, #20]
 8009bc4:	444e      	add	r6, r9
 8009bc6:	eba5 0509 	sub.w	r5, r5, r9
 8009bca:	6026      	str	r6, [r4, #0]
 8009bcc:	60a5      	str	r5, [r4, #8]
 8009bce:	463e      	mov	r6, r7
 8009bd0:	42be      	cmp	r6, r7
 8009bd2:	d900      	bls.n	8009bd6 <__ssputs_r+0x72>
 8009bd4:	463e      	mov	r6, r7
 8009bd6:	6820      	ldr	r0, [r4, #0]
 8009bd8:	4632      	mov	r2, r6
 8009bda:	4641      	mov	r1, r8
 8009bdc:	f000 faa6 	bl	800a12c <memmove>
 8009be0:	68a3      	ldr	r3, [r4, #8]
 8009be2:	1b9b      	subs	r3, r3, r6
 8009be4:	60a3      	str	r3, [r4, #8]
 8009be6:	6823      	ldr	r3, [r4, #0]
 8009be8:	4433      	add	r3, r6
 8009bea:	6023      	str	r3, [r4, #0]
 8009bec:	2000      	movs	r0, #0
 8009bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bf2:	462a      	mov	r2, r5
 8009bf4:	f000 fac4 	bl	800a180 <_realloc_r>
 8009bf8:	4606      	mov	r6, r0
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	d1e0      	bne.n	8009bc0 <__ssputs_r+0x5c>
 8009bfe:	6921      	ldr	r1, [r4, #16]
 8009c00:	4650      	mov	r0, sl
 8009c02:	f7ff feb7 	bl	8009974 <_free_r>
 8009c06:	230c      	movs	r3, #12
 8009c08:	f8ca 3000 	str.w	r3, [sl]
 8009c0c:	89a3      	ldrh	r3, [r4, #12]
 8009c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c12:	81a3      	strh	r3, [r4, #12]
 8009c14:	f04f 30ff 	mov.w	r0, #4294967295
 8009c18:	e7e9      	b.n	8009bee <__ssputs_r+0x8a>
	...

08009c1c <_svfiprintf_r>:
 8009c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c20:	4698      	mov	r8, r3
 8009c22:	898b      	ldrh	r3, [r1, #12]
 8009c24:	061b      	lsls	r3, r3, #24
 8009c26:	b09d      	sub	sp, #116	@ 0x74
 8009c28:	4607      	mov	r7, r0
 8009c2a:	460d      	mov	r5, r1
 8009c2c:	4614      	mov	r4, r2
 8009c2e:	d510      	bpl.n	8009c52 <_svfiprintf_r+0x36>
 8009c30:	690b      	ldr	r3, [r1, #16]
 8009c32:	b973      	cbnz	r3, 8009c52 <_svfiprintf_r+0x36>
 8009c34:	2140      	movs	r1, #64	@ 0x40
 8009c36:	f7ff ff09 	bl	8009a4c <_malloc_r>
 8009c3a:	6028      	str	r0, [r5, #0]
 8009c3c:	6128      	str	r0, [r5, #16]
 8009c3e:	b930      	cbnz	r0, 8009c4e <_svfiprintf_r+0x32>
 8009c40:	230c      	movs	r3, #12
 8009c42:	603b      	str	r3, [r7, #0]
 8009c44:	f04f 30ff 	mov.w	r0, #4294967295
 8009c48:	b01d      	add	sp, #116	@ 0x74
 8009c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c4e:	2340      	movs	r3, #64	@ 0x40
 8009c50:	616b      	str	r3, [r5, #20]
 8009c52:	2300      	movs	r3, #0
 8009c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c56:	2320      	movs	r3, #32
 8009c58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c60:	2330      	movs	r3, #48	@ 0x30
 8009c62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e00 <_svfiprintf_r+0x1e4>
 8009c66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c6a:	f04f 0901 	mov.w	r9, #1
 8009c6e:	4623      	mov	r3, r4
 8009c70:	469a      	mov	sl, r3
 8009c72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c76:	b10a      	cbz	r2, 8009c7c <_svfiprintf_r+0x60>
 8009c78:	2a25      	cmp	r2, #37	@ 0x25
 8009c7a:	d1f9      	bne.n	8009c70 <_svfiprintf_r+0x54>
 8009c7c:	ebba 0b04 	subs.w	fp, sl, r4
 8009c80:	d00b      	beq.n	8009c9a <_svfiprintf_r+0x7e>
 8009c82:	465b      	mov	r3, fp
 8009c84:	4622      	mov	r2, r4
 8009c86:	4629      	mov	r1, r5
 8009c88:	4638      	mov	r0, r7
 8009c8a:	f7ff ff6b 	bl	8009b64 <__ssputs_r>
 8009c8e:	3001      	adds	r0, #1
 8009c90:	f000 80a7 	beq.w	8009de2 <_svfiprintf_r+0x1c6>
 8009c94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c96:	445a      	add	r2, fp
 8009c98:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c9a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	f000 809f 	beq.w	8009de2 <_svfiprintf_r+0x1c6>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8009caa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cae:	f10a 0a01 	add.w	sl, sl, #1
 8009cb2:	9304      	str	r3, [sp, #16]
 8009cb4:	9307      	str	r3, [sp, #28]
 8009cb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009cba:	931a      	str	r3, [sp, #104]	@ 0x68
 8009cbc:	4654      	mov	r4, sl
 8009cbe:	2205      	movs	r2, #5
 8009cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cc4:	484e      	ldr	r0, [pc, #312]	@ (8009e00 <_svfiprintf_r+0x1e4>)
 8009cc6:	f7f6 fb23 	bl	8000310 <memchr>
 8009cca:	9a04      	ldr	r2, [sp, #16]
 8009ccc:	b9d8      	cbnz	r0, 8009d06 <_svfiprintf_r+0xea>
 8009cce:	06d0      	lsls	r0, r2, #27
 8009cd0:	bf44      	itt	mi
 8009cd2:	2320      	movmi	r3, #32
 8009cd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cd8:	0711      	lsls	r1, r2, #28
 8009cda:	bf44      	itt	mi
 8009cdc:	232b      	movmi	r3, #43	@ 0x2b
 8009cde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ce2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ce6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ce8:	d015      	beq.n	8009d16 <_svfiprintf_r+0xfa>
 8009cea:	9a07      	ldr	r2, [sp, #28]
 8009cec:	4654      	mov	r4, sl
 8009cee:	2000      	movs	r0, #0
 8009cf0:	f04f 0c0a 	mov.w	ip, #10
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cfa:	3b30      	subs	r3, #48	@ 0x30
 8009cfc:	2b09      	cmp	r3, #9
 8009cfe:	d94b      	bls.n	8009d98 <_svfiprintf_r+0x17c>
 8009d00:	b1b0      	cbz	r0, 8009d30 <_svfiprintf_r+0x114>
 8009d02:	9207      	str	r2, [sp, #28]
 8009d04:	e014      	b.n	8009d30 <_svfiprintf_r+0x114>
 8009d06:	eba0 0308 	sub.w	r3, r0, r8
 8009d0a:	fa09 f303 	lsl.w	r3, r9, r3
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	9304      	str	r3, [sp, #16]
 8009d12:	46a2      	mov	sl, r4
 8009d14:	e7d2      	b.n	8009cbc <_svfiprintf_r+0xa0>
 8009d16:	9b03      	ldr	r3, [sp, #12]
 8009d18:	1d19      	adds	r1, r3, #4
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	9103      	str	r1, [sp, #12]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	bfbb      	ittet	lt
 8009d22:	425b      	neglt	r3, r3
 8009d24:	f042 0202 	orrlt.w	r2, r2, #2
 8009d28:	9307      	strge	r3, [sp, #28]
 8009d2a:	9307      	strlt	r3, [sp, #28]
 8009d2c:	bfb8      	it	lt
 8009d2e:	9204      	strlt	r2, [sp, #16]
 8009d30:	7823      	ldrb	r3, [r4, #0]
 8009d32:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d34:	d10a      	bne.n	8009d4c <_svfiprintf_r+0x130>
 8009d36:	7863      	ldrb	r3, [r4, #1]
 8009d38:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d3a:	d132      	bne.n	8009da2 <_svfiprintf_r+0x186>
 8009d3c:	9b03      	ldr	r3, [sp, #12]
 8009d3e:	1d1a      	adds	r2, r3, #4
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	9203      	str	r2, [sp, #12]
 8009d44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d48:	3402      	adds	r4, #2
 8009d4a:	9305      	str	r3, [sp, #20]
 8009d4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e10 <_svfiprintf_r+0x1f4>
 8009d50:	7821      	ldrb	r1, [r4, #0]
 8009d52:	2203      	movs	r2, #3
 8009d54:	4650      	mov	r0, sl
 8009d56:	f7f6 fadb 	bl	8000310 <memchr>
 8009d5a:	b138      	cbz	r0, 8009d6c <_svfiprintf_r+0x150>
 8009d5c:	9b04      	ldr	r3, [sp, #16]
 8009d5e:	eba0 000a 	sub.w	r0, r0, sl
 8009d62:	2240      	movs	r2, #64	@ 0x40
 8009d64:	4082      	lsls	r2, r0
 8009d66:	4313      	orrs	r3, r2
 8009d68:	3401      	adds	r4, #1
 8009d6a:	9304      	str	r3, [sp, #16]
 8009d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d70:	4824      	ldr	r0, [pc, #144]	@ (8009e04 <_svfiprintf_r+0x1e8>)
 8009d72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d76:	2206      	movs	r2, #6
 8009d78:	f7f6 faca 	bl	8000310 <memchr>
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	d036      	beq.n	8009dee <_svfiprintf_r+0x1d2>
 8009d80:	4b21      	ldr	r3, [pc, #132]	@ (8009e08 <_svfiprintf_r+0x1ec>)
 8009d82:	bb1b      	cbnz	r3, 8009dcc <_svfiprintf_r+0x1b0>
 8009d84:	9b03      	ldr	r3, [sp, #12]
 8009d86:	3307      	adds	r3, #7
 8009d88:	f023 0307 	bic.w	r3, r3, #7
 8009d8c:	3308      	adds	r3, #8
 8009d8e:	9303      	str	r3, [sp, #12]
 8009d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d92:	4433      	add	r3, r6
 8009d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d96:	e76a      	b.n	8009c6e <_svfiprintf_r+0x52>
 8009d98:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d9c:	460c      	mov	r4, r1
 8009d9e:	2001      	movs	r0, #1
 8009da0:	e7a8      	b.n	8009cf4 <_svfiprintf_r+0xd8>
 8009da2:	2300      	movs	r3, #0
 8009da4:	3401      	adds	r4, #1
 8009da6:	9305      	str	r3, [sp, #20]
 8009da8:	4619      	mov	r1, r3
 8009daa:	f04f 0c0a 	mov.w	ip, #10
 8009dae:	4620      	mov	r0, r4
 8009db0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009db4:	3a30      	subs	r2, #48	@ 0x30
 8009db6:	2a09      	cmp	r2, #9
 8009db8:	d903      	bls.n	8009dc2 <_svfiprintf_r+0x1a6>
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d0c6      	beq.n	8009d4c <_svfiprintf_r+0x130>
 8009dbe:	9105      	str	r1, [sp, #20]
 8009dc0:	e7c4      	b.n	8009d4c <_svfiprintf_r+0x130>
 8009dc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e7f0      	b.n	8009dae <_svfiprintf_r+0x192>
 8009dcc:	ab03      	add	r3, sp, #12
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	462a      	mov	r2, r5
 8009dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8009e0c <_svfiprintf_r+0x1f0>)
 8009dd4:	a904      	add	r1, sp, #16
 8009dd6:	4638      	mov	r0, r7
 8009dd8:	f3af 8000 	nop.w
 8009ddc:	1c42      	adds	r2, r0, #1
 8009dde:	4606      	mov	r6, r0
 8009de0:	d1d6      	bne.n	8009d90 <_svfiprintf_r+0x174>
 8009de2:	89ab      	ldrh	r3, [r5, #12]
 8009de4:	065b      	lsls	r3, r3, #25
 8009de6:	f53f af2d 	bmi.w	8009c44 <_svfiprintf_r+0x28>
 8009dea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dec:	e72c      	b.n	8009c48 <_svfiprintf_r+0x2c>
 8009dee:	ab03      	add	r3, sp, #12
 8009df0:	9300      	str	r3, [sp, #0]
 8009df2:	462a      	mov	r2, r5
 8009df4:	4b05      	ldr	r3, [pc, #20]	@ (8009e0c <_svfiprintf_r+0x1f0>)
 8009df6:	a904      	add	r1, sp, #16
 8009df8:	4638      	mov	r0, r7
 8009dfa:	f000 f879 	bl	8009ef0 <_printf_i>
 8009dfe:	e7ed      	b.n	8009ddc <_svfiprintf_r+0x1c0>
 8009e00:	0800a284 	.word	0x0800a284
 8009e04:	0800a28e 	.word	0x0800a28e
 8009e08:	00000000 	.word	0x00000000
 8009e0c:	08009b65 	.word	0x08009b65
 8009e10:	0800a28a 	.word	0x0800a28a

08009e14 <_printf_common>:
 8009e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e18:	4616      	mov	r6, r2
 8009e1a:	4698      	mov	r8, r3
 8009e1c:	688a      	ldr	r2, [r1, #8]
 8009e1e:	690b      	ldr	r3, [r1, #16]
 8009e20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e24:	4293      	cmp	r3, r2
 8009e26:	bfb8      	it	lt
 8009e28:	4613      	movlt	r3, r2
 8009e2a:	6033      	str	r3, [r6, #0]
 8009e2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e30:	4607      	mov	r7, r0
 8009e32:	460c      	mov	r4, r1
 8009e34:	b10a      	cbz	r2, 8009e3a <_printf_common+0x26>
 8009e36:	3301      	adds	r3, #1
 8009e38:	6033      	str	r3, [r6, #0]
 8009e3a:	6823      	ldr	r3, [r4, #0]
 8009e3c:	0699      	lsls	r1, r3, #26
 8009e3e:	bf42      	ittt	mi
 8009e40:	6833      	ldrmi	r3, [r6, #0]
 8009e42:	3302      	addmi	r3, #2
 8009e44:	6033      	strmi	r3, [r6, #0]
 8009e46:	6825      	ldr	r5, [r4, #0]
 8009e48:	f015 0506 	ands.w	r5, r5, #6
 8009e4c:	d106      	bne.n	8009e5c <_printf_common+0x48>
 8009e4e:	f104 0a19 	add.w	sl, r4, #25
 8009e52:	68e3      	ldr	r3, [r4, #12]
 8009e54:	6832      	ldr	r2, [r6, #0]
 8009e56:	1a9b      	subs	r3, r3, r2
 8009e58:	42ab      	cmp	r3, r5
 8009e5a:	dc26      	bgt.n	8009eaa <_printf_common+0x96>
 8009e5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e60:	6822      	ldr	r2, [r4, #0]
 8009e62:	3b00      	subs	r3, #0
 8009e64:	bf18      	it	ne
 8009e66:	2301      	movne	r3, #1
 8009e68:	0692      	lsls	r2, r2, #26
 8009e6a:	d42b      	bmi.n	8009ec4 <_printf_common+0xb0>
 8009e6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e70:	4641      	mov	r1, r8
 8009e72:	4638      	mov	r0, r7
 8009e74:	47c8      	blx	r9
 8009e76:	3001      	adds	r0, #1
 8009e78:	d01e      	beq.n	8009eb8 <_printf_common+0xa4>
 8009e7a:	6823      	ldr	r3, [r4, #0]
 8009e7c:	6922      	ldr	r2, [r4, #16]
 8009e7e:	f003 0306 	and.w	r3, r3, #6
 8009e82:	2b04      	cmp	r3, #4
 8009e84:	bf02      	ittt	eq
 8009e86:	68e5      	ldreq	r5, [r4, #12]
 8009e88:	6833      	ldreq	r3, [r6, #0]
 8009e8a:	1aed      	subeq	r5, r5, r3
 8009e8c:	68a3      	ldr	r3, [r4, #8]
 8009e8e:	bf0c      	ite	eq
 8009e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e94:	2500      	movne	r5, #0
 8009e96:	4293      	cmp	r3, r2
 8009e98:	bfc4      	itt	gt
 8009e9a:	1a9b      	subgt	r3, r3, r2
 8009e9c:	18ed      	addgt	r5, r5, r3
 8009e9e:	2600      	movs	r6, #0
 8009ea0:	341a      	adds	r4, #26
 8009ea2:	42b5      	cmp	r5, r6
 8009ea4:	d11a      	bne.n	8009edc <_printf_common+0xc8>
 8009ea6:	2000      	movs	r0, #0
 8009ea8:	e008      	b.n	8009ebc <_printf_common+0xa8>
 8009eaa:	2301      	movs	r3, #1
 8009eac:	4652      	mov	r2, sl
 8009eae:	4641      	mov	r1, r8
 8009eb0:	4638      	mov	r0, r7
 8009eb2:	47c8      	blx	r9
 8009eb4:	3001      	adds	r0, #1
 8009eb6:	d103      	bne.n	8009ec0 <_printf_common+0xac>
 8009eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ec0:	3501      	adds	r5, #1
 8009ec2:	e7c6      	b.n	8009e52 <_printf_common+0x3e>
 8009ec4:	18e1      	adds	r1, r4, r3
 8009ec6:	1c5a      	adds	r2, r3, #1
 8009ec8:	2030      	movs	r0, #48	@ 0x30
 8009eca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ece:	4422      	add	r2, r4
 8009ed0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ed4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ed8:	3302      	adds	r3, #2
 8009eda:	e7c7      	b.n	8009e6c <_printf_common+0x58>
 8009edc:	2301      	movs	r3, #1
 8009ede:	4622      	mov	r2, r4
 8009ee0:	4641      	mov	r1, r8
 8009ee2:	4638      	mov	r0, r7
 8009ee4:	47c8      	blx	r9
 8009ee6:	3001      	adds	r0, #1
 8009ee8:	d0e6      	beq.n	8009eb8 <_printf_common+0xa4>
 8009eea:	3601      	adds	r6, #1
 8009eec:	e7d9      	b.n	8009ea2 <_printf_common+0x8e>
	...

08009ef0 <_printf_i>:
 8009ef0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ef4:	7e0f      	ldrb	r7, [r1, #24]
 8009ef6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ef8:	2f78      	cmp	r7, #120	@ 0x78
 8009efa:	4691      	mov	r9, r2
 8009efc:	4680      	mov	r8, r0
 8009efe:	460c      	mov	r4, r1
 8009f00:	469a      	mov	sl, r3
 8009f02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f06:	d807      	bhi.n	8009f18 <_printf_i+0x28>
 8009f08:	2f62      	cmp	r7, #98	@ 0x62
 8009f0a:	d80a      	bhi.n	8009f22 <_printf_i+0x32>
 8009f0c:	2f00      	cmp	r7, #0
 8009f0e:	f000 80d1 	beq.w	800a0b4 <_printf_i+0x1c4>
 8009f12:	2f58      	cmp	r7, #88	@ 0x58
 8009f14:	f000 80b8 	beq.w	800a088 <_printf_i+0x198>
 8009f18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f20:	e03a      	b.n	8009f98 <_printf_i+0xa8>
 8009f22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f26:	2b15      	cmp	r3, #21
 8009f28:	d8f6      	bhi.n	8009f18 <_printf_i+0x28>
 8009f2a:	a101      	add	r1, pc, #4	@ (adr r1, 8009f30 <_printf_i+0x40>)
 8009f2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f30:	08009f89 	.word	0x08009f89
 8009f34:	08009f9d 	.word	0x08009f9d
 8009f38:	08009f19 	.word	0x08009f19
 8009f3c:	08009f19 	.word	0x08009f19
 8009f40:	08009f19 	.word	0x08009f19
 8009f44:	08009f19 	.word	0x08009f19
 8009f48:	08009f9d 	.word	0x08009f9d
 8009f4c:	08009f19 	.word	0x08009f19
 8009f50:	08009f19 	.word	0x08009f19
 8009f54:	08009f19 	.word	0x08009f19
 8009f58:	08009f19 	.word	0x08009f19
 8009f5c:	0800a09b 	.word	0x0800a09b
 8009f60:	08009fc7 	.word	0x08009fc7
 8009f64:	0800a055 	.word	0x0800a055
 8009f68:	08009f19 	.word	0x08009f19
 8009f6c:	08009f19 	.word	0x08009f19
 8009f70:	0800a0bd 	.word	0x0800a0bd
 8009f74:	08009f19 	.word	0x08009f19
 8009f78:	08009fc7 	.word	0x08009fc7
 8009f7c:	08009f19 	.word	0x08009f19
 8009f80:	08009f19 	.word	0x08009f19
 8009f84:	0800a05d 	.word	0x0800a05d
 8009f88:	6833      	ldr	r3, [r6, #0]
 8009f8a:	1d1a      	adds	r2, r3, #4
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	6032      	str	r2, [r6, #0]
 8009f90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f98:	2301      	movs	r3, #1
 8009f9a:	e09c      	b.n	800a0d6 <_printf_i+0x1e6>
 8009f9c:	6833      	ldr	r3, [r6, #0]
 8009f9e:	6820      	ldr	r0, [r4, #0]
 8009fa0:	1d19      	adds	r1, r3, #4
 8009fa2:	6031      	str	r1, [r6, #0]
 8009fa4:	0606      	lsls	r6, r0, #24
 8009fa6:	d501      	bpl.n	8009fac <_printf_i+0xbc>
 8009fa8:	681d      	ldr	r5, [r3, #0]
 8009faa:	e003      	b.n	8009fb4 <_printf_i+0xc4>
 8009fac:	0645      	lsls	r5, r0, #25
 8009fae:	d5fb      	bpl.n	8009fa8 <_printf_i+0xb8>
 8009fb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fb4:	2d00      	cmp	r5, #0
 8009fb6:	da03      	bge.n	8009fc0 <_printf_i+0xd0>
 8009fb8:	232d      	movs	r3, #45	@ 0x2d
 8009fba:	426d      	negs	r5, r5
 8009fbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fc0:	4858      	ldr	r0, [pc, #352]	@ (800a124 <_printf_i+0x234>)
 8009fc2:	230a      	movs	r3, #10
 8009fc4:	e011      	b.n	8009fea <_printf_i+0xfa>
 8009fc6:	6821      	ldr	r1, [r4, #0]
 8009fc8:	6833      	ldr	r3, [r6, #0]
 8009fca:	0608      	lsls	r0, r1, #24
 8009fcc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fd0:	d402      	bmi.n	8009fd8 <_printf_i+0xe8>
 8009fd2:	0649      	lsls	r1, r1, #25
 8009fd4:	bf48      	it	mi
 8009fd6:	b2ad      	uxthmi	r5, r5
 8009fd8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009fda:	4852      	ldr	r0, [pc, #328]	@ (800a124 <_printf_i+0x234>)
 8009fdc:	6033      	str	r3, [r6, #0]
 8009fde:	bf14      	ite	ne
 8009fe0:	230a      	movne	r3, #10
 8009fe2:	2308      	moveq	r3, #8
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009fea:	6866      	ldr	r6, [r4, #4]
 8009fec:	60a6      	str	r6, [r4, #8]
 8009fee:	2e00      	cmp	r6, #0
 8009ff0:	db05      	blt.n	8009ffe <_printf_i+0x10e>
 8009ff2:	6821      	ldr	r1, [r4, #0]
 8009ff4:	432e      	orrs	r6, r5
 8009ff6:	f021 0104 	bic.w	r1, r1, #4
 8009ffa:	6021      	str	r1, [r4, #0]
 8009ffc:	d04b      	beq.n	800a096 <_printf_i+0x1a6>
 8009ffe:	4616      	mov	r6, r2
 800a000:	fbb5 f1f3 	udiv	r1, r5, r3
 800a004:	fb03 5711 	mls	r7, r3, r1, r5
 800a008:	5dc7      	ldrb	r7, [r0, r7]
 800a00a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a00e:	462f      	mov	r7, r5
 800a010:	42bb      	cmp	r3, r7
 800a012:	460d      	mov	r5, r1
 800a014:	d9f4      	bls.n	800a000 <_printf_i+0x110>
 800a016:	2b08      	cmp	r3, #8
 800a018:	d10b      	bne.n	800a032 <_printf_i+0x142>
 800a01a:	6823      	ldr	r3, [r4, #0]
 800a01c:	07df      	lsls	r7, r3, #31
 800a01e:	d508      	bpl.n	800a032 <_printf_i+0x142>
 800a020:	6923      	ldr	r3, [r4, #16]
 800a022:	6861      	ldr	r1, [r4, #4]
 800a024:	4299      	cmp	r1, r3
 800a026:	bfde      	ittt	le
 800a028:	2330      	movle	r3, #48	@ 0x30
 800a02a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a02e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a032:	1b92      	subs	r2, r2, r6
 800a034:	6122      	str	r2, [r4, #16]
 800a036:	f8cd a000 	str.w	sl, [sp]
 800a03a:	464b      	mov	r3, r9
 800a03c:	aa03      	add	r2, sp, #12
 800a03e:	4621      	mov	r1, r4
 800a040:	4640      	mov	r0, r8
 800a042:	f7ff fee7 	bl	8009e14 <_printf_common>
 800a046:	3001      	adds	r0, #1
 800a048:	d14a      	bne.n	800a0e0 <_printf_i+0x1f0>
 800a04a:	f04f 30ff 	mov.w	r0, #4294967295
 800a04e:	b004      	add	sp, #16
 800a050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a054:	6823      	ldr	r3, [r4, #0]
 800a056:	f043 0320 	orr.w	r3, r3, #32
 800a05a:	6023      	str	r3, [r4, #0]
 800a05c:	4832      	ldr	r0, [pc, #200]	@ (800a128 <_printf_i+0x238>)
 800a05e:	2778      	movs	r7, #120	@ 0x78
 800a060:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a064:	6823      	ldr	r3, [r4, #0]
 800a066:	6831      	ldr	r1, [r6, #0]
 800a068:	061f      	lsls	r7, r3, #24
 800a06a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a06e:	d402      	bmi.n	800a076 <_printf_i+0x186>
 800a070:	065f      	lsls	r7, r3, #25
 800a072:	bf48      	it	mi
 800a074:	b2ad      	uxthmi	r5, r5
 800a076:	6031      	str	r1, [r6, #0]
 800a078:	07d9      	lsls	r1, r3, #31
 800a07a:	bf44      	itt	mi
 800a07c:	f043 0320 	orrmi.w	r3, r3, #32
 800a080:	6023      	strmi	r3, [r4, #0]
 800a082:	b11d      	cbz	r5, 800a08c <_printf_i+0x19c>
 800a084:	2310      	movs	r3, #16
 800a086:	e7ad      	b.n	8009fe4 <_printf_i+0xf4>
 800a088:	4826      	ldr	r0, [pc, #152]	@ (800a124 <_printf_i+0x234>)
 800a08a:	e7e9      	b.n	800a060 <_printf_i+0x170>
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	f023 0320 	bic.w	r3, r3, #32
 800a092:	6023      	str	r3, [r4, #0]
 800a094:	e7f6      	b.n	800a084 <_printf_i+0x194>
 800a096:	4616      	mov	r6, r2
 800a098:	e7bd      	b.n	800a016 <_printf_i+0x126>
 800a09a:	6833      	ldr	r3, [r6, #0]
 800a09c:	6825      	ldr	r5, [r4, #0]
 800a09e:	6961      	ldr	r1, [r4, #20]
 800a0a0:	1d18      	adds	r0, r3, #4
 800a0a2:	6030      	str	r0, [r6, #0]
 800a0a4:	062e      	lsls	r6, r5, #24
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	d501      	bpl.n	800a0ae <_printf_i+0x1be>
 800a0aa:	6019      	str	r1, [r3, #0]
 800a0ac:	e002      	b.n	800a0b4 <_printf_i+0x1c4>
 800a0ae:	0668      	lsls	r0, r5, #25
 800a0b0:	d5fb      	bpl.n	800a0aa <_printf_i+0x1ba>
 800a0b2:	8019      	strh	r1, [r3, #0]
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	6123      	str	r3, [r4, #16]
 800a0b8:	4616      	mov	r6, r2
 800a0ba:	e7bc      	b.n	800a036 <_printf_i+0x146>
 800a0bc:	6833      	ldr	r3, [r6, #0]
 800a0be:	1d1a      	adds	r2, r3, #4
 800a0c0:	6032      	str	r2, [r6, #0]
 800a0c2:	681e      	ldr	r6, [r3, #0]
 800a0c4:	6862      	ldr	r2, [r4, #4]
 800a0c6:	2100      	movs	r1, #0
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	f7f6 f921 	bl	8000310 <memchr>
 800a0ce:	b108      	cbz	r0, 800a0d4 <_printf_i+0x1e4>
 800a0d0:	1b80      	subs	r0, r0, r6
 800a0d2:	6060      	str	r0, [r4, #4]
 800a0d4:	6863      	ldr	r3, [r4, #4]
 800a0d6:	6123      	str	r3, [r4, #16]
 800a0d8:	2300      	movs	r3, #0
 800a0da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0de:	e7aa      	b.n	800a036 <_printf_i+0x146>
 800a0e0:	6923      	ldr	r3, [r4, #16]
 800a0e2:	4632      	mov	r2, r6
 800a0e4:	4649      	mov	r1, r9
 800a0e6:	4640      	mov	r0, r8
 800a0e8:	47d0      	blx	sl
 800a0ea:	3001      	adds	r0, #1
 800a0ec:	d0ad      	beq.n	800a04a <_printf_i+0x15a>
 800a0ee:	6823      	ldr	r3, [r4, #0]
 800a0f0:	079b      	lsls	r3, r3, #30
 800a0f2:	d413      	bmi.n	800a11c <_printf_i+0x22c>
 800a0f4:	68e0      	ldr	r0, [r4, #12]
 800a0f6:	9b03      	ldr	r3, [sp, #12]
 800a0f8:	4298      	cmp	r0, r3
 800a0fa:	bfb8      	it	lt
 800a0fc:	4618      	movlt	r0, r3
 800a0fe:	e7a6      	b.n	800a04e <_printf_i+0x15e>
 800a100:	2301      	movs	r3, #1
 800a102:	4632      	mov	r2, r6
 800a104:	4649      	mov	r1, r9
 800a106:	4640      	mov	r0, r8
 800a108:	47d0      	blx	sl
 800a10a:	3001      	adds	r0, #1
 800a10c:	d09d      	beq.n	800a04a <_printf_i+0x15a>
 800a10e:	3501      	adds	r5, #1
 800a110:	68e3      	ldr	r3, [r4, #12]
 800a112:	9903      	ldr	r1, [sp, #12]
 800a114:	1a5b      	subs	r3, r3, r1
 800a116:	42ab      	cmp	r3, r5
 800a118:	dcf2      	bgt.n	800a100 <_printf_i+0x210>
 800a11a:	e7eb      	b.n	800a0f4 <_printf_i+0x204>
 800a11c:	2500      	movs	r5, #0
 800a11e:	f104 0619 	add.w	r6, r4, #25
 800a122:	e7f5      	b.n	800a110 <_printf_i+0x220>
 800a124:	0800a295 	.word	0x0800a295
 800a128:	0800a2a6 	.word	0x0800a2a6

0800a12c <memmove>:
 800a12c:	4288      	cmp	r0, r1
 800a12e:	b510      	push	{r4, lr}
 800a130:	eb01 0402 	add.w	r4, r1, r2
 800a134:	d902      	bls.n	800a13c <memmove+0x10>
 800a136:	4284      	cmp	r4, r0
 800a138:	4623      	mov	r3, r4
 800a13a:	d807      	bhi.n	800a14c <memmove+0x20>
 800a13c:	1e43      	subs	r3, r0, #1
 800a13e:	42a1      	cmp	r1, r4
 800a140:	d008      	beq.n	800a154 <memmove+0x28>
 800a142:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a146:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a14a:	e7f8      	b.n	800a13e <memmove+0x12>
 800a14c:	4402      	add	r2, r0
 800a14e:	4601      	mov	r1, r0
 800a150:	428a      	cmp	r2, r1
 800a152:	d100      	bne.n	800a156 <memmove+0x2a>
 800a154:	bd10      	pop	{r4, pc}
 800a156:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a15a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a15e:	e7f7      	b.n	800a150 <memmove+0x24>

0800a160 <_sbrk_r>:
 800a160:	b538      	push	{r3, r4, r5, lr}
 800a162:	4d06      	ldr	r5, [pc, #24]	@ (800a17c <_sbrk_r+0x1c>)
 800a164:	2300      	movs	r3, #0
 800a166:	4604      	mov	r4, r0
 800a168:	4608      	mov	r0, r1
 800a16a:	602b      	str	r3, [r5, #0]
 800a16c:	f7f6 ff6e 	bl	800104c <_sbrk>
 800a170:	1c43      	adds	r3, r0, #1
 800a172:	d102      	bne.n	800a17a <_sbrk_r+0x1a>
 800a174:	682b      	ldr	r3, [r5, #0]
 800a176:	b103      	cbz	r3, 800a17a <_sbrk_r+0x1a>
 800a178:	6023      	str	r3, [r4, #0]
 800a17a:	bd38      	pop	{r3, r4, r5, pc}
 800a17c:	240004c8 	.word	0x240004c8

0800a180 <_realloc_r>:
 800a180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a184:	4607      	mov	r7, r0
 800a186:	4614      	mov	r4, r2
 800a188:	460d      	mov	r5, r1
 800a18a:	b921      	cbnz	r1, 800a196 <_realloc_r+0x16>
 800a18c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a190:	4611      	mov	r1, r2
 800a192:	f7ff bc5b 	b.w	8009a4c <_malloc_r>
 800a196:	b92a      	cbnz	r2, 800a1a4 <_realloc_r+0x24>
 800a198:	f7ff fbec 	bl	8009974 <_free_r>
 800a19c:	4625      	mov	r5, r4
 800a19e:	4628      	mov	r0, r5
 800a1a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1a4:	f000 f81a 	bl	800a1dc <_malloc_usable_size_r>
 800a1a8:	4284      	cmp	r4, r0
 800a1aa:	4606      	mov	r6, r0
 800a1ac:	d802      	bhi.n	800a1b4 <_realloc_r+0x34>
 800a1ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1b2:	d8f4      	bhi.n	800a19e <_realloc_r+0x1e>
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	4638      	mov	r0, r7
 800a1b8:	f7ff fc48 	bl	8009a4c <_malloc_r>
 800a1bc:	4680      	mov	r8, r0
 800a1be:	b908      	cbnz	r0, 800a1c4 <_realloc_r+0x44>
 800a1c0:	4645      	mov	r5, r8
 800a1c2:	e7ec      	b.n	800a19e <_realloc_r+0x1e>
 800a1c4:	42b4      	cmp	r4, r6
 800a1c6:	4622      	mov	r2, r4
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	bf28      	it	cs
 800a1cc:	4632      	movcs	r2, r6
 800a1ce:	f7ff fbc3 	bl	8009958 <memcpy>
 800a1d2:	4629      	mov	r1, r5
 800a1d4:	4638      	mov	r0, r7
 800a1d6:	f7ff fbcd 	bl	8009974 <_free_r>
 800a1da:	e7f1      	b.n	800a1c0 <_realloc_r+0x40>

0800a1dc <_malloc_usable_size_r>:
 800a1dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1e0:	1f18      	subs	r0, r3, #4
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	bfbc      	itt	lt
 800a1e6:	580b      	ldrlt	r3, [r1, r0]
 800a1e8:	18c0      	addlt	r0, r0, r3
 800a1ea:	4770      	bx	lr

0800a1ec <_init>:
 800a1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ee:	bf00      	nop
 800a1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1f2:	bc08      	pop	{r3}
 800a1f4:	469e      	mov	lr, r3
 800a1f6:	4770      	bx	lr

0800a1f8 <_fini>:
 800a1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1fa:	bf00      	nop
 800a1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fe:	bc08      	pop	{r3}
 800a200:	469e      	mov	lr, r3
 800a202:	4770      	bx	lr
