{"vcs1":{"timestamp_begin":1682293938.560574640, "rt":1.95, "ut":0.27, "st":0.22}}
{"vcselab":{"timestamp_begin":1682293940.592384336, "rt":1.41, "ut":0.37, "st":0.15}}
{"link":{"timestamp_begin":1682293942.204288817, "rt":1.26, "ut":0.10, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293938.137757939}
{"VCS_COMP_START_TIME": 1682293938.137757939}
{"VCS_COMP_END_TIME": 1682296972.621953553}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338320}}
{"stitch_vcselab": {"peak_mem": 222564}}
