\hypertarget{wsm_8hh_source}{}\doxysection{wsm.\+hh}
\label{wsm_8hh_source}\index{wsm.hh@{wsm.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::wsm\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} wsm : uint64\_t \{}
\DoxyCodeLine{00006         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted).}}
\DoxyCodeLine{00007         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Count the number of instructions at retirement.}}
\DoxyCodeLine{00008         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00009         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00010         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Count each request originating from the core to reference a cache line in the last level cache. The count may include speculation}}
\DoxyCodeLine{00011         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for L3\_LAT\_CACHE:REFERENCE}}
\DoxyCodeLine{00012         LLC\_MISSES = 0x412e, \textcolor{comment}{// Count each cache miss condition for references to the last level cache. The event count may include speculation}}
\DoxyCodeLine{00013         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an alias for L3\_LAT\_CACHE:MISS}}
\DoxyCodeLine{00014         BRANCH\_INSTRUCTIONS\_RETIRED = 0x4c4, \textcolor{comment}{// Count branch instructions at retirement. Specifically}}
\DoxyCodeLine{00015         UOPS\_DECODED = 0xd1, \textcolor{comment}{// Micro-\/ops decoded}}
\DoxyCodeLine{00016         UOPS\_DECODED\_\_MASK\_\_WSM\_UOPS\_DECODED\_\_ESP\_FOLDING = 0x400, \textcolor{comment}{// Stack pointer instructions decoded}}
\DoxyCodeLine{00017         UOPS\_DECODED\_\_MASK\_\_WSM\_UOPS\_DECODED\_\_ESP\_SYNC = 0x800, \textcolor{comment}{// Stack pointer sync operations}}
\DoxyCodeLine{00018         UOPS\_DECODED\_\_MASK\_\_WSM\_UOPS\_DECODED\_\_MS = 0x200, \textcolor{comment}{// Counts the number of uops decoded by the Microcode Sequencer (MS). The MS delivers uops when the instruction is more than 4 uops long or a microcode assist is occurring.}}
\DoxyCodeLine{00019         UOPS\_DECODED\_\_MASK\_\_WSM\_UOPS\_DECODED\_\_MS\_CYCLES\_ACTIVE = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Uops decoded by Microcode Sequencer}}
\DoxyCodeLine{00020         UOPS\_DECODED\_\_MASK\_\_WSM\_UOPS\_DECODED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no Uops are decoded}}
\DoxyCodeLine{00021         L1D\_CACHE\_LOCK\_FB\_HIT = 0x152, \textcolor{comment}{// L1D cacheable load lock speculated or retired accepted into the fill buffer}}
\DoxyCodeLine{00022         BPU\_CLEARS = 0xe8, \textcolor{comment}{// Branch Prediction Unit clears}}
\DoxyCodeLine{00023         BPU\_CLEARS\_\_MASK\_\_WSM\_BPU\_CLEARS\_\_EARLY = 0x100, \textcolor{comment}{// Early Branch Prediction Unit clears}}
\DoxyCodeLine{00024         BPU\_CLEARS\_\_MASK\_\_WSM\_BPU\_CLEARS\_\_LATE = 0x200, \textcolor{comment}{// Late Branch Prediction Unit clears}}
\DoxyCodeLine{00025         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Cycles Uops are being retired (Precise Event)}}
\DoxyCodeLine{00026         UOPS\_RETIRED\_\_MASK\_\_WSM\_UOPS\_RETIRED\_\_ANY = 0x100, \textcolor{comment}{// Uops retired (Precise Event)}}
\DoxyCodeLine{00027         UOPS\_RETIRED\_\_MASK\_\_WSM\_UOPS\_RETIRED\_\_MACRO\_FUSED = 0x400, \textcolor{comment}{// Macro-\/fused Uops retired (Precise Event)}}
\DoxyCodeLine{00028         UOPS\_RETIRED\_\_MASK\_\_WSM\_UOPS\_RETIRED\_\_RETIRE\_SLOTS = 0x200, \textcolor{comment}{// Retirement slots used (Precise Event)}}
\DoxyCodeLine{00029         UOPS\_RETIRED\_\_MASK\_\_WSM\_UOPS\_RETIRED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Uops are not retiring (Precise Event)}}
\DoxyCodeLine{00030         UOPS\_RETIRED\_\_MASK\_\_WSM\_UOPS\_RETIRED\_\_TOTAL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Total cycles using precise uop retired event (Precise Event)}}
\DoxyCodeLine{00031         UOPS\_RETIRED\_\_MASK\_\_WSM\_UOPS\_RETIRED\_\_ACTIVE\_CYCLES = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Alias for TOTAL\_CYCLES (Precise Event)}}
\DoxyCodeLine{00032         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted retired branches (Precise Event)}}
\DoxyCodeLine{00033         BR\_MISP\_RETIRED\_\_MASK\_\_WSM\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// Mispredicted retired branch instructions (Precise Event)}}
\DoxyCodeLine{00034         BR\_MISP\_RETIRED\_\_MASK\_\_WSM\_BR\_MISP\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// Mispredicted near retired calls (Precise Event)}}
\DoxyCodeLine{00035         BR\_MISP\_RETIRED\_\_MASK\_\_WSM\_BR\_MISP\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// Mispredicted conditional branches retired (Precise Event)}}
\DoxyCodeLine{00036         EPT = 0x4f, \textcolor{comment}{// Extended Page Table}}
\DoxyCodeLine{00037         EPT\_\_MASK\_\_WSM\_EPT\_\_WALK\_CYCLES = 0x1000, \textcolor{comment}{// Extended Page Table walk cycles}}
\DoxyCodeLine{00038         UOPS\_EXECUTED = 0xb1, \textcolor{comment}{// Micro-\/ops executed}}
\DoxyCodeLine{00039         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT0 = 0x100, \textcolor{comment}{// Uops executed on port 0 (integer arithmetic}}
\DoxyCodeLine{00040         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT1 = 0x200, \textcolor{comment}{// Uops executed on port 1 (integer arithmetic}}
\DoxyCodeLine{00041         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT2\_CORE = 0x400 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops executed on port 2 on any thread (load uops) (core count only)}}
\DoxyCodeLine{00042         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT3\_CORE = 0x800 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops executed on port 3 on any thread (store uops) (core count only)}}
\DoxyCodeLine{00043         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT4\_CORE = 0x1000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops executed on port 4 on any thread (handle store values for stores on port 3) (core count only)}}
\DoxyCodeLine{00044         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT5 = 0x2000, \textcolor{comment}{// Uops executed on port 5}}
\DoxyCodeLine{00045         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT015 = 0x4000, \textcolor{comment}{// Uops issued on ports 0}}
\DoxyCodeLine{00046         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT234\_CORE = 0x8000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Uops issued on ports 2}}
\DoxyCodeLine{00047         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_PORT015\_STALL\_CYCLES = 0x4000 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no Uops issued on ports 0}}
\DoxyCodeLine{00048         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_CORE\_ACTIVE\_CYCLES\_NO\_PORT5 = 0x1f00 | INTEL\_X86\_MOD\_ANY | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles in which uops are executed only on port0-\/4 on any thread (core count only)}}
\DoxyCodeLine{00049         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_CORE\_ACTIVE\_CYCLES = 0x3f00 | INTEL\_X86\_MOD\_ANY | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles in which uops are executed on any port any thread (core count only)}}
\DoxyCodeLine{00050         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_CORE\_STALL\_CYCLES = 0x3f00 | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles in which no uops are executed on any port any thread (core count only)}}
\DoxyCodeLine{00051         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_CORE\_STALL\_CYCLES\_NO\_PORT5 = 0x1f00 | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles in which no uops are executed on any port0-\/4 on any thread (core count only)}}
\DoxyCodeLine{00052         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_CORE\_STALL\_COUNT = 0x3f00 | INTEL\_X86\_MOD\_EDGE | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of transitions from stalled to uops to execute on any port any thread (core count only)}}
\DoxyCodeLine{00053         UOPS\_EXECUTED\_\_MASK\_\_WSM\_UOPS\_EXECUTED\_\_CORE\_STALL\_COUNT\_NO\_PORT5 = 0x1f00 | INTEL\_X86\_MOD\_EDGE | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of transitions from stalled to uops to execute on ports 0-\/4 on any thread (core count only)}}
\DoxyCodeLine{00054         IO\_TRANSACTIONS = 0x16c, \textcolor{comment}{// I/O transactions}}
\DoxyCodeLine{00055         ES\_REG\_RENAMES = 0x1d5, \textcolor{comment}{// ES segment renames}}
\DoxyCodeLine{00056         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired (Precise Event)}}
\DoxyCodeLine{00057         INST\_RETIRED\_\_MASK\_\_WSM\_INST\_RETIRED\_\_ANY\_P = 0x100, \textcolor{comment}{// Instructions Retired (Precise Event)}}
\DoxyCodeLine{00058         INST\_RETIRED\_\_MASK\_\_WSM\_INST\_RETIRED\_\_ANY = 0x100, \textcolor{comment}{// Instructions Retired (Precise Event)}}
\DoxyCodeLine{00059         INST\_RETIRED\_\_MASK\_\_WSM\_INST\_RETIRED\_\_X87 = 0x200, \textcolor{comment}{// Retired floating-\/point operations (Precise Event)}}
\DoxyCodeLine{00060         INST\_RETIRED\_\_MASK\_\_WSM\_INST\_RETIRED\_\_MMX = 0x400, \textcolor{comment}{// Retired MMX instructions (Precise Event)}}
\DoxyCodeLine{00061         INST\_RETIRED\_\_MASK\_\_WSM\_INST\_RETIRED\_\_TOTAL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Total cycles (Precise Event)}}
\DoxyCodeLine{00062         ILD\_STALL = 0x87, \textcolor{comment}{// Instruction Length Decoder stalls}}
\DoxyCodeLine{00063         ILD\_STALL\_\_MASK\_\_WSM\_ILD\_STALL\_\_ANY = 0xf00, \textcolor{comment}{// Any Instruction Length Decoder stall cycles}}
\DoxyCodeLine{00064         ILD\_STALL\_\_MASK\_\_WSM\_ILD\_STALL\_\_IQ\_FULL = 0x400, \textcolor{comment}{// Instruction Queue full stall cycles}}
\DoxyCodeLine{00065         ILD\_STALL\_\_MASK\_\_WSM\_ILD\_STALL\_\_LCP = 0x100, \textcolor{comment}{// Length Change Prefix stall cycles}}
\DoxyCodeLine{00066         ILD\_STALL\_\_MASK\_\_WSM\_ILD\_STALL\_\_MRU = 0x200, \textcolor{comment}{// Stall cycles due to BPU MRU bypass}}
\DoxyCodeLine{00067         ILD\_STALL\_\_MASK\_\_WSM\_ILD\_STALL\_\_REGEN = 0x800, \textcolor{comment}{// Regen stall cycles}}
\DoxyCodeLine{00068         DTLB\_LOAD\_MISSES = 0x8, \textcolor{comment}{// DTLB load misses}}
\DoxyCodeLine{00069         DTLB\_LOAD\_MISSES\_\_MASK\_\_WSM\_DTLB\_LOAD\_MISSES\_\_ANY = 0x100, \textcolor{comment}{// DTLB load misses}}
\DoxyCodeLine{00070         DTLB\_LOAD\_MISSES\_\_MASK\_\_WSM\_DTLB\_LOAD\_MISSES\_\_PDE\_MISS = 0x2000, \textcolor{comment}{// DTLB load miss caused by low part of address}}
\DoxyCodeLine{00071         DTLB\_LOAD\_MISSES\_\_MASK\_\_WSM\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// DTLB second level hit}}
\DoxyCodeLine{00072         DTLB\_LOAD\_MISSES\_\_MASK\_\_WSM\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// DTLB load miss page walks complete}}
\DoxyCodeLine{00073         DTLB\_LOAD\_MISSES\_\_MASK\_\_WSM\_DTLB\_LOAD\_MISSES\_\_WALK\_CYCLES = 0x400, \textcolor{comment}{// DTLB load miss page walk cycles}}
\DoxyCodeLine{00074         DTLB\_LOAD\_MISSES\_\_MASK\_\_WSM\_DTLB\_LOAD\_MISSES\_\_LARGE\_WALK\_COMPLETED = 0x8000, \textcolor{comment}{// DTLB load miss large page walk cycles}}
\DoxyCodeLine{00075         L2\_LINES\_IN = 0xf1, \textcolor{comment}{// L2 lines allocated}}
\DoxyCodeLine{00076         L2\_LINES\_IN\_\_MASK\_\_WSM\_L2\_LINES\_IN\_\_ANY = 0x700, \textcolor{comment}{// L2 lines allocated}}
\DoxyCodeLine{00077         L2\_LINES\_IN\_\_MASK\_\_WSM\_L2\_LINES\_IN\_\_E\_STATE = 0x400, \textcolor{comment}{// L2 lines allocated in the E state}}
\DoxyCodeLine{00078         L2\_LINES\_IN\_\_MASK\_\_WSM\_L2\_LINES\_IN\_\_S\_STATE = 0x200, \textcolor{comment}{// L2 lines allocated in the S state}}
\DoxyCodeLine{00079         SSEX\_UOPS\_RETIRED = 0xc7, \textcolor{comment}{// SIMD micro-\/ops retired (Precise Event)}}
\DoxyCodeLine{00080         SSEX\_UOPS\_RETIRED\_\_MASK\_\_WSM\_SSEX\_UOPS\_RETIRED\_\_PACKED\_DOUBLE = 0x400, \textcolor{comment}{// SIMD Packed-\/Double Uops retired (Precise Event)}}
\DoxyCodeLine{00081         SSEX\_UOPS\_RETIRED\_\_MASK\_\_WSM\_SSEX\_UOPS\_RETIRED\_\_PACKED\_SINGLE = 0x100, \textcolor{comment}{// SIMD Packed-\/Single Uops retired (Precise Event)}}
\DoxyCodeLine{00082         SSEX\_UOPS\_RETIRED\_\_MASK\_\_WSM\_SSEX\_UOPS\_RETIRED\_\_SCALAR\_DOUBLE = 0x800, \textcolor{comment}{// SIMD Scalar-\/Double Uops retired (Precise Event)}}
\DoxyCodeLine{00083         SSEX\_UOPS\_RETIRED\_\_MASK\_\_WSM\_SSEX\_UOPS\_RETIRED\_\_SCALAR\_SINGLE = 0x200, \textcolor{comment}{// SIMD Scalar-\/Single Uops retired (Precise Event)}}
\DoxyCodeLine{00084         SSEX\_UOPS\_RETIRED\_\_MASK\_\_WSM\_SSEX\_UOPS\_RETIRED\_\_VECTOR\_INTEGER = 0x1000, \textcolor{comment}{// SIMD Vector Integer Uops retired (Precise Event)}}
\DoxyCodeLine{00085         STORE\_BLOCKS = 0x6, \textcolor{comment}{// Load delayed by block code}}
\DoxyCodeLine{00086         STORE\_BLOCKS\_\_MASK\_\_WSM\_STORE\_BLOCKS\_\_AT\_RET = 0x400, \textcolor{comment}{// Loads delayed with at-\/Retirement block code}}
\DoxyCodeLine{00087         STORE\_BLOCKS\_\_MASK\_\_WSM\_STORE\_BLOCKS\_\_L1D\_BLOCK = 0x800, \textcolor{comment}{// Cacheable loads delayed with L1D block code}}
\DoxyCodeLine{00088         FP\_MMX\_TRANS = 0xcc, \textcolor{comment}{// Floating Point to and from MMX transitions}}
\DoxyCodeLine{00089         FP\_MMX\_TRANS\_\_MASK\_\_WSM\_FP\_MMX\_TRANS\_\_ANY = 0x300, \textcolor{comment}{// All Floating Point to and from MMX transitions}}
\DoxyCodeLine{00090         FP\_MMX\_TRANS\_\_MASK\_\_WSM\_FP\_MMX\_TRANS\_\_TO\_FP = 0x100, \textcolor{comment}{// Transitions from MMX to Floating Point instructions}}
\DoxyCodeLine{00091         FP\_MMX\_TRANS\_\_MASK\_\_WSM\_FP\_MMX\_TRANS\_\_TO\_MMX = 0x200, \textcolor{comment}{// Transitions from Floating Point to MMX instructions}}
\DoxyCodeLine{00092         CACHE\_LOCK\_CYCLES = 0x63, \textcolor{comment}{// Cache locked}}
\DoxyCodeLine{00093         CACHE\_LOCK\_CYCLES\_\_MASK\_\_WSM\_CACHE\_LOCK\_CYCLES\_\_L1D = 0x200, \textcolor{comment}{// Cycles L1D locked}}
\DoxyCodeLine{00094         CACHE\_LOCK\_CYCLES\_\_MASK\_\_WSM\_CACHE\_LOCK\_CYCLES\_\_L1D\_L2 = 0x100, \textcolor{comment}{// Cycles L1D and L2 locked}}
\DoxyCodeLine{00095         OFFCORE\_REQUESTS\_SQ\_FULL = 0x1b2, \textcolor{comment}{// Offcore requests blocked due to Super Queue full}}
\DoxyCodeLine{00096         LONGEST\_LAT\_CACHE = 0x2e, \textcolor{comment}{// Last level cache accesses}}
\DoxyCodeLine{00097         LONGEST\_LAT\_CACHE\_\_MASK\_\_WSM\_L3\_LAT\_CACHE\_\_MISS = 0x4100, \textcolor{comment}{// Last level cache miss}}
\DoxyCodeLine{00098         LONGEST\_LAT\_CACHE\_\_MASK\_\_WSM\_L3\_LAT\_CACHE\_\_REFERENCE = 0x4f00, \textcolor{comment}{// Last level cache reference}}
\DoxyCodeLine{00099         L3\_LAT\_CACHE = 0x2e, \textcolor{comment}{// Last level cache accesses}}
\DoxyCodeLine{00100         L3\_LAT\_CACHE\_\_MASK\_\_WSM\_L3\_LAT\_CACHE\_\_MISS = 0x4100, \textcolor{comment}{// Last level cache miss}}
\DoxyCodeLine{00101         L3\_LAT\_CACHE\_\_MASK\_\_WSM\_L3\_LAT\_CACHE\_\_REFERENCE = 0x4f00, \textcolor{comment}{// Last level cache reference}}
\DoxyCodeLine{00102         SIMD\_INT\_64 = 0xfd, \textcolor{comment}{// SIMD 64-\/bit integer operations}}
\DoxyCodeLine{00103         SIMD\_INT\_64\_\_MASK\_\_WSM\_SIMD\_INT\_64\_\_PACK = 0x400, \textcolor{comment}{// SIMD integer 64 bit pack operations}}
\DoxyCodeLine{00104         SIMD\_INT\_64\_\_MASK\_\_WSM\_SIMD\_INT\_64\_\_PACKED\_ARITH = 0x2000, \textcolor{comment}{// SIMD integer 64 bit arithmetic operations}}
\DoxyCodeLine{00105         SIMD\_INT\_64\_\_MASK\_\_WSM\_SIMD\_INT\_64\_\_PACKED\_LOGICAL = 0x1000, \textcolor{comment}{// SIMD integer 64 bit logical operations}}
\DoxyCodeLine{00106         SIMD\_INT\_64\_\_MASK\_\_WSM\_SIMD\_INT\_64\_\_PACKED\_MPY = 0x100, \textcolor{comment}{// SIMD integer 64 bit packed multiply operations}}
\DoxyCodeLine{00107         SIMD\_INT\_64\_\_MASK\_\_WSM\_SIMD\_INT\_64\_\_PACKED\_SHIFT = 0x200, \textcolor{comment}{// SIMD integer 64 bit shift operations}}
\DoxyCodeLine{00108         SIMD\_INT\_64\_\_MASK\_\_WSM\_SIMD\_INT\_64\_\_SHUFFLE\_MOVE = 0x4000, \textcolor{comment}{// SIMD integer 64 bit shuffle/move operations}}
\DoxyCodeLine{00109         SIMD\_INT\_64\_\_MASK\_\_WSM\_SIMD\_INT\_64\_\_UNPACK = 0x800, \textcolor{comment}{// SIMD integer 64 bit unpack operations}}
\DoxyCodeLine{00110         BR\_INST\_DECODED = 0x1e0, \textcolor{comment}{// Branch instructions decoded}}
\DoxyCodeLine{00111         BR\_MISP\_EXEC = 0x89, \textcolor{comment}{// Mispredicted branches executed}}
\DoxyCodeLine{00112         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_ANY = 0x7f00, \textcolor{comment}{// Mispredicted branches executed}}
\DoxyCodeLine{00113         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_COND = 0x100, \textcolor{comment}{// Mispredicted conditional branches executed}}
\DoxyCodeLine{00114         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_DIRECT = 0x200, \textcolor{comment}{// Mispredicted unconditional branches executed}}
\DoxyCodeLine{00115         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_DIRECT\_NEAR\_CALL = 0x1000, \textcolor{comment}{// Mispredicted non call branches executed}}
\DoxyCodeLine{00116         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_INDIRECT\_NEAR\_CALL = 0x2000, \textcolor{comment}{// Mispredicted indirect call branches executed}}
\DoxyCodeLine{00117         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_INDIRECT\_NON\_CALL = 0x400, \textcolor{comment}{// Mispredicted indirect non call branches executed}}
\DoxyCodeLine{00118         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_NEAR\_CALLS = 0x3000, \textcolor{comment}{// Mispredicted call branches executed}}
\DoxyCodeLine{00119         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_NON\_CALLS = 0x700, \textcolor{comment}{// Mispredicted non call branches executed}}
\DoxyCodeLine{00120         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_RETURN\_NEAR = 0x800, \textcolor{comment}{// Mispredicted return branches executed}}
\DoxyCodeLine{00121         BR\_MISP\_EXEC\_\_MASK\_\_WSM\_BR\_MISP\_EXEC\_\_TAKEN = 0x4000, \textcolor{comment}{// Mispredicted taken branches executed}}
\DoxyCodeLine{00122         SQ\_FULL\_STALL\_CYCLES = 0x1f6, \textcolor{comment}{// Super Queue full stall cycles}}
\DoxyCodeLine{00123         BACLEAR = 0xe6, \textcolor{comment}{// Branch address calculator clears}}
\DoxyCodeLine{00124         BACLEAR\_\_MASK\_\_WSM\_BACLEAR\_\_BAD\_TARGET = 0x200, \textcolor{comment}{// BACLEAR asserted with bad target address}}
\DoxyCodeLine{00125         BACLEAR\_\_MASK\_\_WSM\_BACLEAR\_\_CLEAR = 0x100, \textcolor{comment}{// BACLEAR asserted}}
\DoxyCodeLine{00126         DTLB\_MISSES = 0x49, \textcolor{comment}{// Data TLB misses}}
\DoxyCodeLine{00127         DTLB\_MISSES\_\_MASK\_\_WSM\_DTLB\_MISSES\_\_ANY = 0x100, \textcolor{comment}{// DTLB misses}}
\DoxyCodeLine{00128         DTLB\_MISSES\_\_MASK\_\_WSM\_DTLB\_MISSES\_\_LARGE\_WALK\_COMPLETED = 0x8000, \textcolor{comment}{// DTLB miss large page walks}}
\DoxyCodeLine{00129         DTLB\_MISSES\_\_MASK\_\_WSM\_DTLB\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// DTLB first level misses but second level hit}}
\DoxyCodeLine{00130         DTLB\_MISSES\_\_MASK\_\_WSM\_DTLB\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// DTLB miss page walks}}
\DoxyCodeLine{00131         DTLB\_MISSES\_\_MASK\_\_WSM\_DTLB\_MISSES\_\_WALK\_CYCLES = 0x400, \textcolor{comment}{// DTLB miss page walk cycles}}
\DoxyCodeLine{00132         DTLB\_MISSES\_\_MASK\_\_WSM\_DTLB\_MISSES\_\_PDE\_MISS = 0x2000, \textcolor{comment}{// DTLB miss caused by low part of address}}
\DoxyCodeLine{00133         MEM\_INST\_RETIRED = 0xb, \textcolor{comment}{// Memory instructions retired (Precise Event)}}
\DoxyCodeLine{00134         MEM\_INST\_RETIRED\_\_MASK\_\_WSM\_MEM\_INST\_RETIRED\_\_LATENCY\_ABOVE\_THRESHOLD = 0x1000, \textcolor{comment}{// Memory instructions retired above programmed clocks}}
\DoxyCodeLine{00135         MEM\_INST\_RETIRED\_\_MASK\_\_WSM\_MEM\_INST\_RETIRED\_\_LOADS = 0x100, \textcolor{comment}{// Instructions retired which contains a load (Precise Event)}}
\DoxyCodeLine{00136         MEM\_INST\_RETIRED\_\_MASK\_\_WSM\_MEM\_INST\_RETIRED\_\_STORES = 0x200, \textcolor{comment}{// Instructions retired which contains a store (Precise Event)}}
\DoxyCodeLine{00137         UOPS\_ISSUED = 0xe, \textcolor{comment}{// Uops issued}}
\DoxyCodeLine{00138         UOPS\_ISSUED\_\_MASK\_\_WSM\_UOPS\_ISSUED\_\_ANY = 0x100, \textcolor{comment}{// Uops issued}}
\DoxyCodeLine{00139         UOPS\_ISSUED\_\_MASK\_\_WSM\_UOPS\_ISSUED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles stalled no issued uops}}
\DoxyCodeLine{00140         UOPS\_ISSUED\_\_MASK\_\_WSM\_UOPS\_ISSUED\_\_FUSED = 0x200, \textcolor{comment}{// Fused Uops issued}}
\DoxyCodeLine{00141         UOPS\_ISSUED\_\_MASK\_\_WSM\_UOPS\_ISSUED\_\_CYCLES\_ALL\_THREADS = 0x100 | INTEL\_X86\_MOD\_ANY | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles uops issued on either threads (core count)}}
\DoxyCodeLine{00142         UOPS\_ISSUED\_\_MASK\_\_WSM\_UOPS\_ISSUED\_\_CORE\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no uops issued on any threads (core count)}}
\DoxyCodeLine{00143         L2\_RQSTS = 0x24, \textcolor{comment}{// L2 requests}}
\DoxyCodeLine{00144         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_IFETCH\_HIT = 0x1000, \textcolor{comment}{// L2 instruction fetch hits}}
\DoxyCodeLine{00145         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_IFETCH\_MISS = 0x2000, \textcolor{comment}{// L2 instruction fetch misses}}
\DoxyCodeLine{00146         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_IFETCHES = 0x3000, \textcolor{comment}{// L2 instruction fetches}}
\DoxyCodeLine{00147         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_LD\_HIT = 0x100, \textcolor{comment}{// L2 load hits}}
\DoxyCodeLine{00148         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_LD\_MISS = 0x200, \textcolor{comment}{// L2 load misses}}
\DoxyCodeLine{00149         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_LOADS = 0x300, \textcolor{comment}{// L2 requests}}
\DoxyCodeLine{00150         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_MISS = 0xaa00, \textcolor{comment}{// All L2 misses}}
\DoxyCodeLine{00151         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_PREFETCH\_HIT = 0x4000, \textcolor{comment}{// L2 prefetch hits}}
\DoxyCodeLine{00152         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_PREFETCH\_MISS = 0x8000, \textcolor{comment}{// L2 prefetch misses}}
\DoxyCodeLine{00153         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_PREFETCHES = 0xc000, \textcolor{comment}{// All L2 prefetches}}
\DoxyCodeLine{00154         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_REFERENCES = 0xff00, \textcolor{comment}{// All L2 requests}}
\DoxyCodeLine{00155         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_RFO\_HIT = 0x400, \textcolor{comment}{// L2 RFO hits}}
\DoxyCodeLine{00156         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_RFO\_MISS = 0x800, \textcolor{comment}{// L2 RFO misses}}
\DoxyCodeLine{00157         L2\_RQSTS\_\_MASK\_\_WSM\_L2\_RQSTS\_\_RFOS = 0xc00, \textcolor{comment}{// L2 RFO requests}}
\DoxyCodeLine{00158         TWO\_UOP\_INSTS\_DECODED = 0x119, \textcolor{comment}{// Two Uop instructions decoded}}
\DoxyCodeLine{00159         LOAD\_DISPATCH = 0x13, \textcolor{comment}{// Loads dispatched}}
\DoxyCodeLine{00160         LOAD\_DISPATCH\_\_MASK\_\_WSM\_LOAD\_DISPATCH\_\_ANY = 0x700, \textcolor{comment}{// All loads dispatched}}
\DoxyCodeLine{00161         LOAD\_DISPATCH\_\_MASK\_\_WSM\_LOAD\_DISPATCH\_\_RS = 0x100, \textcolor{comment}{// Number of loads dispatched from the Reservation Station (RS) that bypass the Memory Order Buffer}}
\DoxyCodeLine{00162         LOAD\_DISPATCH\_\_MASK\_\_WSM\_LOAD\_DISPATCH\_\_RS\_DELAYED = 0x200, \textcolor{comment}{// Number of delayed RS dispatches at the stage latch}}
\DoxyCodeLine{00163         LOAD\_DISPATCH\_\_MASK\_\_WSM\_LOAD\_DISPATCH\_\_MOB = 0x400, \textcolor{comment}{// Number of loads dispatched from Reservation Station (RS)}}
\DoxyCodeLine{00164         BACLEAR\_FORCE\_IQ = 0x1a7, \textcolor{comment}{// BACLEAR forced by Instruction queue}}
\DoxyCodeLine{00165         SNOOPQ\_REQUESTS = 0xb4, \textcolor{comment}{// Snoopq requests}}
\DoxyCodeLine{00166         SNOOPQ\_REQUESTS\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_\_CODE = 0x400, \textcolor{comment}{// Snoop code requests}}
\DoxyCodeLine{00167         SNOOPQ\_REQUESTS\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_\_DATA = 0x100, \textcolor{comment}{// Snoop data requests}}
\DoxyCodeLine{00168         SNOOPQ\_REQUESTS\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_\_INVALIDATE = 0x200, \textcolor{comment}{// Snoop invalidate requests}}
\DoxyCodeLine{00169         OFFCORE\_REQUESTS = 0xb0, \textcolor{comment}{// Offcore requests}}
\DoxyCodeLine{00170         OFFCORE\_REQUESTS\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_\_ANY = 0x8000, \textcolor{comment}{// All offcore requests}}
\DoxyCodeLine{00171         OFFCORE\_REQUESTS\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_\_ANY\_READ = 0x800, \textcolor{comment}{// Offcore read requests}}
\DoxyCodeLine{00172         OFFCORE\_REQUESTS\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_\_ANY\_RFO = 0x1000, \textcolor{comment}{// Offcore RFO requests}}
\DoxyCodeLine{00173         OFFCORE\_REQUESTS\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_\_DEMAND\_READ\_CODE = 0x200, \textcolor{comment}{// Offcore demand code read requests}}
\DoxyCodeLine{00174         OFFCORE\_REQUESTS\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_\_DEMAND\_READ\_DATA = 0x100, \textcolor{comment}{// Offcore demand data read requests}}
\DoxyCodeLine{00175         OFFCORE\_REQUESTS\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Offcore demand RFO requests}}
\DoxyCodeLine{00176         OFFCORE\_REQUESTS\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_\_L1D\_WRITEBACK = 0x4000, \textcolor{comment}{// Offcore L1 data cache writebacks}}
\DoxyCodeLine{00177         LOAD\_BLOCK = 0x3, \textcolor{comment}{// Loads blocked}}
\DoxyCodeLine{00178         LOAD\_BLOCK\_\_MASK\_\_WSM\_LOAD\_BLOCK\_\_OVERLAP\_STORE = 0x200, \textcolor{comment}{// Loads that partially overlap an earlier store}}
\DoxyCodeLine{00179         MISALIGN\_MEMORY = 0x5, \textcolor{comment}{// Misaligned accesses}}
\DoxyCodeLine{00180         MISALIGN\_MEMORY\_\_MASK\_\_WSM\_MISALIGN\_MEMORY\_\_STORE = 0x200, \textcolor{comment}{// Store referenced with misaligned address}}
\DoxyCodeLine{00181         INST\_QUEUE\_WRITE\_CYCLES = 0x11e, \textcolor{comment}{// Cycles instructions are written to the instruction queue}}
\DoxyCodeLine{00182         LSD\_OVERFLOW = 0x120, \textcolor{comment}{// Number of loops that cannot stream from the instruction queue.}}
\DoxyCodeLine{00183         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Machine clear asserted}}
\DoxyCodeLine{00184         MACHINE\_CLEARS\_\_MASK\_\_WSM\_MACHINE\_CLEARS\_\_MEM\_ORDER = 0x200, \textcolor{comment}{// Execution pipeline restart due to Memory ordering conflicts}}
\DoxyCodeLine{00185         MACHINE\_CLEARS\_\_MASK\_\_WSM\_MACHINE\_CLEARS\_\_CYCLES = 0x100, \textcolor{comment}{// Cycles machine clear is asserted}}
\DoxyCodeLine{00186         MACHINE\_CLEARS\_\_MASK\_\_WSM\_MACHINE\_CLEARS\_\_SMC = 0x400, \textcolor{comment}{// Self-\/modifying code detected}}
\DoxyCodeLine{00187         FP\_COMP\_OPS\_EXE = 0x10, \textcolor{comment}{// SSE/MMX micro-\/ops}}
\DoxyCodeLine{00188         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_MMX = 0x200, \textcolor{comment}{// MMX Uops}}
\DoxyCodeLine{00189         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_SSE\_DOUBLE\_PRECISION = 0x8000, \textcolor{comment}{// SSE FP double precision Uops}}
\DoxyCodeLine{00190         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP = 0x400, \textcolor{comment}{// SSE and SSE2 FP Uops}}
\DoxyCodeLine{00191         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP\_PACKED = 0x1000, \textcolor{comment}{// SSE FP packed Uops}}
\DoxyCodeLine{00192         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_SSE\_FP\_SCALAR = 0x2000, \textcolor{comment}{// SSE FP scalar Uops}}
\DoxyCodeLine{00193         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_SSE\_SINGLE\_PRECISION = 0x4000, \textcolor{comment}{// SSE FP single precision Uops}}
\DoxyCodeLine{00194         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_SSE2\_INTEGER = 0x800, \textcolor{comment}{// SSE2 integer Uops}}
\DoxyCodeLine{00195         FP\_COMP\_OPS\_EXE\_\_MASK\_\_WSM\_FP\_COMP\_OPS\_EXE\_\_X87 = 0x100, \textcolor{comment}{// Computational floating-\/point operations executed}}
\DoxyCodeLine{00196         ITLB\_FLUSH = 0x1ae, \textcolor{comment}{// ITLB flushes}}
\DoxyCodeLine{00197         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions (Precise Event)}}
\DoxyCodeLine{00198         BR\_INST\_RETIRED\_\_MASK\_\_WSM\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// Retired branch instructions (Precise Event)}}
\DoxyCodeLine{00199         BR\_INST\_RETIRED\_\_MASK\_\_WSM\_BR\_INST\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// Retired conditional branch instructions (Precise Event)}}
\DoxyCodeLine{00200         BR\_INST\_RETIRED\_\_MASK\_\_WSM\_BR\_INST\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// Retired near call instructions (Precise Event)}}
\DoxyCodeLine{00201         L1D\_CACHE\_PREFETCH\_LOCK\_FB\_HIT = 0x152, \textcolor{comment}{// L1D prefetch load lock accepted in fill buffer}}
\DoxyCodeLine{00202         LARGE\_ITLB = 0x82, \textcolor{comment}{// Large ITLB accesses}}
\DoxyCodeLine{00203         LARGE\_ITLB\_\_MASK\_\_WSM\_LARGE\_ITLB\_\_HIT = 0x100, \textcolor{comment}{// Large ITLB hit}}
\DoxyCodeLine{00204         LSD = 0xa8, \textcolor{comment}{// Loop stream detector}}
\DoxyCodeLine{00205         LSD\_\_MASK\_\_WSM\_LSD\_\_UOPS = 0x100, \textcolor{comment}{// Counts the number of micro-\/ops delivered by LSD}}
\DoxyCodeLine{00206         LSD\_\_MASK\_\_WSM\_LSD\_\_ACTIVE = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles is which at least one micro-\/op delivered by LSD}}
\DoxyCodeLine{00207         LSD\_\_MASK\_\_WSM\_LSD\_\_INACTIVE = 0x100 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles is which no micro-\/op is delivered by LSD}}
\DoxyCodeLine{00208         L2\_LINES\_OUT = 0xf2, \textcolor{comment}{// L2 lines evicted}}
\DoxyCodeLine{00209         L2\_LINES\_OUT\_\_MASK\_\_WSM\_L2\_LINES\_OUT\_\_ANY = 0xf00, \textcolor{comment}{// L2 lines evicted}}
\DoxyCodeLine{00210         L2\_LINES\_OUT\_\_MASK\_\_WSM\_L2\_LINES\_OUT\_\_DEMAND\_CLEAN = 0x100, \textcolor{comment}{// L2 lines evicted by a demand request}}
\DoxyCodeLine{00211         L2\_LINES\_OUT\_\_MASK\_\_WSM\_L2\_LINES\_OUT\_\_DEMAND\_DIRTY = 0x200, \textcolor{comment}{// L2 modified lines evicted by a demand request}}
\DoxyCodeLine{00212         L2\_LINES\_OUT\_\_MASK\_\_WSM\_L2\_LINES\_OUT\_\_PREFETCH\_CLEAN = 0x400, \textcolor{comment}{// L2 lines evicted by a prefetch request}}
\DoxyCodeLine{00213         L2\_LINES\_OUT\_\_MASK\_\_WSM\_L2\_LINES\_OUT\_\_PREFETCH\_DIRTY = 0x800, \textcolor{comment}{// L2 modified lines evicted by a prefetch request}}
\DoxyCodeLine{00214         ITLB\_MISSES = 0x85, \textcolor{comment}{// ITLB miss}}
\DoxyCodeLine{00215         ITLB\_MISSES\_\_MASK\_\_WSM\_ITLB\_MISSES\_\_ANY = 0x100, \textcolor{comment}{// ITLB miss}}
\DoxyCodeLine{00216         ITLB\_MISSES\_\_MASK\_\_WSM\_ITLB\_MISSES\_\_WALK\_COMPLETED = 0x200, \textcolor{comment}{// ITLB miss page walks}}
\DoxyCodeLine{00217         ITLB\_MISSES\_\_MASK\_\_WSM\_ITLB\_MISSES\_\_WALK\_CYCLES = 0x400, \textcolor{comment}{// ITLB miss page walk cycles}}
\DoxyCodeLine{00218         ITLB\_MISSES\_\_MASK\_\_WSM\_ITLB\_MISSES\_\_LARGE\_WALK\_COMPLETED = 0x8000, \textcolor{comment}{// Number of completed large page walks due to misses in the STLB}}
\DoxyCodeLine{00219         ITLB\_MISSES\_\_MASK\_\_WSM\_ITLB\_MISSES\_\_STLB\_HIT = 0x1000, \textcolor{comment}{// ITLB misses hitting second level TLB}}
\DoxyCodeLine{00220         L1D\_PREFETCH = 0x4e, \textcolor{comment}{// L1D hardware prefetch}}
\DoxyCodeLine{00221         L1D\_PREFETCH\_\_MASK\_\_WSM\_L1D\_PREFETCH\_\_MISS = 0x200, \textcolor{comment}{// L1D hardware prefetch misses}}
\DoxyCodeLine{00222         L1D\_PREFETCH\_\_MASK\_\_WSM\_L1D\_PREFETCH\_\_REQUESTS = 0x100, \textcolor{comment}{// L1D hardware prefetch requests}}
\DoxyCodeLine{00223         L1D\_PREFETCH\_\_MASK\_\_WSM\_L1D\_PREFETCH\_\_TRIGGERS = 0x400, \textcolor{comment}{// L1D hardware prefetch requests triggered}}
\DoxyCodeLine{00224         SQ\_MISC = 0xf4, \textcolor{comment}{// Super Queue miscellaneous}}
\DoxyCodeLine{00225         SQ\_MISC\_\_MASK\_\_WSM\_SQ\_MISC\_\_LRU\_HINTS = 0x400, \textcolor{comment}{// Super Queue LRU hints sent to LLC}}
\DoxyCodeLine{00226         SQ\_MISC\_\_MASK\_\_WSM\_SQ\_MISC\_\_SPLIT\_LOCK = 0x1000, \textcolor{comment}{// Super Queue lock splits across a cache line}}
\DoxyCodeLine{00227         SEG\_RENAME\_STALLS = 0x1d4, \textcolor{comment}{// Segment rename stall cycles}}
\DoxyCodeLine{00228         FP\_ASSIST = 0xf7, \textcolor{comment}{// X87 Floating point assists (Precise Event)}}
\DoxyCodeLine{00229         FP\_ASSIST\_\_MASK\_\_WSM\_FP\_ASSIST\_\_ALL = 0x100, \textcolor{comment}{// All X87 Floating point assists (Precise Event)}}
\DoxyCodeLine{00230         FP\_ASSIST\_\_MASK\_\_WSM\_FP\_ASSIST\_\_INPUT = 0x400, \textcolor{comment}{// X87 Floating point assists for invalid input value (Precise Event)}}
\DoxyCodeLine{00231         FP\_ASSIST\_\_MASK\_\_WSM\_FP\_ASSIST\_\_OUTPUT = 0x200, \textcolor{comment}{// X87 Floating point assists for invalid output value (Precise Event)}}
\DoxyCodeLine{00232         SIMD\_INT\_128 = 0x12, \textcolor{comment}{// 128 bit SIMD operations}}
\DoxyCodeLine{00233         SIMD\_INT\_128\_\_MASK\_\_WSM\_SIMD\_INT\_128\_\_PACK = 0x400, \textcolor{comment}{// 128 bit SIMD integer pack operations}}
\DoxyCodeLine{00234         SIMD\_INT\_128\_\_MASK\_\_WSM\_SIMD\_INT\_128\_\_PACKED\_ARITH = 0x2000, \textcolor{comment}{// 128 bit SIMD integer arithmetic operations}}
\DoxyCodeLine{00235         SIMD\_INT\_128\_\_MASK\_\_WSM\_SIMD\_INT\_128\_\_PACKED\_LOGICAL = 0x1000, \textcolor{comment}{// 128 bit SIMD integer logical operations}}
\DoxyCodeLine{00236         SIMD\_INT\_128\_\_MASK\_\_WSM\_SIMD\_INT\_128\_\_PACKED\_MPY = 0x100, \textcolor{comment}{// 128 bit SIMD integer multiply operations}}
\DoxyCodeLine{00237         SIMD\_INT\_128\_\_MASK\_\_WSM\_SIMD\_INT\_128\_\_PACKED\_SHIFT = 0x200, \textcolor{comment}{// 128 bit SIMD integer shift operations}}
\DoxyCodeLine{00238         SIMD\_INT\_128\_\_MASK\_\_WSM\_SIMD\_INT\_128\_\_SHUFFLE\_MOVE = 0x4000, \textcolor{comment}{// 128 bit SIMD integer shuffle/move operations}}
\DoxyCodeLine{00239         SIMD\_INT\_128\_\_MASK\_\_WSM\_SIMD\_INT\_128\_\_UNPACK = 0x800, \textcolor{comment}{// 128 bit SIMD integer unpack operations}}
\DoxyCodeLine{00240         OFFCORE\_REQUESTS\_OUTSTANDING = 0x60, \textcolor{comment}{// Outstanding offcore requests}}
\DoxyCodeLine{00241         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ANY\_READ = 0x800, \textcolor{comment}{// Outstanding offcore reads}}
\DoxyCodeLine{00242         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_READ\_CODE = 0x200, \textcolor{comment}{// Outstanding offcore demand code reads}}
\DoxyCodeLine{00243         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_READ\_DATA = 0x100, \textcolor{comment}{// Outstanding offcore demand data reads}}
\DoxyCodeLine{00244         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Outstanding offcore demand RFOs}}
\DoxyCodeLine{00245         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ANY\_READ\_NOT\_EMPTY = 0x800 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with offcore reads busy}}
\DoxyCodeLine{00246         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_READ\_DATA\_NOT\_EMPTY = 0x800 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with offcore demand data reads busy}}
\DoxyCodeLine{00247         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_READ\_CODE\_NOT\_EMPTY = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with offcore code reads busy}}
\DoxyCodeLine{00248         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_RFO\_NOT\_EMPTY = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with offcore rfo busy}}
\DoxyCodeLine{00249         MEM\_STORE\_RETIRED = 0xc, \textcolor{comment}{// Retired stores}}
\DoxyCodeLine{00250         MEM\_STORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_STORE\_RETIRED\_\_DTLB\_MISS = 0x100, \textcolor{comment}{// Retired stores that miss the DTLB (Precise Event)}}
\DoxyCodeLine{00251         INST\_DECODED = 0x18, \textcolor{comment}{// Instructions decoded}}
\DoxyCodeLine{00252         INST\_DECODED\_\_MASK\_\_WSM\_INST\_DECODED\_\_DEC0 = 0x100, \textcolor{comment}{// Instructions that must be decoded by decoder 0}}
\DoxyCodeLine{00253         MACRO\_INSTS\_FUSIONS\_DECODED = 0x1a6, \textcolor{comment}{// Count the number of instructions decoded that are macros-\/fused but not necessarily executed or retired}}
\DoxyCodeLine{00254         MACRO\_INSTS = 0xd0, \textcolor{comment}{// Macro-\/instructions}}
\DoxyCodeLine{00255         MACRO\_INSTS\_\_MASK\_\_WSM\_MACRO\_INSTS\_\_DECODED = 0x100, \textcolor{comment}{// Instructions decoded}}
\DoxyCodeLine{00256         PARTIAL\_ADDRESS\_ALIAS = 0x107, \textcolor{comment}{// False dependencies due to partial address aliasing}}
\DoxyCodeLine{00257         ARITH = 0x14, \textcolor{comment}{// Counts arithmetic multiply and divide operations}}
\DoxyCodeLine{00258         ARITH\_\_MASK\_\_WSM\_ARITH\_\_CYCLES\_DIV\_BUSY = 0x100, \textcolor{comment}{// Counts the number of cycles the divider is busy executing divide or square root operations. The divide can be integer}}
\DoxyCodeLine{00259         ARITH\_\_MASK\_\_WSM\_ARITH\_\_DIV = 0x100 | INTEL\_X86\_MOD\_EDGE | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the number of divide or square root operations. The divide can be integer}}
\DoxyCodeLine{00260         ARITH\_\_MASK\_\_WSM\_ARITH\_\_MUL = 0x200, \textcolor{comment}{// Counts the number of multiply operations executed. This includes integer as well as floating point multiply operations but excludes DPPS mul and MPSAD. Count may be incorrect when HT is on}}
\DoxyCodeLine{00261         L2\_TRANSACTIONS = 0xf0, \textcolor{comment}{// L2 transactions}}
\DoxyCodeLine{00262         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_ANY = 0x8000, \textcolor{comment}{// All L2 transactions}}
\DoxyCodeLine{00263         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_FILL = 0x2000, \textcolor{comment}{// L2 fill transactions}}
\DoxyCodeLine{00264         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_IFETCH = 0x400, \textcolor{comment}{// L2 instruction fetch transactions}}
\DoxyCodeLine{00265         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_L1D\_WB = 0x1000, \textcolor{comment}{// L1D writeback to L2 transactions}}
\DoxyCodeLine{00266         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_LOAD = 0x100, \textcolor{comment}{// L2 Load transactions}}
\DoxyCodeLine{00267         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_PREFETCH = 0x800, \textcolor{comment}{// L2 prefetch transactions}}
\DoxyCodeLine{00268         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_RFO = 0x200, \textcolor{comment}{// L2 RFO transactions}}
\DoxyCodeLine{00269         L2\_TRANSACTIONS\_\_MASK\_\_WSM\_L2\_TRANSACTIONS\_\_WB = 0x4000, \textcolor{comment}{// L2 writeback to LLC transactions}}
\DoxyCodeLine{00270         INST\_QUEUE\_WRITES = 0x117, \textcolor{comment}{// Instructions written to instruction queue.}}
\DoxyCodeLine{00271         SB\_DRAIN = 0x4, \textcolor{comment}{// Store buffer}}
\DoxyCodeLine{00272         SB\_DRAIN\_\_MASK\_\_WSM\_SB\_DRAIN\_\_ANY = 0x700, \textcolor{comment}{// All Store buffer stall cycles}}
\DoxyCodeLine{00273         LOAD\_HIT\_PRE = 0x14c, \textcolor{comment}{// Load operations conflicting with software prefetches}}
\DoxyCodeLine{00274         MEM\_UNCORE\_RETIRED = 0xf, \textcolor{comment}{// Load instructions retired (Precise Event)}}
\DoxyCodeLine{00275         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_LOCAL\_HITM = 0x200, \textcolor{comment}{// Load instructions retired that HIT modified data in sibling core (Precise Event)}}
\DoxyCodeLine{00276         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_LOCAL\_DRAM\_AND\_REMOTE\_CACHE\_HIT = 0x800, \textcolor{comment}{// Load instructions retired local dram and remote cache HIT data sources (Precise Event)}}
\DoxyCodeLine{00277         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_REMOTE\_DRAM = 0x1000, \textcolor{comment}{// Load instructions retired remote DRAM and remote home-\/remote cache HITM (Precise Event)}}
\DoxyCodeLine{00278         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_UNCACHEABLE = 0x8000, \textcolor{comment}{// Load instructions retired IO (Precise Event)}}
\DoxyCodeLine{00279         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_REMOTE\_HITM = 0x400, \textcolor{comment}{// Retired loads that hit remote socket in modified state (Precise Event)}}
\DoxyCodeLine{00280         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_OTHER\_LLC\_MISS = 0x2000, \textcolor{comment}{// Load instructions retired other LLC miss (Precise Event)}}
\DoxyCodeLine{00281         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_UNKNOWN\_SOURCE = 0x100, \textcolor{comment}{// Load instructions retired unknown LLC miss (Precise Event)}}
\DoxyCodeLine{00282         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_LOCAL\_DRAM = 0x1000, \textcolor{comment}{// Retired loads with a data source of local DRAM or locally homed remote cache HITM (Precise Event)}}
\DoxyCodeLine{00283         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_OTHER\_CORE\_L2\_HITM = 0x200, \textcolor{comment}{// Retired loads instruction that hit modified data in sibling core (Precise Event)}}
\DoxyCodeLine{00284         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_REMOTE\_CACHE\_LOCAL\_HOME\_HIT = 0x800, \textcolor{comment}{// Retired loads instruction that hit remote cache hit data source (Precise Event)}}
\DoxyCodeLine{00285         MEM\_UNCORE\_RETIRED\_\_MASK\_\_WSM\_MEM\_UNCORE\_RETIRED\_\_REMOTE\_DRAM = 0x2000, \textcolor{comment}{// Retired loads instruction remote DRAM and remote home-\/remote cache HITM (Precise Event)}}
\DoxyCodeLine{00286         L2\_DATA\_RQSTS = 0x26, \textcolor{comment}{// All L2 data requests}}
\DoxyCodeLine{00287         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_ANY = 0xff00, \textcolor{comment}{// All L2 data requests}}
\DoxyCodeLine{00288         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_DEMAND\_E\_STATE = 0x400, \textcolor{comment}{// L2 data demand loads in E state}}
\DoxyCodeLine{00289         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_DEMAND\_I\_STATE = 0x100, \textcolor{comment}{// L2 data demand loads in I state (misses)}}
\DoxyCodeLine{00290         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_DEMAND\_M\_STATE = 0x800, \textcolor{comment}{// L2 data demand loads in M state}}
\DoxyCodeLine{00291         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_DEMAND\_MESI = 0xf00, \textcolor{comment}{// L2 data demand requests}}
\DoxyCodeLine{00292         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_DEMAND\_S\_STATE = 0x200, \textcolor{comment}{// L2 data demand loads in S state}}
\DoxyCodeLine{00293         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_PREFETCH\_E\_STATE = 0x4000, \textcolor{comment}{// L2 data prefetches in E state}}
\DoxyCodeLine{00294         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_PREFETCH\_I\_STATE = 0x1000, \textcolor{comment}{// L2 data prefetches in the I state (misses)}}
\DoxyCodeLine{00295         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_PREFETCH\_M\_STATE = 0x8000, \textcolor{comment}{// L2 data prefetches in M state}}
\DoxyCodeLine{00296         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_PREFETCH\_MESI = 0xf000, \textcolor{comment}{// All L2 data prefetches}}
\DoxyCodeLine{00297         L2\_DATA\_RQSTS\_\_MASK\_\_WSM\_L2\_DATA\_RQSTS\_\_PREFETCH\_S\_STATE = 0x2000, \textcolor{comment}{// L2 data prefetches in the S state}}
\DoxyCodeLine{00298         BR\_INST\_EXEC = 0x88, \textcolor{comment}{// Branch instructions executed}}
\DoxyCodeLine{00299         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_ANY = 0x7f00, \textcolor{comment}{// Branch instructions executed}}
\DoxyCodeLine{00300         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_COND = 0x100, \textcolor{comment}{// Conditional branch instructions executed}}
\DoxyCodeLine{00301         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_DIRECT = 0x200, \textcolor{comment}{// Unconditional branches executed}}
\DoxyCodeLine{00302         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_DIRECT\_NEAR\_CALL = 0x1000, \textcolor{comment}{// Unconditional call branches executed}}
\DoxyCodeLine{00303         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_INDIRECT\_NEAR\_CALL = 0x2000, \textcolor{comment}{// Indirect call branches executed}}
\DoxyCodeLine{00304         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_INDIRECT\_NON\_CALL = 0x400, \textcolor{comment}{// Indirect non call branches executed}}
\DoxyCodeLine{00305         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_NEAR\_CALLS = 0x3000, \textcolor{comment}{// Call branches executed}}
\DoxyCodeLine{00306         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_NON\_CALLS = 0x700, \textcolor{comment}{// All non call branches executed}}
\DoxyCodeLine{00307         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_RETURN\_NEAR = 0x800, \textcolor{comment}{// Indirect return branches executed}}
\DoxyCodeLine{00308         BR\_INST\_EXEC\_\_MASK\_\_WSM\_BR\_INST\_EXEC\_\_TAKEN = 0x4000, \textcolor{comment}{// Taken branches executed}}
\DoxyCodeLine{00309         ITLB\_MISS\_RETIRED = 0x20c8, \textcolor{comment}{// Retired instructions that missed the ITLB (Precise Event)}}
\DoxyCodeLine{00310         BPU\_MISSED\_CALL\_RET = 0x1e5, \textcolor{comment}{// Branch prediction unit missed call or return}}
\DoxyCodeLine{00311         SNOOPQ\_REQUESTS\_OUTSTANDING = 0xb3, \textcolor{comment}{// Outstanding snoop requests}}
\DoxyCodeLine{00312         SNOOPQ\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_OUTSTANDING\_\_CODE = 0x400, \textcolor{comment}{// Outstanding snoop code requests}}
\DoxyCodeLine{00313         SNOOPQ\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_OUTSTANDING\_\_CODE\_NOT\_EMPTY = 0x400 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles snoop code requests queue not empty}}
\DoxyCodeLine{00314         SNOOPQ\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_OUTSTANDING\_\_DATA = 0x100, \textcolor{comment}{// Outstanding snoop data requests}}
\DoxyCodeLine{00315         SNOOPQ\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_OUTSTANDING\_\_DATA\_NOT\_EMPTY = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles snoop data requests queue not empty}}
\DoxyCodeLine{00316         SNOOPQ\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_OUTSTANDING\_\_INVALIDATE = 0x200, \textcolor{comment}{// Outstanding snoop invalidate requests}}
\DoxyCodeLine{00317         SNOOPQ\_REQUESTS\_OUTSTANDING\_\_MASK\_\_WSM\_SNOOPQ\_REQUESTS\_OUTSTANDING\_\_INVALIDATE\_NOT\_EMPTY = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles snoop invalidate requests queue not empty}}
\DoxyCodeLine{00318         MEM\_LOAD\_RETIRED = 0xcb, \textcolor{comment}{// Memory loads retired (Precise Event)}}
\DoxyCodeLine{00319         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_DTLB\_MISS = 0x8000, \textcolor{comment}{// Retired loads that miss the DTLB (Precise Event)}}
\DoxyCodeLine{00320         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_HIT\_LFB = 0x4000, \textcolor{comment}{// Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)}}
\DoxyCodeLine{00321         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_L1D\_HIT = 0x100, \textcolor{comment}{// Retired loads that hit the L1 data cache (Precise Event)}}
\DoxyCodeLine{00322         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_L2\_HIT = 0x200, \textcolor{comment}{// Retired loads that hit the L2 cache (Precise Event)}}
\DoxyCodeLine{00323         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_L3\_MISS = 0x1000, \textcolor{comment}{// Retired loads that miss the LLC cache (Precise Event)}}
\DoxyCodeLine{00324         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_LLC\_MISS = 0x1000, \textcolor{comment}{// This is an alias for L3\_MISS}}
\DoxyCodeLine{00325         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_L3\_UNSHARED\_HIT = 0x400, \textcolor{comment}{// Retired loads that hit valid versions in the LLC cache (Precise Event)}}
\DoxyCodeLine{00326         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_LLC\_UNSHARED\_HIT = 0x400, \textcolor{comment}{// This is an alias for L3\_UNSHARED\_HIT}}
\DoxyCodeLine{00327         MEM\_LOAD\_RETIRED\_\_MASK\_\_WSM\_MEM\_LOAD\_RETIRED\_\_OTHER\_CORE\_L2\_HIT\_HITM = 0x800, \textcolor{comment}{// Retired loads that hit sibling core's L2 in modified or unmodified states (Precise Event)}}
\DoxyCodeLine{00328         L1I = 0x80, \textcolor{comment}{// L1I instruction fetch}}
\DoxyCodeLine{00329         L1I\_\_MASK\_\_WSM\_L1I\_\_CYCLES\_STALLED = 0x400, \textcolor{comment}{// L1I instruction fetch stall cycles}}
\DoxyCodeLine{00330         L1I\_\_MASK\_\_WSM\_L1I\_\_HITS = 0x100, \textcolor{comment}{// L1I instruction fetch hits}}
\DoxyCodeLine{00331         L1I\_\_MASK\_\_WSM\_L1I\_\_MISSES = 0x200, \textcolor{comment}{// L1I instruction fetch misses}}
\DoxyCodeLine{00332         L1I\_\_MASK\_\_WSM\_L1I\_\_READS = 0x300, \textcolor{comment}{// L1I Instruction fetches}}
\DoxyCodeLine{00333         L2\_WRITE = 0x27, \textcolor{comment}{// L2 demand lock/store RFO}}
\DoxyCodeLine{00334         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_LOCK\_E\_STATE = 0x4000, \textcolor{comment}{// L2 demand lock RFOs in E state}}
\DoxyCodeLine{00335         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_LOCK\_HIT = 0xe000, \textcolor{comment}{// All demand L2 lock RFOs that hit the cache}}
\DoxyCodeLine{00336         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_LOCK\_I\_STATE = 0x1000, \textcolor{comment}{// L2 demand lock RFOs in I state (misses)}}
\DoxyCodeLine{00337         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_LOCK\_M\_STATE = 0x8000, \textcolor{comment}{// L2 demand lock RFOs in M state}}
\DoxyCodeLine{00338         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_LOCK\_MESI = 0xf000, \textcolor{comment}{// All demand L2 lock RFOs}}
\DoxyCodeLine{00339         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_LOCK\_S\_STATE = 0x2000, \textcolor{comment}{// L2 demand lock RFOs in S state}}
\DoxyCodeLine{00340         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_RFO\_HIT = 0xe00, \textcolor{comment}{// All L2 demand store RFOs that hit the cache}}
\DoxyCodeLine{00341         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_RFO\_I\_STATE = 0x100, \textcolor{comment}{// L2 demand store RFOs in I state (misses)}}
\DoxyCodeLine{00342         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_RFO\_M\_STATE = 0x800, \textcolor{comment}{// L2 demand store RFOs in M state}}
\DoxyCodeLine{00343         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_RFO\_MESI = 0xf00, \textcolor{comment}{// All L2 demand store RFOs}}
\DoxyCodeLine{00344         L2\_WRITE\_\_MASK\_\_WSM\_L2\_WRITE\_\_RFO\_S\_STATE = 0x200, \textcolor{comment}{// L2 demand store RFOs in S state}}
\DoxyCodeLine{00345         SNOOP\_RESPONSE = 0xb8, \textcolor{comment}{// Snoop}}
\DoxyCodeLine{00346         SNOOP\_RESPONSE\_\_MASK\_\_WSM\_SNOOP\_RESPONSE\_\_HIT = 0x100, \textcolor{comment}{// Thread responded HIT to snoop}}
\DoxyCodeLine{00347         SNOOP\_RESPONSE\_\_MASK\_\_WSM\_SNOOP\_RESPONSE\_\_HITE = 0x200, \textcolor{comment}{// Thread responded HITE to snoop}}
\DoxyCodeLine{00348         SNOOP\_RESPONSE\_\_MASK\_\_WSM\_SNOOP\_RESPONSE\_\_HITM = 0x400, \textcolor{comment}{// Thread responded HITM to snoop}}
\DoxyCodeLine{00349         L1D = 0x51, \textcolor{comment}{// L1D cache}}
\DoxyCodeLine{00350         L1D\_\_MASK\_\_WSM\_L1D\_\_M\_EVICT = 0x400, \textcolor{comment}{// L1D cache lines replaced in M state}}
\DoxyCodeLine{00351         L1D\_\_MASK\_\_WSM\_L1D\_\_M\_REPL = 0x200, \textcolor{comment}{// L1D cache lines allocated in the M state}}
\DoxyCodeLine{00352         L1D\_\_MASK\_\_WSM\_L1D\_\_M\_SNOOP\_EVICT = 0x800, \textcolor{comment}{// L1D snoop eviction of cache lines in M state}}
\DoxyCodeLine{00353         L1D\_\_MASK\_\_WSM\_L1D\_\_REPL = 0x100, \textcolor{comment}{// L1 data cache lines allocated}}
\DoxyCodeLine{00354         RESOURCE\_STALLS = 0xa2, \textcolor{comment}{// Resource related stall cycles}}
\DoxyCodeLine{00355         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_ANY = 0x100, \textcolor{comment}{// Resource related stall cycles}}
\DoxyCodeLine{00356         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_FPCW = 0x2000, \textcolor{comment}{// FPU control word write stall cycles}}
\DoxyCodeLine{00357         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_LOAD = 0x200, \textcolor{comment}{// Load buffer stall cycles}}
\DoxyCodeLine{00358         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_MXCSR = 0x4000, \textcolor{comment}{// MXCSR rename stall cycles}}
\DoxyCodeLine{00359         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_OTHER = 0x8000, \textcolor{comment}{// Other Resource related stall cycles}}
\DoxyCodeLine{00360         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_ROB\_FULL = 0x1000, \textcolor{comment}{// ROB full stall cycles}}
\DoxyCodeLine{00361         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_RS\_FULL = 0x400, \textcolor{comment}{// Reservation Station full stall cycles}}
\DoxyCodeLine{00362         RESOURCE\_STALLS\_\_MASK\_\_WSM\_RESOURCE\_STALLS\_\_STORE = 0x800, \textcolor{comment}{// Store buffer stall cycles}}
\DoxyCodeLine{00363         RAT\_STALLS = 0xd2, \textcolor{comment}{// All RAT stall cycles}}
\DoxyCodeLine{00364         RAT\_STALLS\_\_MASK\_\_WSM\_RAT\_STALLS\_\_ANY = 0xf00, \textcolor{comment}{// All RAT stall cycles}}
\DoxyCodeLine{00365         RAT\_STALLS\_\_MASK\_\_WSM\_RAT\_STALLS\_\_FLAGS = 0x100, \textcolor{comment}{// Flag stall cycles}}
\DoxyCodeLine{00366         RAT\_STALLS\_\_MASK\_\_WSM\_RAT\_STALLS\_\_REGISTERS = 0x200, \textcolor{comment}{// Partial register stall cycles}}
\DoxyCodeLine{00367         RAT\_STALLS\_\_MASK\_\_WSM\_RAT\_STALLS\_\_ROB\_READ\_PORT = 0x400, \textcolor{comment}{// ROB read port stalls cycles}}
\DoxyCodeLine{00368         RAT\_STALLS\_\_MASK\_\_WSM\_RAT\_STALLS\_\_SCOREBOARD = 0x800, \textcolor{comment}{// Scoreboard stall cycles}}
\DoxyCodeLine{00369         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Cycles when processor is not in halted state}}
\DoxyCodeLine{00370         CPU\_CLK\_UNHALTED\_\_MASK\_\_WSM\_CPU\_CLK\_UNHALTED\_\_THREAD\_P = 0x0, \textcolor{comment}{// Cycles when thread is not halted (programmable counter)}}
\DoxyCodeLine{00371         CPU\_CLK\_UNHALTED\_\_MASK\_\_WSM\_CPU\_CLK\_UNHALTED\_\_REF\_P = 0x100, \textcolor{comment}{// Reference base clock (133 Mhz) cycles when thread is not halted}}
\DoxyCodeLine{00372         CPU\_CLK\_UNHALTED\_\_MASK\_\_WSM\_CPU\_CLK\_UNHALTED\_\_TOTAL\_CYCLES = 0x0 | INTEL\_X86\_MOD\_INV | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Total number of elapsed cycles. Does not work when C-\/state enabled}}
\DoxyCodeLine{00373         L1D\_WB\_L2 = 0x28, \textcolor{comment}{// L1D writebacks to L2}}
\DoxyCodeLine{00374         L1D\_WB\_L2\_\_MASK\_\_WSM\_L1D\_WB\_L2\_\_E\_STATE = 0x400, \textcolor{comment}{// L1 writebacks to L2 in E state}}
\DoxyCodeLine{00375         L1D\_WB\_L2\_\_MASK\_\_WSM\_L1D\_WB\_L2\_\_I\_STATE = 0x100, \textcolor{comment}{// L1 writebacks to L2 in I state (misses)}}
\DoxyCodeLine{00376         L1D\_WB\_L2\_\_MASK\_\_WSM\_L1D\_WB\_L2\_\_M\_STATE = 0x800, \textcolor{comment}{// L1 writebacks to L2 in M state}}
\DoxyCodeLine{00377         L1D\_WB\_L2\_\_MASK\_\_WSM\_L1D\_WB\_L2\_\_MESI = 0xf00, \textcolor{comment}{// All L1 writebacks to L2}}
\DoxyCodeLine{00378         L1D\_WB\_L2\_\_MASK\_\_WSM\_L1D\_WB\_L2\_\_S\_STATE = 0x200, \textcolor{comment}{// L1 writebacks to L2 in S state}}
\DoxyCodeLine{00379         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Count mispredicted branch instructions at retirement. Specifically}}
\DoxyCodeLine{00380         THREAD\_ACTIVE = 0x1ec, \textcolor{comment}{// Cycles thread is active}}
\DoxyCodeLine{00381         UOP\_UNFUSION = 0x1db, \textcolor{comment}{// Counts unfusion events due to floating point exception to a fused uop}}
\DoxyCodeLine{00382         OFFCORE\_RESPONSE\_0 = 0x1b7, \textcolor{comment}{// Offcore response 0 (must provide at least one request and one response umasks)}}
\DoxyCodeLine{00383         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_DMND\_DATA\_RD = 0x100, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00384         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_DMND\_RFO = 0x200, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO}}
\DoxyCodeLine{00385         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_DMND\_IFETCH = 0x400, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00386         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_WB = 0x800, \textcolor{comment}{// Request: counts the number of writeback (modified to exclusive) transactions}}
\DoxyCodeLine{00387         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_PF\_DATA\_RD = 0x1000, \textcolor{comment}{// Request: counts the number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00388         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_PF\_RFO = 0x2000, \textcolor{comment}{// Request: counts the number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00389         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_PF\_IFETCH = 0x4000, \textcolor{comment}{// Request: counts the number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00390         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER = 0x8000, \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00391         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_IFETCH = 0x4400, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH}}
\DoxyCodeLine{00392         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_REQUEST = 0xff00, \textcolor{comment}{// Request: combination of all requests umasks}}
\DoxyCodeLine{00393         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DATA = 0x3300, \textcolor{comment}{// Request: any data read/write request}}
\DoxyCodeLine{00394         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DATA\_RD = 0x1100, \textcolor{comment}{// Request: any data read in request}}
\DoxyCodeLine{00395         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RFO = 0x2200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO}}
\DoxyCodeLine{00396         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_UNCORE\_HIT = 0x10000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping)}}
\DoxyCodeLine{00397         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_CORE\_HIT\_SNP = 0x20000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where no modified copies were found (clean)}}
\DoxyCodeLine{00398         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_CORE\_HITM = 0x40000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where modified copies were found (HITM)}}
\DoxyCodeLine{00399         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_HITM = 0x80000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit a remote L3 cacheline in modified (HITM) state}}
\DoxyCodeLine{00400         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_FWD = 0x100000, \textcolor{comment}{// Response: counts L3 Miss: local homed requests that missed the L3 cache and was serviced by forwarded data following a cross package snoop where no modified copies found. (Remote home requests are not counted)}}
\DoxyCodeLine{00401         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_DRAM\_AND\_REMOTE\_CACHE\_HIT = 0x100000, \textcolor{comment}{// Response: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM or a remote cache}}
\DoxyCodeLine{00402         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_DRAM = 0x200000, \textcolor{comment}{// Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAM}}
\DoxyCodeLine{00403         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_DRAM = 0x200000, \textcolor{comment}{// Response: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM}}
\DoxyCodeLine{00404         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_DRAM = 0x400000, \textcolor{comment}{// Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAM}}
\DoxyCodeLine{00405         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_LLC\_MISS = 0x400000, \textcolor{comment}{// Response: counts L3 Miss: remote home requests that missed the L3 cache}}
\DoxyCodeLine{00406         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_NON\_DRAM = 0x800000, \textcolor{comment}{// Response: Non-\/DRAM requests that were serviced by IOH}}
\DoxyCodeLine{00407         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_CACHE\_DRAM = 0x7f0000, \textcolor{comment}{// Response: requests serviced by any source but IOH}}
\DoxyCodeLine{00408         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_CACHE\_DRAM = 0x7f0000, \textcolor{comment}{// Response: requests serviced by any source but IOH}}
\DoxyCodeLine{00409         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DRAM = 0x600000, \textcolor{comment}{// Response: requests serviced by local or remote DRAM}}
\DoxyCodeLine{00410         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_LLC\_MISS = 0xf80000, \textcolor{comment}{// Response: requests that missed in L3}}
\DoxyCodeLine{00411         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_LLC\_MISS = 0xf80000, \textcolor{comment}{// Response: requests that missed in L3}}
\DoxyCodeLine{00412         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_CACHE\_DRAM = 0x270000, \textcolor{comment}{// Response: requests hit local core or uncore caches or local DRAM}}
\DoxyCodeLine{00413         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_DRAM = 0x580000, \textcolor{comment}{// Response: requests that miss L3 and hit remote caches or DRAM}}
\DoxyCodeLine{00414         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_CACHE = 0x70000, \textcolor{comment}{// Response: any local (core and socket) caches}}
\DoxyCodeLine{00415         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RESPONSE = 0xff0000, \textcolor{comment}{// Response: combination of all response umasks}}
\DoxyCodeLine{00416         OFFCORE\_RESPONSE\_0\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RESPONSE = 0xff0000, \textcolor{comment}{// Response: combination of all response umasks}}
\DoxyCodeLine{00417         OFFCORE\_RESPONSE\_1 = 0x1bb, \textcolor{comment}{// Offcore response 1 (must provide at least one request and one response umasks)}}
\DoxyCodeLine{00418         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_DMND\_DATA\_RD = 0x100, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00419         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_DMND\_RFO = 0x200, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO}}
\DoxyCodeLine{00420         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_DMND\_IFETCH = 0x400, \textcolor{comment}{// Request: counts the number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00421         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_WB = 0x800, \textcolor{comment}{// Request: counts the number of writeback (modified to exclusive) transactions}}
\DoxyCodeLine{00422         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_PF\_DATA\_RD = 0x1000, \textcolor{comment}{// Request: counts the number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00423         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_PF\_RFO = 0x2000, \textcolor{comment}{// Request: counts the number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00424         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_PF\_IFETCH = 0x4000, \textcolor{comment}{// Request: counts the number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00425         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER = 0x8000, \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00426         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_IFETCH = 0x4400, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH}}
\DoxyCodeLine{00427         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_REQUEST = 0xff00, \textcolor{comment}{// Request: combination of all requests umasks}}
\DoxyCodeLine{00428         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DATA = 0x3300, \textcolor{comment}{// Request: any data read/write request}}
\DoxyCodeLine{00429         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DATA\_RD = 0x1100, \textcolor{comment}{// Request: any data read in request}}
\DoxyCodeLine{00430         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RFO = 0x2200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO}}
\DoxyCodeLine{00431         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_UNCORE\_HIT = 0x10000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping)}}
\DoxyCodeLine{00432         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_CORE\_HIT\_SNP = 0x20000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where no modified copies were found (clean)}}
\DoxyCodeLine{00433         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_CORE\_HITM = 0x40000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where modified copies were found (HITM)}}
\DoxyCodeLine{00434         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_HITM = 0x80000, \textcolor{comment}{// Response: counts L3 Hit: local or remote home requests that hit a remote L3 cacheline in modified (HITM) state}}
\DoxyCodeLine{00435         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_FWD = 0x100000, \textcolor{comment}{// Response: counts L3 Miss: local homed requests that missed the L3 cache and was serviced by forwarded data following a cross package snoop where no modified copies found. (Remote home requests are not counted)}}
\DoxyCodeLine{00436         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_DRAM\_AND\_REMOTE\_CACHE\_HIT = 0x100000, \textcolor{comment}{// Response: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM or a remote cache}}
\DoxyCodeLine{00437         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_DRAM = 0x200000, \textcolor{comment}{// Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAM}}
\DoxyCodeLine{00438         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_DRAM = 0x200000, \textcolor{comment}{// Response: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM}}
\DoxyCodeLine{00439         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_DRAM = 0x400000, \textcolor{comment}{// Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAM}}
\DoxyCodeLine{00440         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_OTHER\_LLC\_MISS = 0x400000, \textcolor{comment}{// Response: counts L3 Miss: remote home requests that missed the L3 cache}}
\DoxyCodeLine{00441         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_NON\_DRAM = 0x800000, \textcolor{comment}{// Response: Non-\/DRAM requests that were serviced by IOH}}
\DoxyCodeLine{00442         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_CACHE\_DRAM = 0x7f0000, \textcolor{comment}{// Response: requests serviced by any source but IOH}}
\DoxyCodeLine{00443         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_CACHE\_DRAM = 0x7f0000, \textcolor{comment}{// Response: requests serviced by any source but IOH}}
\DoxyCodeLine{00444         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_DRAM = 0x600000, \textcolor{comment}{// Response: requests serviced by local or remote DRAM}}
\DoxyCodeLine{00445         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_LLC\_MISS = 0xf80000, \textcolor{comment}{// Response: requests that missed in L3}}
\DoxyCodeLine{00446         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_LLC\_MISS = 0xf80000, \textcolor{comment}{// Response: requests that missed in L3}}
\DoxyCodeLine{00447         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_CACHE\_DRAM = 0x270000, \textcolor{comment}{// Response: requests hit local core or uncore caches or local DRAM}}
\DoxyCodeLine{00448         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_REMOTE\_CACHE\_DRAM = 0x580000, \textcolor{comment}{// Response: requests that miss L3 and hit remote caches or DRAM}}
\DoxyCodeLine{00449         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_LOCAL\_CACHE = 0x70000, \textcolor{comment}{// Response: any local (core and socket) caches}}
\DoxyCodeLine{00450         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RESPONSE = 0xff0000, \textcolor{comment}{// Response: combination of all response umasks}}
\DoxyCodeLine{00451         OFFCORE\_RESPONSE\_1\_\_MASK\_\_WSM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RESPONSE = 0xff0000, \textcolor{comment}{// Response: combination of all response umasks}}
\DoxyCodeLine{00452         }
\DoxyCodeLine{00453     \};}
\DoxyCodeLine{00454 \};}
\DoxyCodeLine{00455 }
\DoxyCodeLine{00456 \textcolor{keyword}{namespace }wsm = optkit::intel::wsm;}

\end{DoxyCode}
