{
  "module_name": "cpu_if_regs.h",
  "hash_id": "c5abf83a0fde7b733ffd2621734378ab4216b130e1b0bdfe189e4fcb01f62ead",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/cpu_if_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_CPU_IF_REGS_H_\n#define ASIC_REG_CPU_IF_REGS_H_\n\n \n\n#define mmCPU_IF_ARUSER_OVR 0x4CC1104\n\n#define mmCPU_IF_ARUSER_OVR_EN 0x4CC1108\n\n#define mmCPU_IF_AWUSER_OVR 0x4CC110C\n\n#define mmCPU_IF_AWUSER_OVR_EN 0x4CC1110\n\n#define mmCPU_IF_ARUSER_MSB_OVR 0x4CC1114\n\n#define mmCPU_IF_AWUSER_MSB_OVR 0x4CC1120\n\n#define mmCPU_IF_AXCACHE_OVR 0x4CC1128\n\n#define mmCPU_IF_LOCK_OVR 0x4CC112C\n\n#define mmCPU_IF_PROT_OVR 0x4CC1130\n\n#define mmCPU_IF_MAX_OUTSTANDING 0x4CC1134\n\n#define mmCPU_IF_EARLY_BRESP_EN 0x4CC1138\n\n#define mmCPU_IF_FORCE_RSP_OK 0x4CC113C\n\n#define mmCPU_IF_CPU_SEI_INTR_STS 0x4CC1140\n\n#define mmCPU_IF_CPU_SEI_INTR_CLR 0x4CC1144\n\n#define mmCPU_IF_CPU_SEI_INTR_MASK 0x4CC1148\n\n#define mmCPU_IF_AXI_SPLIT_NO_WR_INFLIGHT 0x4CC114C\n\n#define mmCPU_IF_AXI_SPLIT_SEI_INTR_ID 0x4CC1150\n\n#define mmCPU_IF_TOTAL_WR_CNT 0x4CC1154\n\n#define mmCPU_IF_INFLIGHT_WR_CNT 0x4CC1158\n\n#define mmCPU_IF_TOTAL_RD_CNT 0x4CC115C\n\n#define mmCPU_IF_INFLIGHT_RD_CNT 0x4CC1160\n\n#define mmCPU_IF_SRAM_MSB_ADDR 0x4CC1164\n\n#define mmCPU_IF_CFG_MSB_ADDR 0x4CC1168\n\n#define mmCPU_IF_HBM_MSB_ADDR 0x4CC116C\n\n#define mmCPU_IF_PCIE_MSB_ADDR 0x4CC1170\n\n#define mmCPU_IF_KMD_HW_DIRTY_STATUS 0x4CC1174\n\n#define mmCPU_IF_MSTR_IF_E2E_FORCE_BP 0x4CC1188\n\n#define mmCPU_IF_MSTR_IF_E2E_GRCFL_CLR 0x4CC118C\n\n#define mmCPU_IF_LBW_TERMINATE_AWADDR_ERR 0x4CC11A0\n\n#define mmCPU_IF_LBW_TERMINATE_ARADDR_ERR 0x4CC11A4\n\n#define mmCPU_IF_CFG_LBW_TERMINATE_BRESP 0x4CC11A8\n\n#define mmCPU_IF_CFG_LBW_TERMINATE_RRESP 0x4CC11AC\n\n#define mmCPU_IF_PF_PQ_PI 0x4CC1200\n\n#define mmCPU_IF_PQ_BASE_ADDR_LOW 0x4CC1204\n\n#define mmCPU_IF_PQ_BASE_ADDR_HIGH 0x4CC1208\n\n#define mmCPU_IF_PQ_LENGTH 0x4CC120C\n\n#define mmCPU_IF_CQ_BASE_ADDR_LOW 0x4CC1210\n\n#define mmCPU_IF_CQ_BASE_ADDR_HIGH 0x4CC1214\n\n#define mmCPU_IF_CQ_LENGTH 0x4CC1218\n\n#define mmCPU_IF_EQ_BASE_ADDR_LOW 0x4CC1220\n\n#define mmCPU_IF_EQ_BASE_ADDR_HIGH 0x4CC1224\n\n#define mmCPU_IF_EQ_LENGTH 0x4CC1228\n\n#define mmCPU_IF_EQ_RD_OFFS 0x4CC122C\n\n#define mmCPU_IF_QUEUE_INIT 0x4CC1230\n\n#define mmCPU_IF_TPC_SERR_INTR_STS 0x4CC1300\n\n#define mmCPU_IF_TPC_SERR_INTR_CLR 0x4CC1304\n\n#define mmCPU_IF_TPC_SERR_INTR_MASK 0x4CC1308\n\n#define mmCPU_IF_TPC_DERR_INTR_STS 0x4CC1310\n\n#define mmCPU_IF_TPC_DERR_INTR_CLR 0x4CC1314\n\n#define mmCPU_IF_TPC_DERR_INTR_MASK 0x4CC1318\n\n#define mmCPU_IF_MME_SERR_INTR_STS_0 0x4CC1320\n\n#define mmCPU_IF_MME_SERR_INTR_STS_1 0x4CC1324\n\n#define mmCPU_IF_MME_SERR_INTR_STS_2 0x4CC1328\n\n#define mmCPU_IF_MME_SERR_INTR_STS_3 0x4CC132C\n\n#define mmCPU_IF_MME_SERR_INTR_CLR_0 0x4CC1330\n\n#define mmCPU_IF_MME_SERR_INTR_CLR_1 0x4CC1334\n\n#define mmCPU_IF_MME_SERR_INTR_CLR_2 0x4CC1338\n\n#define mmCPU_IF_MME_SERR_INTR_CLR_3 0x4CC133C\n\n#define mmCPU_IF_MME_SERR_INTR_MASK_0 0x4CC1340\n\n#define mmCPU_IF_MME_SERR_INTR_MASK_1 0x4CC1344\n\n#define mmCPU_IF_MME_SERR_INTR_MASK_2 0x4CC1348\n\n#define mmCPU_IF_MME_SERR_INTR_MASK_3 0x4CC134C\n\n#define mmCPU_IF_MME_DERR_INTR_STS_0 0x4CC1350\n\n#define mmCPU_IF_MME_DERR_INTR_STS_1 0x4CC1354\n\n#define mmCPU_IF_MME_DERR_INTR_STS_2 0x4CC1358\n\n#define mmCPU_IF_MME_DERR_INTR_STS_3 0x4CC135C\n\n#define mmCPU_IF_MME_DERR_INTR_CLR_0 0x4CC1360\n\n#define mmCPU_IF_MME_DERR_INTR_CLR_1 0x4CC1364\n\n#define mmCPU_IF_MME_DERR_INTR_CLR_2 0x4CC1368\n\n#define mmCPU_IF_MME_DERR_INTR_CLR_3 0x4CC136C\n\n#define mmCPU_IF_MME_DERR_INTR_MASK_0 0x4CC1370\n\n#define mmCPU_IF_MME_DERR_INTR_MASK_1 0x4CC1374\n\n#define mmCPU_IF_MME_DERR_INTR_MASK_2 0x4CC1378\n\n#define mmCPU_IF_MME_DERR_INTR_MASK_3 0x4CC137C\n\n#define mmCPU_IF_HDMA_SERR_INTR_STS 0x4CC1380\n\n#define mmCPU_IF_HDMA_SERR_INTR_CLR 0x4CC1384\n\n#define mmCPU_IF_HDMA_SERR_INTR_MASK 0x4CC1388\n\n#define mmCPU_IF_HDMA_DERR_INTR_STS 0x4CC1390\n\n#define mmCPU_IF_HDMA_DERR_INTR_CLR 0x4CC1394\n\n#define mmCPU_IF_HDMA_DERR_INTR_MASK 0x4CC1398\n\n#define mmCPU_IF_PDMA_SERR_INTR_STS 0x4CC13A0\n\n#define mmCPU_IF_PDMA_SERR_INTR_CLR 0x4CC13A4\n\n#define mmCPU_IF_PDMA_SERR_INTR_MASK 0x4CC13A8\n\n#define mmCPU_IF_PDMA_DERR_INTR_STS 0x4CC13B0\n\n#define mmCPU_IF_PDMA_DERR_INTR_CLR 0x4CC13B4\n\n#define mmCPU_IF_PDMA_DERR_INTR_MASK 0x4CC13B8\n\n#define mmCPU_IF_SRAM_SERR_INTR_STS 0x4CC13C0\n\n#define mmCPU_IF_SRAM_SERR_INTR_CLR 0x4CC13C4\n\n#define mmCPU_IF_SRAM_SERR_INTR_MASK 0x4CC13C8\n\n#define mmCPU_IF_SRAM_DERR_INTR_STS 0x4CC13D0\n\n#define mmCPU_IF_SRAM_DERR_INTR_CLR 0x4CC13D4\n\n#define mmCPU_IF_SRAM_DERR_INTR_MASK 0x4CC13D8\n\n#define mmCPU_IF_HBM_SERR_INTR_STS 0x4CC13E0\n\n#define mmCPU_IF_HBM_SERR_INTR_CLR 0x4CC13E4\n\n#define mmCPU_IF_HBM_SERR_INTR_MASK 0x4CC13E8\n\n#define mmCPU_IF_HBM_DERR_INTR_STS 0x4CC13F0\n\n#define mmCPU_IF_HBM_DERR_INTR_CLR 0x4CC13F4\n\n#define mmCPU_IF_HBM_DERR_INTR_MASK 0x4CC13F8\n\n#define mmCPU_IF_HMMU_SERR_INTR_STS 0x4CC1400\n\n#define mmCPU_IF_HMMU_SERR_INTR_CLR 0x4CC1404\n\n#define mmCPU_IF_HMMU_SERR_INTR_MASK 0x4CC1408\n\n#define mmCPU_IF_HMMU_DERR_INTR_STS 0x4CC1410\n\n#define mmCPU_IF_HMMU_DERR_INTR_CLR 0x4CC1414\n\n#define mmCPU_IF_HMMU_DERR_INTR_MASK 0x4CC1418\n\n#define mmCPU_IF_DEC_SERR_INTR_STS 0x4CC1420\n\n#define mmCPU_IF_DEC_SERR_INTR_CLR 0x4CC1424\n\n#define mmCPU_IF_DEC_SERR_INTR_MASK 0x4CC1428\n\n#define mmCPU_IF_DEC_DERR_INTR_STS 0x4CC1430\n\n#define mmCPU_IF_DEC_DERR_INTR_CLR 0x4CC1434\n\n#define mmCPU_IF_DEC_DERR_INTR_MASK 0x4CC1438\n\n#define mmCPU_IF_NIC_SERR_INTR_STS 0x4CC1440\n\n#define mmCPU_IF_NIC_SERR_INTR_CLR 0x4CC1444\n\n#define mmCPU_IF_NIC_SERR_INTR_MASK 0x4CC1448\n\n#define mmCPU_IF_NIC_DERR_INTR_STS 0x4CC1450\n\n#define mmCPU_IF_NIC_DERR_INTR_CLR 0x4CC1454\n\n#define mmCPU_IF_NIC_DERR_INTR_MASK 0x4CC1458\n\n#define mmCPU_IF_SYNC_MNGR_SERR_INTR_STS 0x4CC1460\n\n#define mmCPU_IF_SYNC_MNGR_SERR_INTR_CLR 0x4CC1464\n\n#define mmCPU_IF_SYNC_MNGR_SERR_INTR_MASK 0x4CC1468\n\n#define mmCPU_IF_SYNC_MNGR_DERR_INTR_STS 0x4CC1470\n\n#define mmCPU_IF_SYNC_MNGR_DERR_INTR_CLR 0x4CC1474\n\n#define mmCPU_IF_SYNC_MNGR_DERR_INTR_MASK 0x4CC1478\n\n#define mmCPU_IF_HIF_SERR_INTR_STS 0x4CC1480\n\n#define mmCPU_IF_HIF_SERR_INTR_CLR 0x4CC1484\n\n#define mmCPU_IF_HIF_SERR_INTR_MASK 0x4CC1488\n\n#define mmCPU_IF_HIF_DERR_INTR_STS 0x4CC1490\n\n#define mmCPU_IF_HIF_DERR_INTR_CLR 0x4CC1494\n\n#define mmCPU_IF_HIF_DERR_INTR_MASK 0x4CC1498\n\n#define mmCPU_IF_XBAR_SERR_INTR_STS 0x4CC14A0\n\n#define mmCPU_IF_XBAR_SERR_INTR_CLR 0x4CC14A4\n\n#define mmCPU_IF_XBAR_SERR_INTR_MASK 0x4CC14A8\n\n#define mmCPU_IF_XBAR_DERR_INTR_STS 0x4CC14B0\n\n#define mmCPU_IF_XBAR_DERR_INTR_CLR 0x4CC14B4\n\n#define mmCPU_IF_XBAR_DERR_INTR_MASK 0x4CC14B8\n\n#define mmCPU_IF_TPC_SEI_INTR_STS 0x4CC14C0\n\n#define mmCPU_IF_TPC_SEI_INTR_CLR 0x4CC14C4\n\n#define mmCPU_IF_TPC_SEI_INTR_MASK 0x4CC14C8\n\n#define mmCPU_IF_MME_SEI_INTR_STS_0 0x4CC14D0\n\n#define mmCPU_IF_MME_SEI_INTR_STS_1 0x4CC14D4\n\n#define mmCPU_IF_MME_SEI_INTR_STS_2 0x4CC14D8\n\n#define mmCPU_IF_MME_SEI_INTR_STS_3 0x4CC14DC\n\n#define mmCPU_IF_MME_SEI_INTR_CLR_0 0x4CC14E0\n\n#define mmCPU_IF_MME_SEI_INTR_CLR_1 0x4CC14E4\n\n#define mmCPU_IF_MME_SEI_INTR_CLR_2 0x4CC14E8\n\n#define mmCPU_IF_MME_SEI_INTR_CLR_3 0x4CC14EC\n\n#define mmCPU_IF_MME_SEI_INTR_MASK_0 0x4CC14F0\n\n#define mmCPU_IF_MME_SEI_INTR_MASK_1 0x4CC14F4\n\n#define mmCPU_IF_MME_SEI_INTR_MASK_2 0x4CC14F8\n\n#define mmCPU_IF_MME_SEI_INTR_MASK_3 0x4CC14FC\n\n#define mmCPU_IF_PLL_LSB_SEI_INTR_STS 0x4CC1500\n\n#define mmCPU_IF_PLL_LSB_SEI_INTR_CLR 0x4CC1504\n\n#define mmCPU_IF_PLL_LSB_SEI_INTR_MASK 0x4CC1508\n\n#define mmCPU_IF_PLL_MSB_SEI_INTR_STS 0x4CC1510\n\n#define mmCPU_IF_PLL_MSB_SEI_INTR_CLR 0x4CC1514\n\n#define mmCPU_IF_PLL_MSB_SEI_INTR_MASK 0x4CC1518\n\n#define mmCPU_IF_HMMU_SEI_INTR_STS 0x4CC1520\n\n#define mmCPU_IF_HMMU_SEI_INTR_CLR 0x4CC1524\n\n#define mmCPU_IF_HMMU_SEI_INTR_MASK 0x4CC1528\n\n#define mmCPU_IF_HDMA_SEI_INTR_STS 0x4CC1530\n\n#define mmCPU_IF_HDMA_SEI_INTR_CLR 0x4CC1534\n\n#define mmCPU_IF_HDMA_SEI_INTR_MASK 0x4CC1538\n\n#define mmCPU_IF_PDMA_SEI_INTR_STS 0x4CC1540\n\n#define mmCPU_IF_PDMA_SEI_INTR_CLR 0x4CC1544\n\n#define mmCPU_IF_PDMA_SEI_INTR_MASK 0x4CC1548\n\n#define mmCPU_IF_HBM_SEI_INTR_STS 0x4CC1550\n\n#define mmCPU_IF_HBM_SEI_INTR_CLR 0x4CC1554\n\n#define mmCPU_IF_HBM_SEI_INTR_MASK 0x4CC1558\n\n#define mmCPU_IF_DEC_SEI_INTR_STS 0x4CC1560\n\n#define mmCPU_IF_DEC_SEI_INTR_CLR 0x4CC1564\n\n#define mmCPU_IF_DEC_SEI_INTR_MASK 0x4CC1568\n\n#define mmCPU_IF_HIF_SEI_INTR_STS 0x4CC1570\n\n#define mmCPU_IF_HIF_SEI_INTR_CLR 0x4CC1574\n\n#define mmCPU_IF_HIF_SEI_INTR_MASK 0x4CC1578\n\n#define mmCPU_IF_SYNC_MNGR_SEI_INTR_STS 0x4CC1580\n\n#define mmCPU_IF_SYNC_MNGR_SEI_INTR_CLR 0x4CC1584\n\n#define mmCPU_IF_SYNC_MNGR_SEI_INTR_MASK 0x4CC1588\n\n#define mmCPU_IF_NIC_SEI_INTR_STS 0x4CC1590\n\n#define mmCPU_IF_NIC_SEI_INTR_CLR 0x4CC1594\n\n#define mmCPU_IF_NIC_SEI_INTR_MASK 0x4CC1598\n\n#define mmCPU_IF_PCIE_SPI_INTR_STS 0x4CC1600\n\n#define mmCPU_IF_PCIE_SPI_INTR_CLR 0x4CC1604\n\n#define mmCPU_IF_PCIE_SPI_INTR_MASK 0x4CC1608\n\n#define mmCPU_IF_MME_SPI_INTR_STS_0 0x4CC1610\n\n#define mmCPU_IF_MME_SPI_INTR_STS_1 0x4CC1614\n\n#define mmCPU_IF_MME_SPI_INTR_STS_2 0x4CC1618\n\n#define mmCPU_IF_MME_SPI_INTR_STS_3 0x4CC161C\n\n#define mmCPU_IF_MME_SPI_INTR_CLR_0 0x4CC1620\n\n#define mmCPU_IF_MME_SPI_INTR_CLR_1 0x4CC1624\n\n#define mmCPU_IF_MME_SPI_INTR_CLR_2 0x4CC1628\n\n#define mmCPU_IF_MME_SPI_INTR_CLR_3 0x4CC162C\n\n#define mmCPU_IF_MME_SPI_INTR_MASK_0 0x4CC1630\n\n#define mmCPU_IF_MME_SPI_INTR_MASK_1 0x4CC1634\n\n#define mmCPU_IF_MME_SPI_INTR_MASK_2 0x4CC1638\n\n#define mmCPU_IF_MME_SPI_INTR_MASK_3 0x4CC163C\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_0 0x4CC1640\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_1 0x4CC1644\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_2 0x4CC1648\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_3 0x4CC164C\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_4 0x4CC1650\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_5 0x4CC1654\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_6 0x4CC1658\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_7 0x4CC165C\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_8 0x4CC1660\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_9 0x4CC1664\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_10 0x4CC1668\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_11 0x4CC166C\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_12 0x4CC1670\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_13 0x4CC1674\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_14 0x4CC1678\n\n#define mmCPU_IF_HMMU_SPI_INTR_STS_15 0x4CC167C\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_0 0x4CC1680\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_1 0x4CC1684\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_2 0x4CC1688\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_3 0x4CC168C\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_4 0x4CC1690\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_5 0x4CC1694\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_6 0x4CC1698\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_7 0x4CC169C\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_8 0x4CC16A0\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_9 0x4CC16A4\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_10 0x4CC16A8\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_11 0x4CC16AC\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_12 0x4CC16B0\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_13 0x4CC16B4\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_14 0x4CC16B8\n\n#define mmCPU_IF_HMMU_SPI_INTR_CLR_15 0x4CC16BC\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_0 0x4CC16C0\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_1 0x4CC16C4\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_2 0x4CC16C8\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_3 0x4CC16CC\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_4 0x4CC16D0\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_5 0x4CC16D4\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_6 0x4CC16D8\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_7 0x4CC16DC\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_8 0x4CC16E0\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_9 0x4CC16E4\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_10 0x4CC16E8\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_11 0x4CC16EC\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_12 0x4CC16F0\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_13 0x4CC16F4\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_14 0x4CC16F8\n\n#define mmCPU_IF_HMMU_SPI_INTR_MASK_15 0x4CC16FC\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_0 0x4CC1700\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_1 0x4CC1704\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_2 0x4CC1708\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_3 0x4CC170C\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_4 0x4CC1710\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_5 0x4CC1714\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_6 0x4CC1718\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_7 0x4CC171C\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_8 0x4CC1720\n\n#define mmCPU_IF_DEC_SPI_INTR_STS_9 0x4CC1724\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_0 0x4CC1730\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_1 0x4CC1734\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_2 0x4CC1738\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_3 0x4CC173C\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_4 0x4CC1740\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_5 0x4CC1744\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_6 0x4CC1748\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_7 0x4CC174C\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_8 0x4CC1750\n\n#define mmCPU_IF_DEC_SPI_INTR_CLR_9 0x4CC1754\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_0 0x4CC1760\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_1 0x4CC1764\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_2 0x4CC1768\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_3 0x4CC176C\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_4 0x4CC1770\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_5 0x4CC1774\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_6 0x4CC1778\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_7 0x4CC177C\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_8 0x4CC1780\n\n#define mmCPU_IF_DEC_SPI_INTR_MASK_9 0x4CC1784\n\n#define mmCPU_IF_HIF_SPI_INTR_STS 0x4CC17A0\n\n#define mmCPU_IF_HIF_SPI_INTR_CLR 0x4CC17A4\n\n#define mmCPU_IF_HIF_SPI_INTR_MASK 0x4CC17A8\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_0 0x4CC17B0\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_1 0x4CC17B4\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_2 0x4CC17B8\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_3 0x4CC17BC\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_4 0x4CC17C0\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_5 0x4CC17C4\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_6 0x4CC17C8\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_7 0x4CC17CC\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_8 0x4CC17D0\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_9 0x4CC17D4\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_10 0x4CC17D8\n\n#define mmCPU_IF_NIC_SPI_INTR_STS_11 0x4CC17DC\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_0 0x4CC17E0\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_1 0x4CC17E4\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_2 0x4CC17E8\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_3 0x4CC17EC\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_4 0x4CC17F0\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_5 0x4CC17F4\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_6 0x4CC17F8\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_7 0x4CC17FC\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_8 0x4CC1800\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_9 0x4CC1804\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_10 0x4CC1808\n\n#define mmCPU_IF_NIC_SPI_INTR_CLR_11 0x4CC180C\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_0 0x4CC1810\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_1 0x4CC1814\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_2 0x4CC1818\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_3 0x4CC181C\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_4 0x4CC1820\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_5 0x4CC1824\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_6 0x4CC1828\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_7 0x4CC182C\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_8 0x4CC1830\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_9 0x4CC1834\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_10 0x4CC1838\n\n#define mmCPU_IF_NIC_SPI_INTR_MASK_11 0x4CC183C\n\n#define mmCPU_IF_DEC_ECO_INTR_STS 0x4CC1840\n\n#define mmCPU_IF_DEC_ECO_INTR_CLR 0x4CC1844\n\n#define mmCPU_IF_DEC_ECO_INTR_MASK 0x4CC1848\n\n#define mmCPU_IF_HIF_ECO_INTR_STS 0x4CC1850\n\n#define mmCPU_IF_HIF_ECO_INTR_CLR 0x4CC1854\n\n#define mmCPU_IF_HIF_ECO_INTR_MASK 0x4CC1858\n\n#define mmCPU_IF_HMMU_ECO_INTR_STS 0x4CC1860\n\n#define mmCPU_IF_HMMU_ECO_INTR_CLR 0x4CC1864\n\n#define mmCPU_IF_HMMU_ECO_INTR_MASK 0x4CC1868\n\n#define mmCPU_IF_NIC_ECO_INTR_STS 0x4CC1870\n\n#define mmCPU_IF_NIC_ECO_INTR_CLR 0x4CC1874\n\n#define mmCPU_IF_NIC_ECO_INTR_MASK 0x4CC1878\n\n#define mmCPU_IF_MSI_X_INTR_STS_0 0x4CC1900\n\n#define mmCPU_IF_MSI_X_INTR_STS_1 0x4CC1904\n\n#define mmCPU_IF_MSI_X_INTR_STS_2 0x4CC1908\n\n#define mmCPU_IF_MSI_X_INTR_STS_3 0x4CC190C\n\n#define mmCPU_IF_MSI_X_INTR_STS_4 0x4CC1910\n\n#define mmCPU_IF_MSI_X_INTR_STS_5 0x4CC1914\n\n#define mmCPU_IF_MSI_X_INTR_STS_6 0x4CC1918\n\n#define mmCPU_IF_MSI_X_INTR_STS_7 0x4CC191C\n\n#define mmCPU_IF_MSI_X_INTR_STS_8 0x4CC1920\n\n#define mmCPU_IF_MSI_X_INTR_STS_9 0x4CC1924\n\n#define mmCPU_IF_MSI_X_INTR_STS_10 0x4CC1928\n\n#define mmCPU_IF_MSI_X_INTR_STS_11 0x4CC192C\n\n#define mmCPU_IF_MSI_X_INTR_STS_12 0x4CC1930\n\n#define mmCPU_IF_MSI_X_INTR_STS_13 0x4CC1934\n\n#define mmCPU_IF_MSI_X_INTR_STS_14 0x4CC1938\n\n#define mmCPU_IF_MSI_X_INTR_STS_15 0x4CC193C\n\n#define mmCPU_IF_MSI_X_INTR_CLR_0 0x4CC1940\n\n#define mmCPU_IF_MSI_X_INTR_CLR_1 0x4CC1944\n\n#define mmCPU_IF_MSI_X_INTR_CLR_2 0x4CC1948\n\n#define mmCPU_IF_MSI_X_INTR_CLR_3 0x4CC194C\n\n#define mmCPU_IF_MSI_X_INTR_CLR_4 0x4CC1950\n\n#define mmCPU_IF_MSI_X_INTR_CLR_5 0x4CC1954\n\n#define mmCPU_IF_MSI_X_INTR_CLR_6 0x4CC1958\n\n#define mmCPU_IF_MSI_X_INTR_CLR_7 0x4CC195C\n\n#define mmCPU_IF_MSI_X_INTR_CLR_8 0x4CC1960\n\n#define mmCPU_IF_MSI_X_INTR_CLR_9 0x4CC1964\n\n#define mmCPU_IF_MSI_X_INTR_CLR_10 0x4CC1968\n\n#define mmCPU_IF_MSI_X_INTR_CLR_11 0x4CC196C\n\n#define mmCPU_IF_MSI_X_INTR_CLR_12 0x4CC1970\n\n#define mmCPU_IF_MSI_X_INTR_CLR_13 0x4CC1974\n\n#define mmCPU_IF_MSI_X_INTR_CLR_14 0x4CC1978\n\n#define mmCPU_IF_MSI_X_INTR_CLR_15 0x4CC197C\n\n#define mmCPU_IF_MSI_X_INTR_MASK_0 0x4CC1980\n\n#define mmCPU_IF_MSI_X_INTR_MASK_1 0x4CC1984\n\n#define mmCPU_IF_MSI_X_INTR_MASK_2 0x4CC1988\n\n#define mmCPU_IF_MSI_X_INTR_MASK_3 0x4CC198C\n\n#define mmCPU_IF_MSI_X_INTR_MASK_4 0x4CC1990\n\n#define mmCPU_IF_MSI_X_INTR_MASK_5 0x4CC1994\n\n#define mmCPU_IF_MSI_X_INTR_MASK_6 0x4CC1998\n\n#define mmCPU_IF_MSI_X_INTR_MASK_7 0x4CC199C\n\n#define mmCPU_IF_MSI_X_INTR_MASK_8 0x4CC19A0\n\n#define mmCPU_IF_MSI_X_INTR_MASK_9 0x4CC19A4\n\n#define mmCPU_IF_MSI_X_INTR_MASK_10 0x4CC19A8\n\n#define mmCPU_IF_MSI_X_INTR_MASK_11 0x4CC19AC\n\n#define mmCPU_IF_MSI_X_INTR_MASK_12 0x4CC19B0\n\n#define mmCPU_IF_MSI_X_INTR_MASK_13 0x4CC19B4\n\n#define mmCPU_IF_MSI_X_INTR_MASK_14 0x4CC19B8\n\n#define mmCPU_IF_MSI_X_INTR_MASK_15 0x4CC19BC\n\n#define mmCPU_IF_MSI_X_BUSY_INTR_STS 0x4CC19C0\n\n#define mmCPU_IF_MSI_X_BUSY_INTR_CLR 0x4CC19C4\n\n#define mmCPU_IF_MSI_X_BUSY_INTR_MASK 0x4CC19C8\n\n#define mmCPU_IF_MSI_X_GEN_ADDR 0x4CC19D0\n\n#define mmCPU_IF_MSI_X_GEN_DATA 0x4CC19D4\n\n#define mmCPU_IF_MSI_X_GEN_AWPROT 0x4CC19D8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}