$date
	Sat Oct 22 22:35:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#437415
b10101 !
1"
#437418
b10101 &
b10101 %
1$
#437419
0"
#437422
b1000000 &
b1000000 %
#437426
b100000 &
b100000 %
#437430
b10000 &
b10000 %
#437434
b1000 &
b1000 %
#437438
b100 &
b100 %
#437442
b10 &
b10 %
#437446
b1 &
1#
b1 %
#437450
b0 &
b0 %
0#
0$
#1355444
b100 !
1"
#1355446
b100 &
b100 %
1$
#1355447
0"
#1355450
b10 &
b10 %
#1355454
b1 &
1#
b1 %
#1355458
b0 &
b0 %
0#
0$
#2428351
b11010 !
1"
#2428354
b11010 &
b11010 %
1$
#2428355
0"
#2428358
b1101 &
b1101 %
#2428362
b101000 &
b101000 %
#2428366
b10100 &
b10100 %
#2428370
b1010 &
b1010 %
#2428374
b101 &
b101 %
#2428378
b10000 &
b10000 %
#2428382
b1000 &
b1000 %
#2428386
b100 &
b100 %
#2428390
b10 &
b10 %
#2428394
b1 &
b1 %
1#
#2428398
b0 &
0#
b0 %
0$
#4500012
