ECE124
======

Digital circuits and systems.

    Instructor: Andrew Kennings
    Website: http://sifaka.uwaterloo.ca/~akenning/courses/ece124/

$$
\newcommand{\set}[1]{\left\{ #1 \right\}}
\newcommand{\tup}[1]{\left\langle #1 \right\rangle}
\newcommand{\abs}[1]{\left\lvert #1 \right\rvert}
\newcommand{\floor}[1]{\left\lfloor #1 \right\rfloor}
\newcommand{\mb}[1]{\mathbb{#1}}
\newcommand{\rem}{\operatorname{rem}}
\newcommand{\sign}{\operatorname{sign}}
\newcommand{\imag}{\boldsymbol{i}}
\newcommand{\dee}{\mathop{}\!\mathrm{d}}
\newcommand{\lH}{\overset{\text{l'H}}{=}}
\newcommand{\evalat}[1]{\left.\left(#1\right)\right|}
\newcommand{\sech}{\operatorname{sech}}
\newcommand{\spn}{\operatorname{Span}}
\newcommand{\proj}{\operatorname{proj}}
\newcommand{\prp}{\operatorname{perp}}
\newcommand{\refl}{\operatorname{refl}}
\newcommand{\magn}[1]{\left\lVert #1 \right\rVert}
\newcommand{\rank}{\operatorname{rank}}
\newcommand{\sys}[2]{\left[ #1 \mid #2\hskip2pt \right]}
\newcommand{\range}{\operatorname{Range}}
\newcommand{\adj}{\operatorname{adj}}
\newcommand{\cof}{\operatorname{cof}}
\newcommand{\diag}{\operatorname{diag}}
\newcommand{\formlp}{\operatorname{Form}(\mathcal{L}_P)}
$$

# 5/1/15

The assignments and other course resources can be found on the course website. They will not be posted to LEARN.

Boolean Algebra
---------------

See the CS245 notes for description of Boolean algebra.

Binary functions are defined using a truth table, or a Boolean logic formula. An example of a binary function is $f = f(x, y)$. Problem with truth tables is that they're big, and hard to manipulate.

Boolean AND is represented with $x \cdot y$, $xy$, or $x \wedge y$. The schematic symbol for this operation is a rectangle with one side completely rounded into a semicircle with the output wire, and the other flat and with input wires.

Boolean OR is represented with $x + y$. The schematic symbol for this operation is a rectangle with one side completely rounded into a semicircle with the output wire, with the other side curved inward and has input wires leading into it.

Boolean NOT is represented with $\overline x$, $!x$, $x'$, or $\neg x$. The schematic symbol for this operation is a triangle with a circle on the pointed end, which has the output wire, and the input wire is on the other end.

There is also an order of operations for these operations. From highest precedence to lowest, the operators are NOT, AND, and OR.

# 7/1/15

Minterms/Maxterms
-----------------

A **minterm** is a particular Boolean expression for a particular input to an $n$-input function. The minterm is special because it is easy to construct algorithmically from a truth table.

The minterm $m_i$ of a truth table's row $i$ is the an OR expression with an operand for each function input where each operand is $x_i$ if $x_i = 1$ for that row and $\neg x_i$ if $x_i = 0$.

Given a truth table, we can construct an expression that is equivalent to the function it represents as follows:

1. Create an empty expression $m$.
2. For each row $x_0, \ldots, x_n, f$ in the truth table:
  1. Create an empty expression $m_i$.
  2. For all $1 \le i \le n$:
    1. If $x_i = 0$, let $m_i$ become $m_i \cdot \neg x_i$.
    2. If $x_i = 1$, let $m_i$ become $m_i \cdot x_i$.
  3. If and only if $f = 1$, let $m$ become $m \vee m_i$. Note that $m_i$ is true if and only if the inputs match those in the current row of the truth table.
3. Note that $m$ is true if and only if $f = 1$, since there is an $m_i$ term for all the rows in the truth table that are true, and none of them match any rows in the truth table that are not true.

Here, each $m_i$ is a minterm. $m$ is the sum of minterms/canonical sum of products, defined below.

The **canonical sum of products/sum of minterms** is when we OR all the minterms ($m_i$) that have $f = 1$ for their corresponding truth table rows, in order.

The **maxterms** of a function are the duals of the minterms - similar to the minterms, but with AND instead of OR, and $\neg x$ and $x$ where we used to have $x$ and $\neg x$.

The maxterm $M_i$ of a truth table's row $i$ is the an OR expression with an operand for each function input where each operand is $x_i$ if $x_i = 1$ for that row and $\neg x_i$ if $x_i = 0$.

The maxterm is true if and only if the inputs _do not match the inputs in the corresponding row in the truth table_. This is the opposite of a minterm being true if and only if the inputs do match the inputs.

The **canonical product of sums/product of maxterms** is when we AND all the maxterms that have $f = 0$ for their corresponding truth table rows, in order. In other words, it is an expression that ensures that the inputs do not match the first row resulting in 0, and do not match the second row resulting in 0, and so on.

The sum of minterms and product of maxterms are special because it is exactly equivalent to the original function. The term **canonical** means that they are unique - there is only one way to write it correctly.

Minterms determine when we need to turn the function on. Maxterms determine when we need to turn the function off.

A $n$-level expression is an expression that has a maximum tree depth of $n$. $xy + z$ is a 2-level expression, and when we draw the circuit, it has 2 levels of gates - the depth of the circuit tree. The level of a circuit is the length of the longest path from a circuit input to an output.

For example, if a 2-input function has the following truth table:

| x | y | f |
|:--|:--|:--|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

The minterms are $\neg x \neg y$ and $x y$, and the maxterms are $x \neg y$ and $\neg x y$. As a result, we can write $f$ as $\neg x \neg y + x y$ (sum of minterms) or $(x + \neg y)(\neg x + y)$ (product of maxterms).

Our goal is to use the simplest possible circuits. We can choose whether to use the sum of minterms or product of maxterms, but we can also use Boolean algebra to further simplify any expression.

Boolean Algebra
---------------

Axioms of Boolean algebra:

1. Closure over operations: given $x, y \in \set{0, 1}$, $x \cdot y, x + y, \neg x \in \set{0, 1}$.
2. Operation identities: given $x \in \set{0, 1}$, $x + 0 = x$ and $x \cdot 1 = x$. $0$ is the OR identity and $1$ is the AND identity.
3. Commutativity: given $x, y \in \set{0, 1}$, $x + y = y + x$ and $x \cdot y = y \cdot x$.
4. Distributivity: $x + y \cdot z = (x + y) \cdot (x + z)$ (distributivity over OR) and $x \cdot (y + z) = x \cdot y + x \cdot z$.
5. Negation existance: given $x \in \set{0, 1}$, there must exist an element $\neg x$ such that $x + \neg x = 1$ and $x \cdot \neg x = 0$.
6. Unique elements: there must exist $x, y \in \set{0, 1}$ such that $x \ne y$.

We can now prove theorems using truth tables, or using axioms:

Additional theorems:

1. $x + x = x$ and $x \cdot x = x$
2. $x + 1 = 1$ and $x \cdot 0 = 0$
3. $\neg \neg x = x$ (double negation)
4. $x + (y + z) = (x + y) + z$ and $x \cdot (y \cdot z) = (x \cdot y) \cdot z$ (associativity)
5. $\neg (x + y) = \neg x \cdot \neg y$ and $\neg (x \cdot y) = \neg x + \neg y$ (De Morgan's Law)
6. $x + x \cdot y = x$ and $x \cdot (x + y) = x$ (adsorption)

# 9/1/15

Simplify $\overline{\overline{cd} + a} + a + cd + ab$:

> $$
\begin{align*}
\overline{\overline{cd} + a} + a + cd + ab &= \overline{\overline{c}}d\overline{a} + a + cd + ab = cd\overline{a} + a + cd + ab \\
&= cd(\overline{a} + 1) + a + ab = cd + a + ab = cd + a(1 + b) = cd + a
\end{align*}
$$  
> Note that this is still a **sum of products** (SOP), although it isn't necessarily unique. A product of sums (POS) is what we would get if we worked with maxterms. A sum of products is always a 2-level circuit.  

We can use Boolean algebra to convert the sum of minterms or product of maxterms into a simplified expression. This allows us to convert a truth table into a sinple Boolean expression.

We can also represent a sum of minterms like $m_{a_1} + \ldots + m_{a_n}$ using the shorthand notation $\sum(a_1, \ldots, a_n)$. For example, $f = m_3 + m_5 + m_6 + m_7$ can also be written as $\sum(3, 5, 6, 7)$.

Likewise, maxterms have a shorthand as well: $M_{a_1} + \ldots + M_{a_n}$ can be written as $\prod(a_1, \ldots, a_n)$.

Each logical operation has a physical cost when we build the circuit in real life. For now, each gate costs 1 unit, each gate input costs 1 unit, and the inverters at inputs are free. For example, $xy + yz$ has a 2-input OR, and two 2-input ANDs, so it has a cost of $(1 + 2) + 2 \cdot (1 + 2) = 9$.

To convert between a sum of products and a product of sums, invert it twice and apply De Morgan's laws. For example, let $f = \sum(1, 4, 7)$:

> Clearly, $f = m_1 + m_4 + m_7 = \overline{\overline{f}}$.  
> Clearly, $\overline{f} = m_0 + m_2 + m_3 + m_5 + m_6$, the minterms that are not part of the function.  
> So $f = \overline{m_0 + m_2 + m_3 + m_5 + m_6} = \overline{m_0}\overline{m_2}\overline{m_3}\overline{m_5}\overline{m_6}$, by De Morgan's laws.  
> Note that $\overline{m_i} = M_i$ - a maxterm is the negation of its corresponding minterm.  
> So $f = \overline{m_0}\overline{m_2}\overline{m_3}\overline{m_5}\overline{m_6} = M_0 M_2 M_3 M_5 M_6$, a product of sums, as required.  

# 12/1/15

Other Logic Gates
-----------------

The NAND gate is an AND gate with an inverted output, written $x \uparrow y$. The NOR gate is an OR gate with an inverted output, written $x \downarrow y$.

When we invert an input or an output, we can just put a hollow small bubble/circle inline with the wire, conventionally touching the gate.

Note that NAND and NOR are not associative, so two NAND/NOR gates chained together is different from a three-input NAND/NOR gate.

These gates are extremely useful for circuits built using technology such as CMOS. In CMOS, the cheapest construct is the NAND gate, so we tend to make other constructs in terms of NAND gates.

However, we generally want to work with normal gates like AND and OR, and convert it into NAND at the end. Since NAND and NOR are universal, any combinatorial circuit can be represented using just one of these gates.

To convert sums of products into NAND logic, simply negate the whole thing twice and apply De Morgan's law. For example, $f = a \overline b + \overline b + c = \overline{\overline f} = \overline{\overline{a \overline b} \overline{\overline a b} \overline c}$, and the final result is all NAND gates. This can also be done recursively on subexpressions. This also works for converting products of sums into NOR logic.

Alternatively, we can also just replace each individual gate with its NAND equivalent. For reference, $x + y = (x \uparrow x) \uparrow (y \uparrow y)$, $xy = (x \uparrow y) \uparrow (x \uparrow y)$, and $\overline x = x \uparrow x$.

This also works graphically. In a circuit schematic, simply insert two back-to-back inverters inline to wires, until it is possible to see NAND forms. By moving one of a pair of inserted inverters into the output for an AND gate, for example, we can replace the AND and NOT with a NAND gate.

Essentially, we first insert pairs of inverters until all gates have been converted into NAND, then remove any remaining back-to-back inverters (since they cancel each other out) and replace any remaining single inverters with their NAND forms.

# 13/1/15

Boolean XOR is represented with $x \oplus y$. The schematic symbol for this operation is an OR gate, but with the concave side having two lines. It has the same precedence in Boolean algebra as the AND gate.

Boolean XOR essentially is true if and only if there are an odd number of operands that are true. For two inputs this is useful as an inequality operator $\ne$.

$x \oplus y = \overline x y + x \overline y$. This pattern appears quite often in practical Boolean algebra, and so using XOR can often simplify formulas quite a bit. Plus, in technologies like CMOS, XOR can be implemented significantly cheaper than its long, SOP form, so we can save on cost too by using this.

Boolean NXOR (also known as XNOR) is simply XOR inverted. For two inputs this is useful as an equality operator $=$.

A **buffer** is a special identity gate, $f = x$, which has the same output as it does input. It has the same symbol as the inverter, but without the circle at the output.

This is useful for amplifying signals and supplying current when there are a lot of branches. Additionally, it can act as a diode (in 3-level logic) when placed in a real circuit. Plus, sometimes we use it for slowing down a signal slightly to improve timing synchronocity. Mathematically, it does not serve any purpose.

A tri-state buffer is similar, but has another input called Enable coming out of one side. When the Enable wire is high, the output is the same as the input. When enable is low, the output is disconnected from the input - the value of the output is not specified.

Tri-state buffers are useful if we want to connect multiple sources to the same destination. For example, in RAM we might have one per RAM cell, and selectively connect and disconnect the RAM cell such that only one cell is actually connected to the destination at a given time. This is important, since if we have two RAM cells connected at the same time, one with 0's and one with 1's, there would be a short circuit.

Karnaugh Maps
-------------

Karnaugh maps (K-maps) are a way of describing Boolean functions with around 5 or less inputs (for larger inputs, it becomes impractical, as the number of table cells grows with $2^n$).

K-maps are also useful because they can be used to minimise functions by graphically performing Boolean algebra.

Consider K-map for the function $f = \overline x \overline y + \overine x y + x y$:

| $y$\$x$ | 0 | 1 |
|:--------|:--|:--|
| **0**   | 1 | 0 |
| **1**   | 1 | 1 |

Note that each normal box (rectangle) corresponds to a row in the truth table for the function, and each 1 in a normal box corresponds to a minterm.

Note that the bottom two are both 1. That means that the value of $x$ does not influence the bottom row, so we can draw a rectangle around the bottom two, which represents $y$.

Note that we can do the same for the leftmost row of two 1's, a rectangle around the two representing $\overline x$.

If we want to minimise a function, the goal of K-mapping is to find the smallest possible number of the largest possible rectangles that cover all the 1 boxes and do not cover any 0 boxes (floating boxes don't matter). In each step, we try to draw a rectangle that encloses as many 1's as possible without enclosing any 0's.

This implies that there may be multiple optimal minimal versions of the function, with the same cost. This is represented by multiple minimal rectangle possibilities in the table, or multiple factoring possibilities in the Boolean expression

All rectangles must have side lengths that are powers of 2.

Mathematically, when we draw a rectangle we are duplicating a term and then factoring an input out. The boxes we drew above corresponded to the operations $f = \overline x \overline y + \overline x y + xy = \overline x \overline y + \overline x y + xy + \overline x y = \overline x(\overline y + y) + y(x + \overline x) = \overline x + y$.

Basically, every rectangle duplicates and factors two terms, repeatedly for larger rectangles. This is the reason rectangles need to have dimensions that are powers of 2. Larger rectangles result in products with fewer factors. Fewer rectangles result in fewer products.

The above technique resulted in a sum of products. To get a product of sums, draw maximum rectangles that cover all 0's but no 1's. Rather than a product, each rectangle has a corresponding sum, made up of the inverted inputs that actually matter in making the function 0.

For example, if there is a 0 at $x_1 = 0, x_2 = 0, x_3 = 1, x_4 = 1$, the rectangle surrounding just that 0 is associated with $x_1 + x_2 + \overline{x_3} + \overline{x_4}$. The minimized product of sums is simply the product of the sum associated with each rectangle.

Also, the sides are labelled using grey code, and the rectangles can wrap around the sides of the table.

# 14/1/15

When doing K-maps, we can read off the answer from the rectangles by looking at which variables did not change within the minterms in a given rectangle. If all the minterms in a rectangle have $x_1$ equal to 0, but all other variables may change, then the rectangle represents the term $\overline x_1$.

If we look at the table and see that no rectangles can be expanded, that means that in the Boolean expression, there is no more factoring or collapsing left to be done.

For K-maps of larger dimensions, we label the rows and columns using grey code - a binary counting system in which only one bit changes when incrementing or decrementing a value. The grey code is recursively defined. The 1-bit grey code is `grey_code(1) = [0, 1]`. The $n$-bit grey code is `grey_code[n] = map(grey_code[n - 1], lambda code: 0 .. code) + map(reversed(grey_code[n - 1]), lambda code: 1 .. code)`.

In other words, to get the next grey code, we prepend a 0 to every binary string in the current grey code, and prepend a 1 to the reversed version of the current grey code, then put these two together.

Every variable splits the output space of a function in half. Let $f(x_1, \ldots, x_n)$ be a Boolean function. Let $f_0$ represent $f(0, x_2, \ldots, x_n)$ and $f_1$ represent $f(1, x_2, \ldots, x_n)$.

# 16/1/15

### More Dimensions

The 5-input K-map is 3-dimensional. This is because the rectangles in 2D can only factor up to 2 variables per dimension.

As a result, it is difficult to visualize. Instead, what we can do is $f = \overline x f_0 + x f_1$, and then do one K-map for $f_0$ and one for $f_1$ side by side. This represents a 4 by 4 by 2 cuboid. Now, instead of finding rectangles, we find cuboids - we can join rectangles that are adjacent across their K-map, but also between the two K-maps:


| $x_3 x_4$\$x_1 x_2, x_5 = 0$ | 00 | 01 | 11 | 10 |
|:-----------------------------|:---|:---|:---|:---|
| **00**                       | 1  | 0  | 0  | 1  |
| **01**                       | 0  | 1  | 1  | 0  |
| **11**                       | 0  | 1  | 1  | 0  |
| **10**                       | 0  | 1  | 0  | 0  |

| $x_3 x_4$\$x_1 x_2$ $x_5 = 1$ | 00 | 01 | 11 | 10 |
|:------------------------------|:---|:---|:---|:---|
| **00**                        | 1  | 0  | 0  | 1  |
| **01**                        | 0  | 1  | 1  | 0  |
| **11**                        | 0  | 1  | 1  | 1  |
| **10**                        | 0  | 1  | 0  | 1  |

There is a 2x2x2 cuboid at the middle, a 2x1x2 cuboid at the top corners, a 1x2x1 cuboid at the right side of the right K-map, and a 1x2x2 cuboid at the second-to-leftmost row at the bottom of the tables. This corresponds to the terms $x_2 x_4$, $\overline{x_2} \overline{x_3} \overline{x_4}$, $x_1 \overline{x_2} x_3 x_5$, $\overline{x_1} x_2 x_3$.

Potentially, we could also do 6 variable maps by making 4 4-input K-maps, but this is much more difficult to visualize.

### Extensions

Sometimes, the output of a function doesn't matter, like when we have inputs that will never occur. When this is the case, we can say that the value of the function is a **don't care**. In truth tables and other situations, this is represented as "x". The don't cares are part of the specifications of a circuit.

For example, suppose we have a binary to decimal converter, a circuit that accepts 4 inputs and 10 outputs that interprets the 4 inputs as a 4-bit binary number and turns on 1 of the 10 inputs depending on the binary value of the input being between 0 and 9 inclusive. In this case, we can assume that the input binary value will never be above 9, since the circuit wouldn't work then anyways, and all the outputs for those inputs would be don't cares.

In a K-map, we can include don't cares in rectangles if we want to, but it's not required - we can include them in rectangles if it helps us make rectangles larger, but we can leave don't cares outside of rectangles if they don't help.

The minimized function resulting from the K-map is functionally equivalent - both implementations do what we want them to - but they might not be logically equivalent, when we use don't cares.

When we want to minimise a function with multiple outputs, we could try to minimise each output individually as functions with only one output, but this is not necessarily the lowest cost circuit, since there are a lot of logical signals that get duplicated.

In the K-map, this translates to sometimes not expanding rectangles when it is possible to. Sometimes, with multiple sums of products, the best overall solution is one where the individual sums of products are not necessarily best.

Essentially, we can sometimes do **product term sharing** to lower overall cost when multiple SOPs use the same ones. We can sometimes do this in Boolean algebra by factoring to find common products.

Finding the best overall solution is a problem known as multiple output minimization, and is an NP-hard problem.

### Math Background

A product term $a$ **covers** a product term $b$ if and only if $b = 1 \implies a = 1$.

A product term is an **implicant** of a function $f$ if and only if $f = 1$ for all minterms covered by the product term - all the minterms that the product term covers are those that correspond to truth table rows that are 1. In a K-map, an implicant is a rectangle of 1's and possibly don't cares.

A  **prime implicant** is an implicant in which no variable can be removed without making it a non-implicant - it is an implicant that cannot be simplified by removing variables. In a K-map, these are the largest possible rectangles of 1's.

# 19/1/15

An **essential prime implicant** is a prime implicant that covers a minterm that is not in any other prime implicant.

Functions implemented with prime implicants tend to be cheaper, since the AND gates have as few inputs as possible, and the bigger the area an implicant covers, the less other 1's we need to include. As a result, the minimum sum of products is an implementation of the function using as few prime implicants as possible, and each one as large as possible.

Every function can be implemented as a set of prime implicants, all OR'd together. We must include all the essential prime implicants, but we might also have prime implicants that would be prime if they didn't overlap. We must therefore choose rectangles from the remaining non-essential implicants such that we cover all the 1's, with as few rectangles as possible.

CMOS
----

CMOS is one of the most popular technologies around for implementing logic gates. In CMOS, the cheapest 2-input gates are NAND and NOR, which uses the fewest transistors possible. The two types of transistors in CMOS are NMOS and PMOS.

### NMOS

An **NMOS** (N-channel MOSFET) has a source $S$ (often connected to a lower voltage), a drain $D$ (often connected to a higher voltage), and a gate $G$ (which controls the current flowing from the drain to the source):

![NMOS Transistor](data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyA/Pgo8IS0tQ3JlYXRlZCBieSB3ZWJ0cm9uaWNzIDAuMS0tPgo8c3ZnIHhtbG5zPSJodHRwOi8vd3d3LnczLm9yZy8yMDAwL3N2ZyIgd2lkdGg9IjYwIiBoZWlnaHQ9IjYxLjQyMTg3NDA0NjMyNTY4NCI+PHJlY3QgeD0iMCIgeT0iMCIgZmlsbD0id2hpdGUiIHdpZHRoPSI2MHB4IiBoZWlnaHQ9IjYxLjQyMTg3NDA0NjMyNTY4NHB4Ii8+PGcgY29ubmVjdHM9IjAsMjA7MzAsMDszMCw0MCIgc3Ryb2tlPSJibGFjayIgc3Ryb2tlLXdpZHRoPSIycHgiIGlkPSJtIiBjbGFzcz0ibm1vc2ZldCIgZmxpcHBhYmxlPSJ0cnVlIiB0cmFuc2Zvcm09Im1hdHJpeCgxLDAsMCwxLDEwLDEwKSI+CjxtZXRhZGF0YSBjbGFzcz0icGFydCI+Cjx3dHg6cGFydCB4bWxuczp3dHg9Imh0dHA6Ly9jb2RlLmdvb2dsZS5jb20vcC93ZWJ0cm9uaWNzIj4KICAgIDx3dHg6cGlucz4KICAgICAgICA8d3R4OmFuYWxvZz4KPCEtLXBpbiBvcmRlciBpcyBkcmFpbiBnYXRlIHNvdXJjZSBzdWJzdHJhdGUgCnN1YnN0cmF0ZSBpcyBjb25uZWN0ZWQgdG8gc291cmNlLS0+CgkgICAgPHd0eDpub2RlIGluZGV4PSIxIiB4PSIzMCIgeT0iMCIvPgogICAgICAgICAgICA8d3R4Om5vZGUgaW5kZXg9IjIiIHg9IjAiIHk9IjIwIi8+CiAgICAgICAgICAgIDx3dHg6bm9kZSBpbmRleD0iMyIgeD0iMzAiIHk9IjQwIi8+CiAgICAgICAgICAgIDx3dHg6bm9kZSBpbmRleD0iNCIgeD0iMzAiIHk9IjQwIi8+CiAgICAgICAgPC93dHg6YW5hbG9nPgogICAgPC93dHg6cGlucz4KICAgIDx3dHg6aWQ+bTwvd3R4OmlkPgogICAgPHd0eDp0eXBlPm08L3d0eDp0eXBlPgogICAgPHd0eDpuYW1lPm5tb3NmZXQ8L3d0eDpuYW1lPgogICAgPHd0eDpjYXRlZ29yeT50cmFuc2lzdG9yczwvd3R4OmNhdGVnb3J5PgogICAgPHd0eDp2YWx1ZS8+CiAgICA8d3R4OmxhYmVsLz4KICAgIDx3dHg6c3BpY2UvPgogICAgPHd0eDpmbGlwPnRydWU8L3d0eDpmbGlwPgogICAgPHd0eDptb2RlbC8+Cjwvd3R4OnBhcnQ+CjwvbWV0YWRhdGE+ICA8cmVjdCBpZD0icmVjdDIxNjIiIHZpc2liaWxpdHk9ImhpZGRlbiIgaGVpZ2h0PSI0MCIgd2lkdGg9IjQwIiB5PSIwIiB4PSIwIiBmaWxsPSJub25lIi8+CiAgPHBhdGggaWQ9InBhdGgyMzk4IiBmaWxsPSJub25lIiBkPSJNMTkuODc3LDEyLjA4eiIvPgogIDx0ZXh0IGlkPSJ0ZXh0MjgyMyIgZm9udC1zaXplPSI4LjE5MDMxMjM5cHgiIGZvbnQtZmFtaWx5PSJCaXRzdHJlYW0gVmVyYSBTYW5zIiB5PSIxOC4xMTM3OTQiIHg9IjEuMDc4NjQ2MiIgc3Ryb2tlLXdpZHRoPSIwcHgiIGZvbnQtc3R5bGU9Im5vcm1hbCIgZmlsbD0iYmxhY2siPkc8L3RleHQ+CiAgPHRleHQgaWQ9InRleHQyODI3IiBmb250LXNpemU9IjguMDAwODMxNnB4IiBmb250LWZhbWlseT0iQml0c3RyZWFtIFZlcmEgU2FucyIgeT0iNy40MjA4MzIyIiB4PSIzMi4wNzI3MjEiIHN0cm9rZS13aWR0aD0iMHB4IiBmb250LXN0eWxlPSJub3JtYWwiIGZpbGw9ImJsYWNrIj5EPC90ZXh0PgogIDx0ZXh0IGlkPSJ0ZXh0MjgzMSIgZm9udC1zaXplPSI4LjA0ODQ1NzE1cHgiIGZvbnQtZmFtaWx5PSJCaXRzdHJlYW0gVmVyYSBTYW5zIiB5PSIzOS40MTQ5NzgiIHg9IjMyLjMzMzQ4NyIgc3Ryb2tlLXdpZHRoPSIwcHgiIGZvbnQtc3R5bGU9Im5vcm1hbCIgZmlsbD0iYmxhY2siPlM8L3RleHQ+CiAgPHBhdGggaWQ9InBhdGgyODkxIiBkPSJtMjAsMTIuOTI1LDEwLDAsMC0xMyIgZmlsbD0ibm9uZSIvPgogIDxwYXRoIGlkPSJwYXRoMjkzNCIgZD0ibTIwLDI2LjkyNSwxMCwwLDAsMTMiIGZpbGw9Im5vbmUiLz4KICA8cGF0aCBpZD0icGF0aDI5MzYiIGQ9Im0yMCwxOS45MjUsMTAsMCwwLDciIGZpbGw9Im5vbmUiLz4KICA8cGF0aCBpZD0icGF0aDI5MzgiIGQ9Im0yMCwxNi45MjUsMCw2IiBmaWxsPSJub25lIi8+CiAgPHBhdGggaWQ9InBhdGgyOTQyIiBkPSJtMjAsMjMuOTI1LDAsNiIgZmlsbD0ibm9uZSIvPgogIDxwYXRoIGlkPSJwYXRoMjk0NCIgZD0iTTIwLDE1LjkyNSwyMCw5LjkyNTUiIGZpbGw9Im5vbmUiLz4KICA8cGF0aCBpZD0icGF0aDI5NDYiIGQ9Ik0xNyw5LjkyNTUsMTcsMjkuOTI1IiBmaWxsPSJub25lIi8+CiAgPHBhdGggaWQ9InBhdGgyOTQ4IiBkPSJtMTcsMTkuOTI1LTE3LDAiIGZpbGw9Im5vbmUiLz4KIDxwYXRoIGlkPSJwYXRoMzgxMyIgZD0ibTIxLDE5LjkyNSwzLTIsMCw0LTMtMnoiIGZpbGw9Im5vbmUiLz4KPC9nPjwvc3ZnPg==)

Another common schematic symbol for an NMOS is a $\pi$-shape (with straight legs) with a bar on top connected to the gate, where the legs of the $\pi$ are the source and drain.

If we set the gate voltage $V_G$ to a voltage greater than some threshold voltage $V_T$ (like 2V, for example), so $V_G > V_T$, the NMOS just acts like a short circuit between the drain and the ground (the drain is "pulled down" to ground). If we we set it to ground (0V), the NMOS just acts like an open circuit between the drain and the source.

Basically, **an NMOS is a tri-state buffer, with input 1 that works best on the low side**, with the drain being the input, the source being the output, and the gate being the enable pin.

### PMOS

A **PMOS** (P-channel MOSFET) has a source (often connected to a higher voltage), a drain (often connected to a lower voltage), and a gate (which controls the current flowing from the drain to the source).

![PMOS Transistor](data:image/svg+xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyA/Pgo8IS0tQ3JlYXRlZCBieSB3ZWJ0cm9uaWNzIDAuMS0tPgo8c3ZnIHhtbG5zPSJodHRwOi8vd3d3LnczLm9yZy8yMDAwL3N2ZyIgd2lkdGg9IjYwIiBoZWlnaHQ9IjYxLjQyMTg3NDA0NjMyNTY4NCI+PHJlY3QgeD0iMCIgeT0iMCIgZmlsbD0id2hpdGUiIHdpZHRoPSI2MHB4IiBoZWlnaHQ9IjYxLjQyMTg3NDA0NjMyNTY4NHB4Ii8+PGcgc3Ryb2tlPSJibGFjayIgc3Ryb2tlLXdpZHRoPSIycHgiIGlkPSJtIiBjbGFzcz0icG1vc2ZldCIgdHJhbnNmb3JtPSJtYXRyaXgoMSwwLDAsMSwxMCwxMCkiPgo8bWV0YWRhdGEgY2xhc3M9InBhcnQiPgo8d3R4OnBhcnQgeG1sbnM6d3R4PSJodHRwOi8vY29kZS5nb29nbGUuY29tL3Avd2VidHJvbmljcyI+CiAgICA8d3R4OnBpbnM+CiAgICAgICAgPHd0eDphbmFsb2c+CjwhLS1waW4gb3JkZXIgaXMgZ2F0ZSBkcmFpbiBzb3VyY2Ugc3Vic3RyYXRlIApzdWJzdHJhdGUgaXMgY29ubmVjdGVkIHRvIHNvdXJjZS0tPgogICAgICAgICAgICA8d3R4Om5vZGUgaW5kZXg9IjEiIHg9IjMwIiB5PSIwIi8+CiAgICAgICAgICAgIDx3dHg6bm9kZSBpbmRleD0iMiIgeD0iMCIgeT0iMjAiLz4KICAgICAgICAgICAgPHd0eDpub2RlIGluZGV4PSIzIiB4PSIzMCIgeT0iNDAiLz4KICAgICAgICAgICAgPHd0eDpub2RlIGluZGV4PSI0IiB4PSIzMCIgeT0iNDAiLz4KICAgICAgICA8L3d0eDphbmFsb2c+CiAgICA8L3d0eDpwaW5zPgogICAgPHd0eDppZD5tPC93dHg6aWQ+CiAgICA8d3R4OnR5cGU+bTwvd3R4OnR5cGU+CiAgICA8d3R4Om5hbWU+cG1vc2ZldDwvd3R4Om5hbWU+CiAgICA8d3R4OmNhdGVnb3J5PnRyYW5zaXN0b3JzPC93dHg6Y2F0ZWdvcnk+CiAgICA8d3R4OnZhbHVlLz4KICAgIDx3dHg6bGFiZWwvPgogICAgPHd0eDpzcGljZS8+CiAgICA8d3R4OmZsaXA+dHJ1ZTwvd3R4OmZsaXA+CiAgICA8d3R4Om1vZGVsLz4KPC93dHg6cGFydD4KPC9tZXRhZGF0YT4JPHJlY3QgaWQ9InJlY3QyMTYyIiBoZWlnaHQ9IjQwIiB3aWR0aD0iNDAiIHk9IjAiIHg9IjAiIHZpc2liaWxpdHk9ImhpZGRlbiIgZmlsbD0ibm9uZSIvPgogIDxyZWN0IGlkPSJyZWN0MjE2MiIgdmlzaWJpbGl0eT0iaGlkZGVuIiBoZWlnaHQ9IjQwIiB3aWR0aD0iNDAiIHk9IjAiIHg9IjAiIGZpbGw9Im5vbmUiLz4KICA8cGF0aCBpZD0icGF0aDIzOTgiIGZpbGw9Im5vbmUiIGQ9Ik0xOS44NzcsMTIuMDh6Ii8+CiAgPHRleHQgaWQ9InRleHQyODIzIiBmb250LXNpemU9IjguMTkwMzEyMzlweCIgZm9udC1mYW1pbHk9IkJpdHN0cmVhbSBWZXJhIFNhbnMiIHk9IjE4LjExMzc5NCIgeD0iMS4wNzg2NDYyIiBzdHJva2Utd2lkdGg9IjBweCIgZm9udC1zdHlsZT0ibm9ybWFsIiBmaWxsPSJibGFjayI+RzwvdGV4dD4KICA8dGV4dCBpZD0idGV4dDI4MjciIGZvbnQtc2l6ZT0iOC4wMDA4MzE2cHgiIGZvbnQtZmFtaWx5PSJCaXRzdHJlYW0gVmVyYSBTYW5zIiB5PSI3LjQyMDgzMjIiIHg9IjMyLjA3MjcyMSIgc3Ryb2tlLXdpZHRoPSIwcHgiIGZvbnQtc3R5bGU9Im5vcm1hbCIgZmlsbD0iYmxhY2siPkQ8L3RleHQ+CiAgPHRleHQgaWQ9InRleHQyODMxIiBmb250LXNpemU9IjguMDQ4NDU3MTVweCIgZm9udC1mYW1pbHk9IkJpdHN0cmVhbSBWZXJhIFNhbnMiIHk9IjM5LjQxNDk3OCIgeD0iMzIuMzMzNDg3IiBzdHJva2Utd2lkdGg9IjBweCIgZm9udC1zdHlsZT0ibm9ybWFsIiBmaWxsPSJibGFjayI+UzwvdGV4dD4KICA8cGF0aCBpZD0icGF0aDI4OTEiIGQ9Im0yMCwxMi45MjUsMTAsMCwwLTEzIiBmaWxsPSJub25lIi8+CiAgPHBhdGggaWQ9InBhdGgyOTM0IiBkPSJtMjAsMjYuOTI1LDEwLDAsMCwxMyIgZmlsbD0ibm9uZSIvPgogIDxwYXRoIGlkPSJwYXRoMjkzNiIgZD0ibTIwLDE5LjkyNSwxMCwwLDAsNyIgZmlsbD0ibm9uZSIvPgogIDxwYXRoIGlkPSJwYXRoMjkzOCIgZD0ibTIwLDE2LjkyNSwwLDYiIGZpbGw9Im5vbmUiLz4KICA8cGF0aCBpZD0icGF0aDI5NDIiIGQ9Im0yMCwyMy45MjUsMCw2IiBmaWxsPSJub25lIi8+CiAgPHBhdGggaWQ9InBhdGgyOTQ0IiBkPSJNMjAsMTUuOTI1LDIwLDkuOTI1NSIgZmlsbD0ibm9uZSIvPgogIDxwYXRoIGlkPSJwYXRoMjk0NiIgZD0iTTE3LDkuOTI1NSwxNywyOS45MjUiIGZpbGw9Im5vbmUiLz4KICA8cGF0aCBpZD0icGF0aDI5NDgiIGQ9Im0xNywxOS45MjUtMTcsMCIgZmlsbD0ibm9uZSIvPgoKICA8cGF0aCBpZD0icGF0aDI5NTIiIGQ9Im0yNiwxNy45MjUsMywyLTMsMiwwLTR6IiBmaWxsPSJub25lIi8+CgogIDwvZz48L3N2Zz4=)

Another common schematic symbol for a PMOS is a $\pi$-shape (with straight legs) with a bar on top connected to the gate by a bubble (like an inverting bubble on the input), where the legs of the $\pi$ are the source and drain. This is the same as the alternate symbol for the NMOS, but with a bubble on the gate input.

If $V_G - V_S < -V_T$ (source-gate voltage lower than threshold), the PMOS acts like a short circuit between the source and the drain. If $V_G = V_S$, then the PMOS acts like an open circuit between the source and the drain.

Basically, **a PMOS is a tri-state buffer with input 1, that works best on the high side**, with source being the input, the drain being the output, and the enable pin being the inverted value of the gate.

### CMOS Logic

We can implement a NOT gate very simply using NMOS and PMOS:

![NOT gate](data:image/svg+xml;base64,<?xml version='1.0' ?>
<!--Created by webtronics 0.1-->
<svg xmlns="http://www.w3.org/2000/svg" width="165.140625" height="147.5"><rect x="0" y="0" fill="white" width="165.140625px" height="147.5px"/><g connects="10,20" stroke="black" stroke-width="2px" id="wire" class="namewire" transform="matrix(0.9999999999999999,0,0,0.9999999999999999,89.99999999999989,19.999999999999886)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
            <wtx:node index="1" x="10" y="20"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>wire</wtx:id>
    <wtx:type>wire</wtx:type>
    <wtx:name>namewire</wtx:name>
    <wtx:category>power</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip/>
    <wtx:model/>
</wtx:part>
</metadata>
    <rect width="20" height="20" x="0" y="0" id="rect2162" visibility="hidden"/>
    <path d="M 9.8453557,0.75155132 L 9.7889861,20.02609" id="path3694"/>
    <path d="M 6.8984095,6.0400567 L 9.776679,0.65836743 L 13.116155,5.9214675" id="path5089"/>

  </g><g connects="10,0" stroke="black" stroke-width="2px" id="Gnd" class="ground" transform="matrix(0.9999999999999999,0,0,0.9999999999999999,89.99999999999989,119.99999999999989)">
<metadata>
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
            <wtx:node index="1" x="10" y="0"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>gnd</wtx:id>
    <wtx:type>gnd</wtx:type>
    <wtx:name>ground</wtx:name>
    <wtx:category>power</wtx:category>
    <wtx:flip/>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:model/>
</wtx:part>
</metadata>

    <path d="M 10,0 L 10,11" id="path3694"/>
    <path d="M 0.50000006,11.834153 L 19.671275,11.834153" id="path3696"/>
    <path d="M 2.6480823,14.5 L 17.732881,14.5" id="path3698"/>
    <path d="M 5.802873,17.5 L 14.648082,17.5" id="path3700"/>
  </g><circle cx="69.99999999999994" cy="80" r="3" stroke="black" fill="black"/><g connects="0,20;30,0;30,40" stroke="black" stroke-width="2px" id="m" class="nmosfet" flippable="true" transform="matrix(0.9999999999999999,0,0,0.9999999999999999,69.99999999999989,79.99999999999989)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is drain gate source substrate 
substrate is connected to source-->
	    <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>nmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>
 <path id="path3813" d="m21,19.925,3-2,0,4-3-2z" fill="none"/>
</g><g stroke="black" stroke-width="2px" id="m" class="pmosfet" transform="matrix(0.9999999999999999,0,0,0.9999999999999999,69.99999999999989,39.999999999999886)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is gate drain source substrate 
substrate is connected to source-->
            <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>pmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>	<rect id="rect2162" height="40" width="40" y="0" x="0" visibility="hidden" fill="none"/>
  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>

  <path id="path2952" d="m26,17.925,3,2-3,2,0-4z" fill="none"/>

  </g><text x="148.4583282470703" y="83.9791488647461" font-size="12" fill="black" stroke-width="0px">F</text><text x="20.750015258789062" y="84.6041488647461" font-size="12" fill="black" stroke-width="0px">A</text><line x1="99.99999999999994" y1="80" x2="139.99999999999994" y2="80" stroke="black" stroke-width="2"/><line x1="39.99999999999994" y1="80" x2="69.99999999999994" y2="80" stroke="black" stroke-width="2"/><line x1="69.99999999999994" y1="80" x2="69.99999999999994" y2="100" stroke="black" stroke-width="2"/><line x1="69.99999999999994" y1="60" x2="69.99999999999994" y2="80" stroke="black" stroke-width="2"/></svg>)

We can analyze this by considering the cases. When the input $V_x$ is low, the PMOS is enabled and the NMOS is disabled, pulling the output high. When $V_x$ is high, the PMOS is disabled and the NMOS is disabled, pulling the output low.

A NAND gate extends this concept slightly:

![NAND gate](data:image/svg+xml;base64,<?xml version='1.0' ?>
<!--Created by webtronics 0.1-->
<svg xmlns="http://www.w3.org/2000/svg" width="208.265625" height="191.421875"><rect x="0" y="0" fill="white" width="208.265625px" height="191.421875px"/><text x="191.58328247070318" y="103.56246948242188" font-size="12" fill="black" stroke-width="0px">F</text><text x="26.999984741210994" y="94.18746948242188" font-size="12" fill="black" stroke-width="0px">B</text><text x="24.91664123535162" y="61.89581298828125" font-size="12" fill="black" stroke-width="0px">A</text><circle cx="70.00000000000006" cy="60" r="3" stroke="black" fill="black"/><circle cx="70.00000000000006" cy="160" r="3" stroke="black" fill="black"/><circle cx="80.00000000000006" cy="90" r="3" stroke="black" fill="black"/><circle cx="120.00000000000006" cy="90" r="3" stroke="black" fill="black"/><circle cx="150.00000000000006" cy="100" r="3" stroke="black" fill="black"/><g stroke="black" stroke-width="2px" id="m" class="pmosfet" transform="matrix(1,0,0,1,120.00000000000006,40)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is gate drain source substrate 
substrate is connected to source-->
            <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>pmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>	<rect id="rect2162" height="40" width="40" y="0" x="0" visibility="hidden" fill="none"/>
  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>

  <path id="path2952" d="m26,17.925,3,2-3,2,0-4z" fill="none"/>

  </g><circle cx="110.00000000000006" cy="100" r="3" stroke="black" fill="black"/><g connects="0,20;30,0;30,40" stroke="black" stroke-width="2px" id="m" class="nmosfet" flippable="true" transform="matrix(1,0,0,1,80.00000000000006,140)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is drain gate source substrate 
substrate is connected to source-->
	    <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>nmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>
 <path id="path3813" d="m21,19.925,3-2,0,4-3-2z" fill="none"/>
</g><g connects="0,20;30,0;30,40" stroke="black" stroke-width="2px" id="m" class="nmosfet" flippable="true" transform="matrix(1,0,0,1,80.00000000000006,100)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is drain gate source substrate 
substrate is connected to source-->
	    <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>nmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>
 <path id="path3813" d="m21,19.925,3-2,0,4-3-2z" fill="none"/>
</g><g stroke="black" stroke-width="2px" id="m" class="pmosfet" transform="matrix(1,0,0,1,80.00000000000006,40)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is gate drain source substrate 
substrate is connected to source-->
            <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>pmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>	<rect id="rect2162" height="40" width="40" y="0" x="0" visibility="hidden" fill="none"/>
  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>

  <path id="path2952" d="m26,17.925,3,2-3,2,0-4z" fill="none"/>

  </g><g connects="10,20" stroke="black" stroke-width="2px" id="wire" class="namewire" transform="matrix(1,0,0,1,100.00000000000006,20)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
            <wtx:node index="1" x="10" y="20"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>wire</wtx:id>
    <wtx:type>wire</wtx:type>
    <wtx:name>namewire</wtx:name>
    <wtx:category>power</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip/>
    <wtx:model/>
</wtx:part>
</metadata>
    <rect width="20" height="20" x="0" y="0" id="rect2162" visibility="hidden"/>
    <path d="M 9.8453557,0.75155132 L 9.7889861,20.02609" id="path3694"/>
    <path d="M 6.8984095,6.0400567 L 9.776679,0.65836743 L 13.116155,5.9214675" id="path5089"/>

  </g><line x1="40.00000000000006" y1="60" x2="70.00000000000006" y2="60" stroke="black" stroke-width="2"/><line x1="70.00000000000006" y1="60" x2="70.00000000000006" y2="160" stroke="black" stroke-width="2"/><line x1="40.00000000000006" y1="90" x2="80.00000000000006" y2="90" stroke="black" stroke-width="2"/><line x1="80.00000000000006" y1="90" x2="80.00000000000006" y2="120" stroke="black" stroke-width="2"/><line x1="70.00000000000006" y1="60" x2="80.00000000000006" y2="60" stroke="black" stroke-width="2"/><line x1="70.00000000000006" y1="160" x2="80.00000000000006" y2="160" stroke="black" stroke-width="2"/><line x1="80.00000000000006" y1="90" x2="120.00000000000006" y2="90" stroke="black" stroke-width="2"/><line x1="120.00000000000006" y1="60" x2="120.00000000000006" y2="90" stroke="black" stroke-width="2"/><line x1="150.00000000000006" y1="80" x2="150.00000000000006" y2="100" stroke="black" stroke-width="2"/><line x1="150.00000000000006" y1="100" x2="180.00000000000006" y2="100" stroke="black" stroke-width="2"/><line x1="110.00000000000006" y1="100" x2="150.00000000000006" y2="100" stroke="black" stroke-width="2"/><line x1="110.00000000000006" y1="40" x2="150.00000000000006" y2="40" stroke="black" stroke-width="2"/><line x1="110.00000000000006" y1="80" x2="110.00000000000006" y2="100" stroke="black" stroke-width="2"/></svg>)

When either $V_x$ or $V_y$ are 0, at least one PMOS will be enabled and the output will the pulled up (since they are in parallel), while at least one NMOS is disabled, preventing the output from getting pulled down (since they are in series). When both $V_x$ and $V_y$ are 1, both PMOSs are disabled, and the NMOSs are both enabled, allowing the output to be pulled down.

A NOR gate works in a similar fashion, but with the NMOSs in parallel and the PMOSs in series. It is now easy to make other gates such as AND and OR by combining these with NOT gates on the outputs.

The following is a **transmission gate**:

![Transmission gate](data:image/svg+xml;base64,<?xml version='1.0' ?>
<!--Created by webtronics 0.1-->
<svg xmlns="http://www.w3.org/2000/svg" width="162.015625" height="181"><rect x="0" y="0" fill="white" width="162.015625px" height="181px"/><text x="26" y="84" font-size="12" fill="black" stroke-width="0px">A</text><text x="144" y="84" font-size="12" fill="black" stroke-width="0px">B</text><text x="82" y="168" font-size="12" fill="black" stroke-width="0px">E</text><g connects="0,20;40,20" stroke="black" stroke-width="2px" id="G" class="not" transform="matrix(1,0,0,1,50,20)">
<metadata class="part">
    <wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
        <wtx:pins>
        <wtx:digital>
            <wtx:node index="1" x="0" y="20"/>
            <wtx:node index="2" x="40" y="20"/>
        </wtx:digital>

    </wtx:pins>
    <wtx:id>inv</wtx:id>

    <wtx:type>inv</wtx:type>
    <wtx:name>not</wtx:name>
    <wtx:category>digital</wtx:category>
    <wtx:flip/>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:model/>
    </wtx:part>
</metadata>
    <path d="M 31.864774,20.071429 L 8.753888,40.357143 L 8.753888,0.5 L 31.982663,20.418568 L 39.882814,20.418568" id="path1887" fill="none"/>
    <path d="M 8.753888,20.357143 L 0.5,20.357143" id="path1970"/>
    <path d="M 34.155292,19.998991 C 34.155596,21.853484 33.337242,23.357143 32.327646,23.357143 C 31.31805,23.357143 30.499696,21.853484 30.5,19.998991 C 30.499696,18.144498 31.31805,16.640839 32.327646,16.640839 C 33.337242,16.640839 34.155596,18.144498 34.155292,19.998991 z" id="path1972" fill="none"/>
  </g><line x1="90" y1="120" x2="90" y2="160" stroke="black" stroke-width="2"/><line x1="50" y1="120" x2="90" y2="120" stroke="black" stroke-width="2"/><line x1="50" y1="40" x2="50" y2="120" stroke="black" stroke-width="2"/><line x1="110" y1="80" x2="140" y2="80" stroke="black" stroke-width="2"/><line x1="110" y1="80" x2="110" y2="90" stroke="black" stroke-width="2"/><line x1="110" y1="70" x2="110" y2="80" stroke="black" stroke-width="2"/><line x1="40" y1="80" x2="70" y2="80" stroke="black" stroke-width="2"/><line x1="70" y1="80" x2="70" y2="90" stroke="black" stroke-width="2"/><line x1="70" y1="70" x2="70" y2="80" stroke="black" stroke-width="2"/><circle cx="90" cy="120" r="3" stroke="black" fill="black"/><circle cx="50" cy="120" r="3" stroke="black" fill="black"/><g connects="0,20;30,0;30,40" stroke="black" stroke-width="2px" id="m" class="nmosfet" flippable="true" transform="matrix(-1.8369702788777518e-16,-1,1,-1.8369702788777518e-16,70,120)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is drain gate source substrate 
substrate is connected to source-->
	    <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>nmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>
 <path id="path3813" d="m21,19.925,3-2,0,4-3-2z" fill="none"/>
</g><circle cx="110" cy="80" r="3" stroke="black" fill="black"/><circle cx="70" cy="80" r="3" stroke="black" fill="black"/><g stroke="black" stroke-width="2px" id="m" class="pmosfet" transform="matrix(6.123233601181349e-17,1,-1,6.123233601181349e-17,110,40)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is gate drain source substrate 
substrate is connected to source-->
            <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>pmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>	<rect id="rect2162" height="40" width="40" y="0" x="0" visibility="hidden" fill="none"/>
  <rect id="rect2162" visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path id="path2398" fill="none" d="M19.877,12.08z"/>
  <text id="text2823" font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text id="text2827" font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text id="text2831" font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path id="path2891" d="m20,12.925,10,0,0-13" fill="none"/>
  <path id="path2934" d="m20,26.925,10,0,0,13" fill="none"/>
  <path id="path2936" d="m20,19.925,10,0,0,7" fill="none"/>
  <path id="path2938" d="m20,16.925,0,6" fill="none"/>
  <path id="path2942" d="m20,23.925,0,6" fill="none"/>
  <path id="path2944" d="M20,15.925,20,9.9255" fill="none"/>
  <path id="path2946" d="M17,9.9255,17,29.925" fill="none"/>
  <path id="path2948" d="m17,19.925-17,0" fill="none"/>

  <path id="path2952" d="m26,17.925,3,2-3,2,0-4z" fill="none"/>

  </g></svg>)

This gate happens to be very useful in making XOR gates. When $E$ is low, the PMOS's gate is high and the NMOS's gate is low, so no current can flow. When $E$ is high, the PMOS's gate is low and the NMOS's gate is high, so current can pass through in either direction through one transistor or the other.

To make a 3 or more input NAND gate, we can simply add more PMOSs in parallel and more NMOSs in series. Note that we can't extend these arbitrarily, since there is a voltage drop across each transistor - they aren't perfect open or closed circuits. Basically, in series the voltage will eventually drop too low to use, and in parallel, there will eventually be too much current leaking through closed transistors. As a rule of thumb, we can put no more than 4 transistors in series or parallel at a time.

# 21/1/15

The transmission gate has a schematic symbol as well - two overlapping triangles facing opposite horizontal directions, with a bubble on the top middle. We often put a NOT gate on the top input and connect it to the bottom input to make it act like a bidirectional tri-state buffer.

### XOR Gates

Now we can implement XOR. Since $a \oplus b = \overline a b + a \overline b$, we can just implement it with NAND gates, with 16 transistors. However, it is possible to do better using the transmission gate:

[XOR gate](data:image/svg+xml;base64,<?xml version='1.0' ?>
<!--Created by webtronics 0.1-->
<svg xmlns="http://www.w3.org/2000/svg" width="216.34375" height="193"><rect x="0" y="0" fill="white" width="216.34375px" height="193px"/><g connects="0,20;40,20" stroke="black" stroke-width="2px" id="G" class="not" transform="matrix(1,0,0,1,70,39.999999999999986)">
<metadata class="part">
    <wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
        <wtx:pins>
        <wtx:digital>
            <wtx:node index="1" x="0" y="20"/>
            <wtx:node index="2" x="40" y="20"/>
        </wtx:digital>

    </wtx:pins>
    <wtx:id>inv</wtx:id>

    <wtx:type>inv</wtx:type>
    <wtx:name>not</wtx:name>
    <wtx:category>digital</wtx:category>
    <wtx:flip/>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:model/>
    </wtx:part>
</metadata>
    <path d="M 31.864774,20.071429 L 8.753888,40.357143 L 8.753888,0.5 L 31.982663,20.418568 L 39.882814,20.418568" id="path1887" fill="none"/>
    <path d="M 8.753888,20.357143 L 0.5,20.357143" id="path1970"/>
    <path d="M 34.155292,19.998991 C 34.155596,21.853484 33.337242,23.357143 32.327646,23.357143 C 31.31805,23.357143 30.499696,21.853484 30.5,19.998991 C 30.499696,18.144498 31.31805,16.640839 32.327646,16.640839 C 33.337242,16.640839 34.155596,18.144498 34.155292,19.998991 z" id="path1972" fill="none"/>
  </g><g connects="0,20;40,20" stroke="black" stroke-width="2px" id="G" class="not" transform="matrix(1,0,0,1,80,80)">
<metadata class="part">
    <wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
        <wtx:pins>
        <wtx:digital>
            <wtx:node index="1" x="0" y="20"/>
            <wtx:node index="2" x="40" y="20"/>
        </wtx:digital>

    </wtx:pins>
    <wtx:id>inv</wtx:id>

    <wtx:type>inv</wtx:type>
    <wtx:name>not</wtx:name>
    <wtx:category>digital</wtx:category>
    <wtx:flip/>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:model/>
    </wtx:part>
</metadata>
    <path d="M 31.864774,20.071429 L 8.753888,40.357143 L 8.753888,0.5 L 31.982663,20.418568 L 39.882814,20.418568" id="path1887" fill="none"/>
    <path d="M 8.753888,20.357143 L 0.5,20.357143" id="path1970"/>
    <path d="M 34.155292,19.998991 C 34.155596,21.853484 33.337242,23.357143 32.327646,23.357143 C 31.31805,23.357143 30.499696,21.853484 30.5,19.998991 C 30.499696,18.144498 31.31805,16.640839 32.327646,16.640839 C 33.337242,16.640839 34.155596,18.144498 34.155292,19.998991 z" id="path1972" fill="none"/>
  </g><line x1="60" y1="100" x2="60" y2="180" stroke="black" stroke-width="2"/><line x1="60" y1="100" x2="80" y2="100" stroke="black" stroke-width="2"/><line x1="60" y1="180" x2="130" y2="180" stroke="black" stroke-width="2"/><line x1="60" y1="20" x2="130" y2="20" stroke="black" stroke-width="2"/><line x1="70" y1="80" x2="70" y2="130" stroke="black" stroke-width="2"/><line x1="70" y1="130" x2="110" y2="130" stroke="black" stroke-width="2"/><line x1="120" y1="100" x2="130" y2="100" stroke="black" stroke-width="2"/><line x1="150" y1="100" x2="190" y2="100" stroke="black" stroke-width="2"/><line x1="150" y1="100" x2="150" y2="130" stroke="black" stroke-width="2"/><line x1="150" y1="70" x2="150" y2="100" stroke="black" stroke-width="2"/><line x1="150" y1="50" x2="150" y2="70" stroke="black" stroke-width="2"/><line x1="110" y1="130" x2="110" y2="150" stroke="black" stroke-width="2" id=""/><line x1="150" y1="130" x2="150" y2="150" stroke="black" stroke-width="2"/><line x1="110" y1="50" x2="110" y2="70" stroke="black" stroke-width="2"/><line x1="60" y1="20" x2="60" y2="100" stroke="black" stroke-width="2"/><line x1="70" y1="60" x2="70" y2="80" stroke="black" stroke-width="2"/><line x1="30" y1="60" x2="70" y2="60" stroke="black" stroke-width="2"/><line x1="30" y1="100" x2="60" y2="100" stroke="black" stroke-width="2"/><circle cx="60" cy="180" r="3" stroke="black" fill="black"/><circle cx="70" cy="130" r="3" stroke="black" fill="black"/><circle cx="150" cy="100" r="3" stroke="black" fill="black"/><circle cx="150" cy="70" r="3" stroke="black" fill="black"/><g connects="0,20;30,0;30,40" stroke="black" stroke-width="2px" id="m" class="nmosfet" flippable="true" transform="matrix(-1.8369702788777518e-16,-1,1,-1.8369702788777518e-16,110,179.99999999999997)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is drain gate source substrate 
substrate is connected to source-->
	    <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>nmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>  <rect visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path fill="none" d="M19.877,12.08z"/>
  <text font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path d="m20,12.925,10,0,0-13" fill="none"/>
  <path d="m20,26.925,10,0,0,13" fill="none"/>
  <path d="m20,19.925,10,0,0,7" fill="none"/>
  <path d="m20,16.925,0,6" fill="none"/>
  <path d="m20,23.925,0,6" fill="none"/>
  <path d="M20,15.925,20,9.9255" fill="none"/>
  <path d="M17,9.9255,17,29.925" fill="none"/>
  <path d="m17,19.925-17,0" fill="none"/>
 <path d="m21,19.925,3-2,0,4-3-2z" fill="none"/>
</g><g stroke="black" stroke-width="2px" id="m" class="pmosfet" transform="matrix(6.123233601181349e-17,1,-1,6.123233601181349e-17,150,100)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is gate drain source substrate 
substrate is connected to source-->
            <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>pmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>	<rect height="40" width="40" y="0" x="0" visibility="hidden" fill="none"/>
  <rect visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path fill="none" d="M19.877,12.08z"/>
  <text font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path d="m20,12.925,10,0,0-13" fill="none"/>
  <path d="m20,26.925,10,0,0,13" fill="none"/>
  <path d="m20,19.925,10,0,0,7" fill="none"/>
  <path d="m20,16.925,0,6" fill="none"/>
  <path d="m20,23.925,0,6" fill="none"/>
  <path d="M20,15.925,20,9.9255" fill="none"/>
  <path d="M17,9.9255,17,29.925" fill="none"/>
  <path d="m17,19.925-17,0" fill="none"/>

  <path d="m26,17.925,3,2-3,2,0-4z" fill="none"/>

  </g><g stroke="black" stroke-width="2px" id="m" class="pmosfet" transform="matrix(6.123233601181349e-17,1,-1,6.123233601181349e-17,150,19.999999999999986)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is gate drain source substrate 
substrate is connected to source-->
            <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>pmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>	<rect height="40" width="40" y="0" x="0" visibility="hidden" fill="none"/>
  <rect visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path fill="none" d="M19.877,12.08z"/>
  <text font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path d="m20,12.925,10,0,0-13" fill="none"/>
  <path d="m20,26.925,10,0,0,13" fill="none"/>
  <path d="m20,19.925,10,0,0,7" fill="none"/>
  <path d="m20,16.925,0,6" fill="none"/>
  <path d="m20,23.925,0,6" fill="none"/>
  <path d="M20,15.925,20,9.9255" fill="none"/>
  <path d="M17,9.9255,17,29.925" fill="none"/>
  <path d="m17,19.925-17,0" fill="none"/>

  <path d="m26,17.925,3,2-3,2,0-4z" fill="none"/>

  </g><g connects="0,20;30,0;30,40" stroke="black" stroke-width="2px" id="m" class="nmosfet" flippable="true" transform="matrix(-1.8369702788777518e-16,-1,1,-1.8369702788777518e-16,110,100)">
<metadata class="part">
<wtx:part xmlns:wtx="http://code.google.com/p/webtronics">
    <wtx:pins>
        <wtx:analog>
<!--pin order is drain gate source substrate 
substrate is connected to source-->
	    <wtx:node index="1" x="30" y="0"/>
            <wtx:node index="2" x="0" y="20"/>
            <wtx:node index="3" x="30" y="40"/>
            <wtx:node index="4" x="30" y="40"/>
        </wtx:analog>
    </wtx:pins>
    <wtx:id>m</wtx:id>
    <wtx:type>m</wtx:type>
    <wtx:name>nmosfet</wtx:name>
    <wtx:category>transistors</wtx:category>
    <wtx:value/>
    <wtx:label/>
    <wtx:spice/>
    <wtx:flip>true</wtx:flip>
    <wtx:model/>
</wtx:part>
</metadata>  <rect visibility="hidden" height="40" width="40" y="0" x="0" fill="none"/>
  <path fill="none" d="M19.877,12.08z"/>
  <text font-size="8.19031239px" font-family="Bitstream Vera Sans" y="18.113794" x="1.0786462" stroke-width="0px" font-style="normal" fill="black">G</text>
  <text font-size="8.0008316px" font-family="Bitstream Vera Sans" y="7.4208322" x="32.072721" stroke-width="0px" font-style="normal" fill="black">D</text>
  <text font-size="8.04845715px" font-family="Bitstream Vera Sans" y="39.414978" x="32.333487" stroke-width="0px" font-style="normal" fill="black">S</text>
  <path d="m20,12.925,10,0,0-13" fill="none"/>
  <path d="m20,26.925,10,0,0,13" fill="none"/>
  <path d="m20,19.925,10,0,0,7" fill="none"/>
  <path d="m20,16.925,0,6" fill="none"/>
  <path d="m20,23.925,0,6" fill="none"/>
  <path d="M20,15.925,20,9.9255" fill="none"/>
  <path d="M17,9.9255,17,29.925" fill="none"/>
  <path d="m17,19.925-17,0" fill="none"/>
 <path d="m21,19.925,3-2,0,4-3-2z" fill="none"/>
</g><circle cx="60" cy="100" r="3" stroke="black" fill="black"/><circle cx="60" cy="20" r="3" stroke="black" fill="black"/><circle cx="70" cy="60" r="3" stroke="black" fill="black"/><text x="17.33843994140625" y="103.38607788085938" font-size="12" fill="black" stroke-width="0px">B</text><text x="17.96636962890625" y="63.198333740234375" font-size="12" fill="black" stroke-width="0px">A</text><text x="199.66241455078125" y="104.70664978027344" font-size="12" fill="black" stroke-width="0px">F</text></svg>)

Basically, what happens is that $A$ turns on the top transmission gate and turns off the bottom transmission gate when it is low, and turns on bottom transmission gate and turns off the top transmission gate when it is high.

In other words, if $A$ is low, the output is set to $B$. If $A$ is high, the output is set to $\overline B$.

This is an **XOR gate that only takes 8 transistors**.

A CMOS circuit always follows a specific form: there is a pull-down network that tries to pull down the output for some inputs (NMOS circuitry), connected to ground, and a pull-up network that tries to pull up the output for all the other inputs, connected to power (PMOS circuitry).

The K-map for a 4-input XOR gate appears as follows:

| $x_3 x_4$\$x_1 x_2$ | 00 | 01 | 11 | 10 |
|:--------------------|:---|:---|:---|:---|
| **00**              | 0  | 1  | 0  | 1  |
| **01**              | 1  | 0  | 1  | 0  |
| **11**              | 0  | 1  | 0  | 1  |
| **10**              | 1  | 0  | 1  | 0  |

If we implemented this with AND/OR/NOT logic, this would be the largest possible 4-input combinatorial circuit we can have - the worst case scenario for a K-map, where it is not possible to optimise.

With XOR, we can make the resulting circuit much simpler than with a SOP. Mathematically, we are finding expressions of the form $\overline a b + a \overline b$, factoring them out, and then replacing them with $a \oplus b$. For example, $\overline{x_1} x_2 (\overline{x_3 \odot x_4}) + (x_1 + \overline{x_2})(x_3 \oplus x_4) = \overline{x_1} x_2 (\overline{x_3 \odot x_4}) + (\overline{\overline{x_1} x_2})(x_3 \oplus x_4) = (\overline{x_1} x_2) \oplus x_3 \oplus x_4$

The telltale sign of XOR in a circuit is the 2x2 square with 1's in the top right and bottom left corner. When this appears multiple times, there is almost certainly a way to lower costs using an XOR gate.

Also, when we have a wire with a slash through it, labelled $n$, that wire actually represents $n$ parallel wires. So a wire with a slash labelled 3 as the only input to an AND gate means that the AND gate has 3 inputs.

A PLA/PAL/SPLD (programmable logic array/programmable array logic) is a chip that has programmable fuses that can be programmed to represent a variety of circuits. It basically has an array of AND gates and OR gates, and can make connections from any input or inverted input to any AND gate, and from any AND gate to any OR gate, with the connections being programmable. This lets us represent a variety of functions (though not all, since the number of AND gates is usually relatively limited) using just a single chip. In practice, these can help save a lot of chip space, since these days we generally build circuits with chips instead of fabricating them from raw transistors.

# 23/1/15

Decomposition/Factoring
-----------------------

We have to this point basically always measured cost in terms of number of gates plus number of gate inputs. However, in practice a better cost function might be to count the number of transistors, or the number of actual chips we will need.

By using Boolean algebra on the two-level SOP resulting from a K-map, we turn the 2-level circuit into a 3-level circuit that is also no longer a SOP, but in the process it is possible that this might make the circuit cheaper as a whole.

If we are using something known as a **K-LUT**, we basically have a couple of $k$-input blocks that can implement any $k$-input functions. So a 3-lut can implement any 3-input function, and so on. These often have less inputs than the functions we need to implement.

When we use these, our cost function becomes the number of K-LUTs we are using. As a result, to minimise the number of K-LUTs we are using, for a function $f$ we want to find a function $g$ such that $g$ is an input to $f$ (replacing the inputs that $g$ has that originally went into $f$) and we can split the set of inputs into those for $f$ and those for $g$. We are basically imposing a structure onto the function in an attempt to make the function smaller, but that smaller function might not exist.

Suppose the split we choose for a 5-input function $f = \overline d c + d \overline c b + d \overline c a + e d \overline b \overline a + e c \overline b \overline a$ is $e, b, a$ for $f$ and $d, c$ for $g$.

From this, we can draw a **decomposition chart**:

| eba/dc | 00 | 01 | 10 | 11 |
|:-------|:---|:---|:---|:---|
| 000    | 1  | 1  | 0  | 1  |
| 001    | 0  | 1  | 1  | 0  |
| 010    | 0  | 1  | 1  | 0  |
| 011    | 0  | 1  | 1  | 0  |
| 100    | 0  | 1  | 1  | 0  |
| 101    | 0  | 1  | 1  | 0  |
| 110    | 0  | 1  | 1  | 0  |
| 111    | 0  | 1  | 1  | 0  |

Note that there are only 2 unique rows in the table. Wherever there are duplicated rows, we could possibly have a function $g$ that selects which unique row is being used to possibly simplify the logic. In our case, we will let $g$ be a function that returns 1 when the row is 0110 and 0 when the row is 1101. Clearly, this is $g = e + b + q$.

Now, the function depends only on $g$ and $d, c$. We can now draw a K-map:

| g/dc | 00 | 01 | 11 | 10 |
|:-----|:---|:---|:---|:---|
| 0    | 1  | 1  | 1  | 0  |
| 1    | 0  | 1  | 0  | 1  |

The new minimized function is now $f = \overline g \overline d + \overline g c + \overline d c + g d \overline c$. We could also try to further minimise it using an XOR or similar. Clearly, $g$ and $f$ both have 3 inputs each, so we can implement it with just 2 3-LUTs, which is the minimum possible amount since a 5-input function cannot be implemented with just 1 3-LUT.

How did we choose the split that resulted in this structure? Mostly by brute force with some heuristics. There are $\sum_{i = 1}^{m - 1} {n \choose i}$ where $n$ is the number of inputs and $m$ is the number of inputs on our K-LUTs. Basically, there is no simple way to determine what split of variables to use, so we just need to try promising candidates.

This technique is a way to find a common subfunction of a function in order to reduce the number of inputs.

The idea is that the cheapest function possible will depend on the cost function, which depends on the technology that we are using. Different functions will be cheaper for CMOS vs. K-LUTs vs. logic gates, and so on.

# 26/1/15

;wip: get the notes for this class, missed due to sick

;wip: apparently we talked about representing numbers in different bases, like the week 4 content

;wip: $r$'s complement and all that

# 27/1/15

The **half adder** (HA) is a circuit that can add two one-bit numbers. It is represented by $S, C_{out} = x \oplus y, x \wedge y$.

In order to fully add two numbers of any size, we need to be able to add two 1-bit numbers, plus a carry in - basically, add three 1-bit numbers.

We can do this with two half adders - a **full adder** (FA): $S, C_{out} = x \oplus y \oplus C_{in}, x \wedge y + C_{in}(x \oplus y)$. Basically, we connect the output of the half adder adding $x$ and $y$ to the input of a half adder that adds the carry in. The resulting carry out is the carry out of each half adder OR'd together. The full adder is an example of **heirarchichal design**.

This is only one representation - there are multiple ways to make full adders, including 2-level repesentations like $S, C_{out} = x \oplus y \oplus C_{in}, x \wedge C_{in} + y \wedge C_{in} + x \wedge y$, since $x \wedge C_{in} + y \wedge C_{in} + x \wedgey = C_{in} (x + y) + xy = C_{in} (x \oplus y) + x \wedge y$.

With this, we can chain them together to add $n$-bit numbers, by connecting the $C_{out}$ of one full adder to the $C_{in}$ of the next, and corresponding bits of the addends for inputs to each full adder. This is called an $n$-bit **ripple adder**, because the carry-outs ripple through the circuit from the least significant bit to the most. This takes $5n$ ($5(n - 1) + 2$ if using half adder for first bits) gates, which is pretty much the smallest possible.

Adding two $n$-bit numbers requires $n$ adders (technically, $n - 1$ full adders and 1 half-adder for the least significant bit, or $n$ full adders with the least significant bit's carry in connected to 0). Using a full adder for the least significant bit allows us to easily add 1 at any time, which is useful for certain things like subtraction.

When we add two $n$-bit numbers, we know that the output is potentially $n + 1$-bits. In our circuits, this manifests as the carry out of the last full adder. The sum actually overflows after $2^n - 1$ back to 0 for unsigned numbers, and after $2^{n - 1} - 1$ back to $-2^{n - 1}$ for signed numbers.

Every time we change the input to a gate, we need to wait 1 time unit before we read the result in order to make sure that it is stable. This is the gate's **propagation delay**.

The **longest combinational path/critical path** is the longest path of logic gates and other combinational components through the circuit from one input to one output, and determines how long we need to wait before the output is stable and we can read it expecting valid results. We can represent this by drawing the full adder circuit as a box with arrows inside from each input to every output, each labelled with the longest combinational path from that input to that output. For example, the critical path from carry in to carry out is 2 for a full adder.

The ripple gate is relativey slow. Note that the last sum's output depends on every input before it - as the number of bits increases, the longest combinational path of gates through the circuit gets proportionally longer. As a result, as $n$ increases, the amount of time we need to wait before the output of the ripple adder finally stabilizes also increases as $2n - 1$ gate delays.

# 28/1/15

;wip: quiz this coming wednesday Feb 4 9:30am-10:20am at MC1085 (last name A-Mar) EV3-1408 (last name Mc-Z), if there is interview conflict alternate timeslot is 5:30pm-6:20pm at EIT3145, provide proof, 3 questions with equal weight

There is no such thing as a subtractor - while adding was easy because carrying always went leftward, borrowing might need us to move an arbitrary amount of spaces left. Instead, we simply add the negation of the number using the $r$'s complement: $M + (r^n - N) = r^n + (M - N)$. Note the presence of the $r^n$ term, which simply represents the carry/borrow bit past the most significant bit of the number.

If we represent signed integers using two's complement, we don't need to do anything at all to the answer - just add $M$ to the two's complement of $N$. When we do this, the carry/borrow bit is 1 if $M \ge N$ and 0 otherwise.

Since the two's complement is equivalent to a bitwise NOT followed by addition of 1, we can very quickly find the two's complement of any number. In a ripple adder, if we use a full adder in the least significant bit of the adder, we can very easily add the two's complement for an operand by inverting its bit inputs, and setting the carry in of the full adder to 1 in the least significant bit.

So to make a subtractor, we simply add a control line input to the adder that we XOR with every bit of the second addend and is connected to the carry in of the full adder for the least significant bit. When this is off, the bits of the second addend are XOR'd with 0 (which does nothing) and the carry in is 0 as before - this is addition, as before. When this is on, the bits of the second addend are XOR'd with 1 (inverting them) and the carry in is 1, adding 1 to the sum - this results in subtraction.

# 30/1/15

Signed arithmetic we will represent using two's complement. See CS241 notes for reference.

For signed numbers, addition overflows if and only if the carry in and carry out of the full adder for the most significant bit are different. In order to detect overflows in hardware, we simply add an XOR gate connected to the carry in and carry out of the last full adder.

The ripple adder is small and simple, but slow. We want to make a better adder. There is a design that uses quadratic space, but can add in constant time with respect to the number of bits - the **carry-lookahead adder**.

Consider the carry line of the ripple adder. As we go left, we have more and more gates in the critical path. However, each carry-out is theoretically a function of each of the inputs of the previous gates. If we write a truth table and minimise, we can get a two-level circuit for any of the carry-outs.

The basic idea is that we can compute the carry in of each adder independenty without 