<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › platform › x86 › intel_pmic_gpio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>intel_pmic_gpio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Moorestown PMIC GPIO (access through IPC) driver</span>
<span class="cm"> * Copyright (c) 2008 - 2009, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cm">/* Supports:</span>
<span class="cm"> * Moorestown platform PMIC chip</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) &quot;%s: &quot; fmt, __func__</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;asm/intel_scu_ipc.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/intel_pmic_gpio.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#define DRIVER_NAME &quot;pmic_gpio&quot;</span>

<span class="cm">/* register offset that IPC driver should use</span>
<span class="cm"> * 8 GPIO + 8 GPOSW (6 controllable) + 8GPO</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">pmic_gpio_register</span> <span class="p">{</span>
	<span class="n">GPIO0</span>		<span class="o">=</span> <span class="mh">0xE0</span><span class="p">,</span>
	<span class="n">GPIO7</span>		<span class="o">=</span> <span class="mh">0xE7</span><span class="p">,</span>
	<span class="n">GPIOINT</span>		<span class="o">=</span> <span class="mh">0xE8</span><span class="p">,</span>
	<span class="n">GPOSWCTL0</span>	<span class="o">=</span> <span class="mh">0xEC</span><span class="p">,</span>
	<span class="n">GPOSWCTL5</span>	<span class="o">=</span> <span class="mh">0xF1</span><span class="p">,</span>
	<span class="n">GPO</span>		<span class="o">=</span> <span class="mh">0xF4</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* bits definition for GPIO &amp; GPOSW */</span>
<span class="cp">#define GPIO_DRV 0x01</span>
<span class="cp">#define GPIO_DIR 0x02</span>
<span class="cp">#define GPIO_DIN 0x04</span>
<span class="cp">#define GPIO_DOU 0x08</span>
<span class="cp">#define GPIO_INTCTL 0x30</span>
<span class="cp">#define GPIO_DBC 0xc0</span>

<span class="cp">#define GPOSW_DRV 0x01</span>
<span class="cp">#define GPOSW_DOU 0x08</span>
<span class="cp">#define GPOSW_RDRV 0x30</span>

<span class="cp">#define GPIO_UPDATE_TYPE	0x80000000</span>

<span class="cp">#define NUM_GPIO 24</span>

<span class="k">struct</span> <span class="n">pmic_gpio</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mutex</span>		<span class="n">buslock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span>	<span class="n">chip</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">gpiointr</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">update_type</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">trigger_type</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmic_program_irqtype</span><span class="p">(</span><span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span>
		<span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span>
		<span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pmic_gpio_direction_input</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;only pin 0-7 support input</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span><span class="cm">/* we only have 8 GPIO can use as input */</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
							<span class="n">GPIO_DIR</span><span class="p">,</span> <span class="n">GPIO_DIR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pmic_gpio_direction_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span><span class="cm">/* it is GPIO */</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
				<span class="n">GPIO_DRV</span> <span class="o">|</span> <span class="p">(</span><span class="n">value</span> <span class="o">?</span> <span class="n">GPIO_DOU</span> <span class="o">:</span> <span class="mi">0</span><span class="p">),</span>
				<span class="n">GPIO_DRV</span> <span class="o">|</span> <span class="n">GPIO_DOU</span> <span class="o">|</span> <span class="n">GPIO_DIR</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span><span class="cm">/* it is GPOSW */</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPOSWCTL0</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">-</span> <span class="mi">8</span><span class="p">,</span>
				<span class="n">GPOSW_DRV</span> <span class="o">|</span> <span class="p">(</span><span class="n">value</span> <span class="o">?</span> <span class="n">GPOSW_DOU</span> <span class="o">:</span> <span class="mi">0</span><span class="p">),</span>
				<span class="n">GPOSW_DRV</span> <span class="o">|</span> <span class="n">GPOSW_DOU</span> <span class="o">|</span> <span class="n">GPOSW_RDRV</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;</span> <span class="mi">15</span> <span class="o">&amp;&amp;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">24</span><span class="p">)</span><span class="cm">/* it is GPO */</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPO</span><span class="p">,</span>
				<span class="n">value</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">-</span> <span class="mi">16</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span>
				<span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;invalid PMIC GPIO pin %d!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pmic_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* we only have 8 GPIO pins we can use as input */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">intel_scu_ipc_ioread8</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">r</span> <span class="o">&amp;</span> <span class="n">GPIO_DIN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmic_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span><span class="cm">/* it is GPIO */</span>
		<span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPIO0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
			<span class="n">GPIO_DRV</span> <span class="o">|</span> <span class="p">(</span><span class="n">value</span> <span class="o">?</span> <span class="n">GPIO_DOU</span> <span class="o">:</span> <span class="mi">0</span><span class="p">),</span>
			<span class="n">GPIO_DRV</span> <span class="o">|</span> <span class="n">GPIO_DOU</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span><span class="cm">/* it is GPOSW */</span>
		<span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPOSWCTL0</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">-</span> <span class="mi">8</span><span class="p">,</span>
			<span class="n">GPOSW_DRV</span> <span class="o">|</span> <span class="p">(</span><span class="n">value</span> <span class="o">?</span> <span class="n">GPOSW_DOU</span> <span class="o">:</span> <span class="mi">0</span><span class="p">),</span>
			<span class="n">GPOSW_DRV</span> <span class="o">|</span> <span class="n">GPOSW_DOU</span> <span class="o">|</span> <span class="n">GPOSW_RDRV</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;</span> <span class="mi">15</span> <span class="o">&amp;&amp;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="cm">/* it is GPO */</span>
		<span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">GPO</span><span class="p">,</span>
			<span class="n">value</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">-</span> <span class="mi">16</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is called from genirq with pg-&gt;buslock locked and</span>
<span class="cm"> * irq_desc-&gt;lock held. We can not access the scu bus here, so we</span>
<span class="cm"> * store the change and update in the bus_sync_unlock() function below</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pmic_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pmic_gpio</span> <span class="o">*</span><span class="n">pg</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&gt;=</span> <span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">trigger_type</span> <span class="o">=</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">update_type</span> <span class="o">=</span> <span class="n">gpio</span> <span class="o">|</span> <span class="n">GPIO_UPDATE_TYPE</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pmic_gpio_to_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pmic_gpio</span> <span class="o">*</span><span class="n">pg</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pmic_gpio</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmic_bus_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pmic_gpio</span> <span class="o">*</span><span class="n">pg</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">buslock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmic_bus_sync_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pmic_gpio</span> <span class="o">*</span><span class="n">pg</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">update_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">pg</span><span class="o">-&gt;</span><span class="n">update_type</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">GPIO_UPDATE_TYPE</span><span class="p">;</span>

		<span class="n">pmic_program_irqtype</span><span class="p">(</span><span class="n">gpio</span><span class="p">,</span> <span class="n">pg</span><span class="o">-&gt;</span><span class="n">trigger_type</span><span class="p">);</span>
		<span class="n">pg</span><span class="o">-&gt;</span><span class="n">update_type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">buslock</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* the gpiointr register is read-clear, so just do nothing. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmic_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pmic_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">pmic_irqchip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;PMIC-GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">pmic_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">pmic_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>		<span class="o">=</span> <span class="n">pmic_irq_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_lock</span>		<span class="o">=</span> <span class="n">pmic_bus_lock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_sync_unlock</span>	<span class="o">=</span> <span class="n">pmic_bus_sync_unlock</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">pmic_irq_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pmic_gpio</span> <span class="o">*</span><span class="n">pg</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">intsts</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">gpiointr</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">gpio</span><span class="p">;</span>
	<span class="n">irqreturn_t</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">gpio</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intsts</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">gpio</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;pmic pin %d triggered</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">platform_pmic_gpio_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_pmic_gpio_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">pmic_gpio</span> <span class="o">*</span><span class="n">pg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no IRQ line</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span> <span class="o">||</span> <span class="o">!</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio_base</span> <span class="o">||</span> <span class="o">!</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;incorrect or missing platform data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pg</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pg</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pg</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pg</span><span class="p">);</span>

	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="cm">/* setting up SRAM mapping for GPIOINT register */</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">gpiointr</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpiointr</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">gpiointr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Can not map GPIOINT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">label</span> <span class="o">=</span> <span class="s">&quot;intel_pmic&quot;</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">pmic_gpio_direction_input</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">pmic_gpio_direction_output</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">get</span> <span class="o">=</span> <span class="n">pmic_gpio_get</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">set</span> <span class="o">=</span> <span class="n">pmic_gpio_set</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">to_irq</span> <span class="o">=</span> <span class="n">pmic_gpio_to_irq</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio_base</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="n">NUM_GPIO</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">can_sleep</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">buslock</span><span class="p">);</span>

	<span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">gpiochip_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Can not add pmic gpio chip</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">pmic_irq_handler</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;pmic&quot;</span><span class="p">,</span> <span class="n">pg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Interrupt request failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">pmic_irqchip</span><span class="p">,</span>
					      <span class="n">handle_simple_irq</span><span class="p">,</span>
					      <span class="s">&quot;demux&quot;</span><span class="p">);</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">pg</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">,</span> <span class="n">pg</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">pg</span><span class="o">-&gt;</span><span class="n">gpiointr</span><span class="p">);</span>
<span class="nl">err2:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pg</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* at the same time, register a platform driver</span>
<span class="cm"> * this supports the sfi 0.81 fw */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">platform_pmic_gpio_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">platform_pmic_gpio_probe</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">platform_pmic_gpio_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">platform_pmic_gpio_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">platform_pmic_gpio_init</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alek Du &lt;alek.du@intel.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Intel Moorestown PMIC GPIO driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
