This is a simple example using systemc to create an counter. <br/>

-- Vivado HLS 2017.3<br/>
----- SystemC 2.1<br/>
-- Vivado Design 2017.3<br/>
----- VHDL<br/>

Note: It follows the same tutorial of the AND2 port.<br/>

This example shows how to implement a clock module usign SC_CTHREAD from SystemC. <br/>

The module designed is a simple counter and the implementation was made in VERILOG.