

================================================================
== Vivado HLS Report for 'LowMCEnc'
================================================================
* Date:           Tue May 12 20:22:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   107470|   107470| 1.075 ms | 1.075 ms |  107470|  107470|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_matrix_mul_fu_336    |matrix_mul    |     2570|     2570| 25.700 us | 25.700 us |  2570|  2570|   none  |
        |grp_matrix_mul_1_fu_345  |matrix_mul_1  |     2570|     2570| 25.700 us | 25.700 us |  2570|  2570|   none  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |        8|        8|         2|          -|          -|     4|    no    |
        |- xor_array_label4   |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 3             |   104880|   104880|      5244|          -|          -|    20|    no    |
        | + Loop 3.1          |        8|        8|         2|          -|          -|     4|    no    |
        | + Loop 3.2          |       70|       70|         7|          -|          -|    10|    no    |
        | + xor_array_label4  |        8|        8|         2|          -|          -|     4|    no    |
        | + xor_array_label4  |        8|        8|         2|          -|          -|     4|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     588|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       68|      -|     222|    2933|    0|
|Memory           |        2|      -|      64|       8|    0|
|Multiplexer      |        -|      -|       -|     468|    -|
|Register         |        -|      -|     134|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       70|      0|     420|    3997|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        9|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+--------------+---------+-------+-----+------+-----+
    |grp_matrix_mul_fu_336    |matrix_mul    |       34|      0|  111|  1474|    0|
    |grp_matrix_mul_1_fu_345  |matrix_mul_1  |       34|      0|  111|  1459|    0|
    +-------------------------+--------------+---------+-------+-----+------+-----+
    |Total                    |              |       68|      0|  222|  2933|    0|
    +-------------------------+--------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |roundKey_U      |LowMCEnc_roundKey     |        0|  64|   8|    0|    16|   32|     1|          512|
    |temp_U          |LowMCEnc_temp         |        1|   0|   0|    0|   120|    8|     1|          960|
    |temp_matrix3_U  |LowMCEnc_temp_matg8j  |        1|   0|   0|    0|    80|   32|     1|         2560|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                      |        2|  64|   8|    0|   216|   72|     3|         4032|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln109_fu_778_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln185_fu_521_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln190_fu_460_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln191_fu_485_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln214_fu_737_p2     |     +    |      0|  0|  21|          14|          11|
    |add_ln215_fu_751_p2     |     +    |      0|  0|  15|           7|           4|
    |i_5_fu_390_p2           |     +    |      0|  0|  12|           3|           1|
    |i_6_fu_801_p2           |     +    |      0|  0|  12|           3|           1|
    |i_fu_763_p2             |     +    |      0|  0|  12|           3|           1|
    |loop_7_fu_423_p2        |     +    |      0|  0|  12|           3|           1|
    |loop_fu_373_p2          |     +    |      0|  0|  12|           3|           1|
    |r_fu_813_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln54_1_fu_546_p2    |     -    |      0|  0|  12|           3|           3|
    |sub_ln54_fu_527_p2      |     -    |      0|  0|  12|           3|           3|
    |and_ln194_fu_584_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln195_fu_631_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln196_fu_678_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln66_1_fu_665_p2    |    and   |      0|  0|   8|           8|           8|
    |and_ln66_2_fu_712_p2    |    and   |      0|  0|   8|           8|           8|
    |and_ln66_fu_618_p2      |    and   |      0|  0|   8|           8|           8|
    |icmp_ln108_1_fu_757_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln108_2_fu_795_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln108_fu_384_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln162_fu_367_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln177_fu_402_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln181_fu_417_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln185_fu_454_p2    |   icmp   |      0|  0|  11|           5|           3|
    |lshr_ln54_1_fu_555_p2   |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_3_fu_574_p2   |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_fu_536_p2     |   lshr   |      0|  0|  19|           8|           8|
    |or_ln66_1_fu_671_p2     |    or    |      0|  0|   8|           8|           8|
    |or_ln66_2_fu_718_p2     |    or    |      0|  0|   8|           8|           8|
    |temp_d1                 |    or    |      0|  0|   8|           8|           8|
    |shl_ln66_3_fu_612_p2    |    shl   |      0|  0|  19|           8|           8|
    |shl_ln66_4_fu_649_p2    |    shl   |      0|  0|  19|           1|           8|
    |shl_ln66_5_fu_660_p2    |    shl   |      0|  0|  19|           8|           8|
    |shl_ln66_6_fu_696_p2    |    shl   |      0|  0|  19|           1|           8|
    |shl_ln66_7_fu_707_p2    |    shl   |      0|  0|  19|           8|           8|
    |shl_ln66_fu_600_p2      |    shl   |      0|  0|  19|           1|           8|
    |grp_fu_356_p2           |    xor   |      0|  0|  32|          32|          32|
    |xor_ln109_1_fu_788_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln194_fu_590_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln195_1_fu_639_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln195_fu_635_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln196_1_fu_686_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln196_fu_682_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln54_fu_565_p2      |    xor   |      0|  0|   3|           3|           2|
    |xor_ln66_3_fu_654_p2    |    xor   |      0|  0|   8|           8|           2|
    |xor_ln66_4_fu_701_p2    |    xor   |      0|  0|   8|           8|           2|
    |xor_ln66_fu_606_p2      |    xor   |      0|  0|   8|           8|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 588|         282|         277|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  121|         26|    1|         26|
    |bitNumber_assign_2_reg_302             |    9|          2|    5|         10|
    |grp_matrix_mul_1_fu_345_matrix_offset  |   15|          3|   14|         42|
    |i_0_i49_reg_314                        |    9|          2|    3|          6|
    |i_0_i56_reg_325                        |    9|          2|    3|          6|
    |i_0_i_reg_267                          |    9|          2|    3|          6|
    |key_ce0                                |    9|          2|    1|          2|
    |loop_0_reg_256                         |    9|          2|    3|          6|
    |loop_1_reg_290                         |    9|          2|    3|          6|
    |output_r_address0                      |   47|         10|    3|         30|
    |output_r_ce0                           |   15|          3|    1|          3|
    |output_r_d0                            |   38|          7|   32|        224|
    |output_r_we0                           |   15|          3|    1|          3|
    |r_0_reg_278                            |    9|          2|    5|         10|
    |roundKey_address0                      |   21|          4|    4|         16|
    |roundKey_ce0                           |   15|          3|    1|          3|
    |roundKey_we0                           |    9|          2|    1|          2|
    |temp_address0                          |   41|          8|    7|         56|
    |temp_address1                          |   38|          7|    7|         49|
    |temp_d0                                |   21|          4|    8|         32|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  468|         96|  106|        538|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |a_reg_930                             |   1|   0|    1|          0|
    |add_ln185_reg_925                     |   5|   0|    5|          0|
    |add_ln214_reg_971                     |   5|   0|   14|          9|
    |add_ln215_reg_976                     |   5|   0|    7|          2|
    |ap_CS_fsm                             |  25|   0|   25|          0|
    |b_reg_943                             |   1|   0|    1|          0|
    |bitNumber_assign_2_reg_302            |   5|   0|    5|          0|
    |c_reg_955                             |   1|   0|    1|          0|
    |grp_matrix_mul_1_fu_345_ap_start_reg  |   1|   0|    1|          0|
    |grp_matrix_mul_fu_336_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i49_reg_314                       |   3|   0|    3|          0|
    |i_0_i56_reg_325                       |   3|   0|    3|          0|
    |i_0_i_reg_267                         |   3|   0|    3|          0|
    |i_5_reg_845                           |   3|   0|    3|          0|
    |i_6_reg_1002                          |   3|   0|    3|          0|
    |i_reg_984                             |   3|   0|    3|          0|
    |loop_0_reg_256                        |   3|   0|    3|          0|
    |loop_1_reg_290                        |   3|   0|    3|          0|
    |loop_7_reg_892                        |   3|   0|    3|          0|
    |loop_reg_827                          |   3|   0|    3|          0|
    |output_addr_2_reg_850                 |   3|   0|    3|          0|
    |output_addr_3_reg_989                 |   3|   0|    3|          0|
    |output_addr_4_reg_1007                |   3|   0|    3|          0|
    |r_0_reg_278                           |   5|   0|    5|          0|
    |reg_363                               |   8|   0|    8|          0|
    |shl_ln_reg_883                        |   5|   0|   14|          9|
    |temp_addr_7_reg_900                   |   2|   0|    7|          5|
    |temp_addr_8_reg_913                   |   2|   0|    7|          5|
    |temp_addr_9_reg_919                   |   2|   0|    7|          5|
    |temp_load_1_reg_966                   |   8|   0|    8|          0|
    |trunc_ln185_reg_906                   |   3|   0|    3|          0|
    |xor_ln195_reg_961                     |   1|   0|    1|          0|
    |zext_ln163_reg_832                    |   3|   0|   64|         61|
    |zext_ln54_3_reg_937                   |   3|   0|    8|          5|
    |zext_ln54_5_reg_949                   |   3|   0|    8|          5|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 134|   0|  240|        106|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   LowMCEnc   | return value |
|plaintext_address0  | out |    3|  ap_memory |   plaintext  |     array    |
|plaintext_ce0       | out |    1|  ap_memory |   plaintext  |     array    |
|plaintext_q0        |  in |   32|  ap_memory |   plaintext  |     array    |
|output_r_address0   | out |    3|  ap_memory |   output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0         | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0         |  in |   32|  ap_memory |   output_r   |     array    |
|key_address0        | out |    3|  ap_memory |      key     |     array    |
|key_ce0             | out |    1|  ap_memory |      key     |     array    |
|key_q0              |  in |   32|  ap_memory |      key     |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 9 
11 --> 12 18 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 11 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 24 
23 --> 22 
24 --> 25 7 
25 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [8 x i32]* %output_r, i64 0, i64 0" [picnic_impl.c:154]   --->   Operation 26 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.75ns)   --->   "%roundKey = alloca [16 x i32], align 16" [picnic_impl.c:156]   --->   Operation 27 'alloca' 'roundKey' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 28 [1/1] (1.84ns)   --->   "%temp = alloca [120 x i8], align 16" [picnic_impl.c:175]   --->   Operation 28 'alloca' 'temp' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "br label %.preheader1"   --->   Operation 29 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %0 ], [ 0, %.preheader1.preheader ]"   --->   Operation 30 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%icmp_ln162 = icmp eq i3 %loop_0, -4" [picnic_impl.c:162]   --->   Operation 32 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:162]   --->   Operation 33 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %.loopexit, label %0" [picnic_impl.c:162]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i3 %loop_0 to i64" [picnic_impl.c:163]   --->   Operation 35 'zext' 'zext_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln163" [picnic_impl.c:163]   --->   Operation 36 'getelementptr' 'plaintext_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:163]   --->   Operation 37 'load' 'plaintext_load' <Predicate = (!icmp_ln162)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 38 [2/2] (1.35ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)" [picnic_impl.c:167]   --->   Operation 38 'call' <Predicate = (icmp_ln162)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 39 [1/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:163]   --->   Operation 39 'load' 'plaintext_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln163" [picnic_impl.c:163]   --->   Operation 40 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.75ns)   --->   "store i32 %plaintext_load, i32* %output_addr_1, align 4" [picnic_impl.c:163]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader1" [picnic_impl.c:162]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)" [picnic_impl.c:167]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:108->picnic_impl.c:168]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 3> <Delay = 1.75>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 0, %.loopexit ], [ %i_5, %2 ]"   --->   Operation 45 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.00ns)   --->   "%icmp_ln108 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:108->picnic_impl.c:168]   --->   Operation 46 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 47 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.34ns)   --->   "%i_5 = add i3 %i_0_i, 1" [picnic_impl.c:108->picnic_impl.c:168]   --->   Operation 48 'add' 'i_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %xor_array.exit, label %2" [picnic_impl.c:108->picnic_impl.c:168]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %i_0_i to i64" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 50 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln109" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 51 'getelementptr' 'output_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (1.75ns)   --->   "%output_load_1 = load i32* %output_addr_2, align 4" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 52 'load' 'output_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln109" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 53 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%roundKey_load = load i32* %roundKey_addr, align 4" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 54 'load' 'roundKey_load' <Predicate = (!icmp_ln108)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 0" [picnic_impl.c:190]   --->   Operation 55 'getelementptr' 'temp_addr' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 1" [picnic_impl.c:210]   --->   Operation 56 'getelementptr' 'temp_addr_3' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 2" [picnic_impl.c:210]   --->   Operation 57 'getelementptr' 'temp_addr_4' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 3" [picnic_impl.c:210]   --->   Operation 58 'getelementptr' 'temp_addr_5' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.35ns)   --->   "br label %3" [picnic_impl.c:177]   --->   Operation 59 'br' <Predicate = (icmp_ln108)> <Delay = 1.35>

State 6 <SV = 4> <Delay = 4.31>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:168]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (1.75ns)   --->   "%output_load_1 = load i32* %output_addr_2, align 4" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 61 'load' 'output_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_6 : Operation 62 [1/2] (1.75ns)   --->   "%roundKey_load = load i32* %roundKey_addr, align 4" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 62 'load' 'roundKey_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_6 : Operation 63 [1/1] (0.80ns)   --->   "%xor_ln109 = xor i32 %roundKey_load, %output_load_1" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 63 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.75ns)   --->   "store i32 %xor_ln109, i32* %output_addr_2, align 4" [picnic_impl.c:109->picnic_impl.c:168]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:108->picnic_impl.c:168]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 1, %xor_array.exit ], [ %r, %xor_array.exit65 ]"   --->   Operation 66 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 67 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.21ns)   --->   "%icmp_ln177 = icmp eq i5 %r_0, -11" [picnic_impl.c:177]   --->   Operation 68 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %12, label %4" [picnic_impl.c:177]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)" [picnic_impl.c:179]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_7 : Operation 71 [2/2] (1.35ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)" [picnic_impl.c:179]   --->   Operation 71 'call' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:218]   --->   Operation 72 'ret' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.35>
ST_8 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)" [picnic_impl.c:179]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:181]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 6> <Delay = 1.75>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%loop_1 = phi i3 [ 0, %4 ], [ %loop_7, %6 ]"   --->   Operation 75 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.00ns)   --->   "%icmp_ln181 = icmp eq i3 %loop_1, -4" [picnic_impl.c:181]   --->   Operation 76 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 77 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.34ns)   --->   "%loop_7 = add i3 %loop_1, 1" [picnic_impl.c:181]   --->   Operation 78 'add' 'loop_7' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %.preheader.preheader, label %6" [picnic_impl.c:181]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (1.75ns)   --->   "%output_load = load i32* %output_addr, align 4" [picnic_impl.c:182]   --->   Operation 80 'load' 'output_load' <Predicate = (!icmp_ln181)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_9 : Operation 81 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:185]   --->   Operation 81 'br' <Predicate = (icmp_ln181)> <Delay = 1.35>

State 10 <SV = 7> <Delay = 3.60>
ST_10 : Operation 82 [1/2] (1.75ns)   --->   "%output_load = load i32* %output_addr, align 4" [picnic_impl.c:182]   --->   Operation 82 'load' 'output_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i32 %output_load to i8" [picnic_impl.c:182]   --->   Operation 83 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i3 %loop_1 to i64" [picnic_impl.c:182]   --->   Operation 84 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%temp_addr_6 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 %zext_ln182" [picnic_impl.c:182]   --->   Operation 85 'getelementptr' 'temp_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.84ns)   --->   "store i8 %trunc_ln182, i8* %temp_addr_6, align 1" [picnic_impl.c:182]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %output_load, i32 8, i32 31)" [picnic_impl.c:183]   --->   Operation 87 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i24 %lshr_ln to i32" [picnic_impl.c:183]   --->   Operation 88 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.75ns)   --->   "store i32 %zext_ln183, i32* %output_addr, align 4" [picnic_impl.c:183]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:181]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.39>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%bitNumber_assign_2 = phi i5 [ %add_ln185, %7 ], [ 0, %.preheader.preheader ]" [picnic_impl.c:185]   --->   Operation 91 'phi' 'bitNumber_assign_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.21ns)   --->   "%icmp_ln185 = icmp ult i5 %bitNumber_assign_2, -2" [picnic_impl.c:185]   --->   Operation 92 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 93 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %7, label %8" [picnic_impl.c:185]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.54ns)   --->   "%add_ln190 = add i5 2, %bitNumber_assign_2" [picnic_impl.c:190]   --->   Operation 95 'add' 'add_ln190' <Predicate = (icmp_ln185)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln7 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln190, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 96 'partselect' 'lshr_ln7' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %lshr_ln7 to i64" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 97 'zext' 'zext_ln54' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%temp_addr_7 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln54" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 98 'getelementptr' 'temp_addr_7' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 99 [2/2] (1.84ns)   --->   "%temp_load_4 = load i8* %temp_addr_7, align 1" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 99 'load' 'temp_load_4' <Predicate = (icmp_ln185)> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_11 : Operation 100 [2/2] (1.84ns)   --->   "%temp_load = load i8* %temp_addr, align 16" [picnic_impl.c:210]   --->   Operation 100 'load' 'temp_load' <Predicate = (!icmp_ln185)> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_11 : Operation 101 [2/2] (1.84ns)   --->   "%temp_load_1 = load i8* %temp_addr_3, align 1" [picnic_impl.c:210]   --->   Operation 101 'load' 'temp_load_1' <Predicate = (!icmp_ln185)> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 12 <SV = 8> <Delay = 3.39>
ST_12 : Operation 102 [1/2] (1.84ns)   --->   "%temp_load_4 = load i8* %temp_addr_7, align 1" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 102 'load' 'temp_load_4' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i5 %bitNumber_assign_2 to i3" [picnic_impl.c:185]   --->   Operation 103 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.54ns)   --->   "%add_ln191 = add i5 1, %bitNumber_assign_2" [picnic_impl.c:191]   --->   Operation 104 'add' 'add_ln191' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln54_2 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln191, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 105 'partselect' 'lshr_ln54_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i2 %lshr_ln54_2 to i64" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 106 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%temp_addr_8 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln54_2" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 107 'getelementptr' 'temp_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (1.84ns)   --->   "%temp_load_5 = load i8* %temp_addr_8, align 1" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 108 'load' 'temp_load_5' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln54_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 109 'partselect' 'lshr_ln54_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i2 %lshr_ln54_4 to i64" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 110 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%temp_addr_9 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln54_4" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 111 'getelementptr' 'temp_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (1.84ns)   --->   "%temp_load_6 = load i8* %temp_addr_9, align 1" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 112 'load' 'temp_load_6' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_12 : Operation 113 [1/1] (1.54ns)   --->   "%add_ln185 = add i5 3, %bitNumber_assign_2" [picnic_impl.c:185]   --->   Operation 113 'add' 'add_ln185' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 7.80>
ST_13 : Operation 114 [1/1] (1.34ns)   --->   "%sub_ln54 = sub i3 -3, %trunc_ln185" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 114 'sub' 'sub_ln54' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i3 %sub_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 115 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (2.42ns)   --->   "%lshr_ln54 = lshr i8 %temp_load_4, %zext_ln54_1" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 116 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%a = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:54->picnic_impl.c:190]   --->   Operation 117 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/2] (1.84ns)   --->   "%temp_load_5 = load i8* %temp_addr_8, align 1" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 118 'load' 'temp_load_5' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_13 : Operation 119 [1/1] (1.34ns)   --->   "%sub_ln54_1 = sub i3 -2, %trunc_ln185" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 119 'sub' 'sub_ln54_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i3 %sub_ln54_1 to i8" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 120 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (2.42ns)   --->   "%lshr_ln54_1 = lshr i8 %temp_load_5, %zext_ln54_3" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 121 'lshr' 'lshr_ln54_1' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%b = trunc i8 %lshr_ln54_1 to i1" [picnic_impl.c:54->picnic_impl.c:191]   --->   Operation 122 'trunc' 'b' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/2] (1.84ns)   --->   "%temp_load_6 = load i8* %temp_addr_9, align 1" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 123 'load' 'temp_load_6' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_13 : Operation 124 [1/1] (0.80ns)   --->   "%xor_ln54 = xor i3 %trunc_ln185, -1" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 124 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 125 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (2.42ns)   --->   "%lshr_ln54_3 = lshr i8 %temp_load_6, %zext_ln54_5" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 126 'lshr' 'lshr_ln54_3' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%c = trunc i8 %lshr_ln54_3 to i1" [picnic_impl.c:54->picnic_impl.c:192]   --->   Operation 127 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln194 = and i1 %c, %b" [picnic_impl.c:194]   --->   Operation 128 'and' 'and_ln194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln194 = xor i1 %and_ln194, %a" [picnic_impl.c:194]   --->   Operation 129 'xor' 'xor_ln194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln194 = zext i1 %xor_ln194 to i8" [picnic_impl.c:194]   --->   Operation 130 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln54_1" [picnic_impl.c:66->picnic_impl.c:194]   --->   Operation 131 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:194]   --->   Operation 132 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66_3 = shl i8 %zext_ln194, %zext_ln54_1" [picnic_impl.c:66->picnic_impl.c:194]   --->   Operation 133 'shl' 'shl_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %temp_load_4, %xor_ln66" [picnic_impl.c:66->picnic_impl.c:194]   --->   Operation 134 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (1.68ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_3" [picnic_impl.c:66->picnic_impl.c:194]   --->   Operation 135 'or' 'or_ln66' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (1.84ns)   --->   "store i8 %or_ln66, i8* %temp_addr_7, align 1" [picnic_impl.c:66->picnic_impl.c:194]   --->   Operation 136 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 14 <SV = 10> <Delay = 1.84>
ST_14 : Operation 137 [2/2] (1.84ns)   --->   "%temp_load_7 = load i8* %temp_addr_8, align 1" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 137 'load' 'temp_load_7' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 15 <SV = 11> <Delay = 5.38>
ST_15 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%and_ln195 = and i1 %c, %a" [picnic_impl.c:195]   --->   Operation 138 'and' 'and_ln195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.80ns)   --->   "%xor_ln195 = xor i1 %b, %a" [picnic_impl.c:195]   --->   Operation 139 'xor' 'xor_ln195' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%xor_ln195_1 = xor i1 %and_ln195, %xor_ln195" [picnic_impl.c:195]   --->   Operation 140 'xor' 'xor_ln195_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%zext_ln195 = zext i1 %xor_ln195_1 to i8" [picnic_impl.c:195]   --->   Operation 141 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/2] (1.84ns)   --->   "%temp_load_7 = load i8* %temp_addr_8, align 1" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 142 'load' 'temp_load_7' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_15 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%shl_ln66_4 = shl i8 1, %zext_ln54_3" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 143 'shl' 'shl_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%xor_ln66_3 = xor i8 %shl_ln66_4, -1" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 144 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%shl_ln66_5 = shl i8 %zext_ln195, %zext_ln54_3" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 145 'shl' 'shl_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%and_ln66_1 = and i8 %temp_load_7, %xor_ln66_3" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 146 'and' 'and_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (1.68ns) (out node of the LUT)   --->   "%or_ln66_1 = or i8 %and_ln66_1, %shl_ln66_5" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 147 'or' 'or_ln66_1' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (1.84ns)   --->   "store i8 %or_ln66_1, i8* %temp_addr_8, align 1" [picnic_impl.c:66->picnic_impl.c:195]   --->   Operation 148 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 16 <SV = 12> <Delay = 1.84>
ST_16 : Operation 149 [2/2] (1.84ns)   --->   "%temp_load_8 = load i8* %temp_addr_9, align 1" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 149 'load' 'temp_load_8' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 17 <SV = 13> <Delay = 5.38>
ST_17 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%and_ln196 = and i1 %b, %a" [picnic_impl.c:196]   --->   Operation 150 'and' 'and_ln196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%xor_ln196 = xor i1 %c, %xor_ln195" [picnic_impl.c:196]   --->   Operation 151 'xor' 'xor_ln196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%xor_ln196_1 = xor i1 %xor_ln196, %and_ln196" [picnic_impl.c:196]   --->   Operation 152 'xor' 'xor_ln196_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%zext_ln196 = zext i1 %xor_ln196_1 to i8" [picnic_impl.c:196]   --->   Operation 153 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/2] (1.84ns)   --->   "%temp_load_8 = load i8* %temp_addr_9, align 1" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 154 'load' 'temp_load_8' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_17 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%shl_ln66_6 = shl i8 1, %zext_ln54_5" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 155 'shl' 'shl_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln66_4 = xor i8 %shl_ln66_6, -1" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 156 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln66_7 = shl i8 %zext_ln196, %zext_ln54_5" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 157 'shl' 'shl_ln66_7' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%and_ln66_2 = and i8 %temp_load_8, %xor_ln66_4" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 158 'and' 'and_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (1.68ns) (out node of the LUT)   --->   "%or_ln66_2 = or i8 %and_ln66_2, %shl_ln66_7" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 159 'or' 'or_ln66_2' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (1.84ns)   --->   "store i8 %or_ln66_2, i8* %temp_addr_9, align 1" [picnic_impl.c:66->picnic_impl.c:196]   --->   Operation 160 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:185]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 1.84>
ST_18 : Operation 162 [1/2] (1.84ns)   --->   "%temp_load = load i8* %temp_addr, align 16" [picnic_impl.c:210]   --->   Operation 162 'load' 'temp_load' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_18 : Operation 163 [1/2] (1.84ns)   --->   "%temp_load_1 = load i8* %temp_addr_3, align 1" [picnic_impl.c:210]   --->   Operation 163 'load' 'temp_load_1' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_18 : Operation 164 [2/2] (1.84ns)   --->   "%temp_load_2 = load i8* %temp_addr_4, align 2" [picnic_impl.c:210]   --->   Operation 164 'load' 'temp_load_2' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_18 : Operation 165 [2/2] (1.84ns)   --->   "%temp_load_3 = load i8* %temp_addr_5, align 1" [picnic_impl.c:210]   --->   Operation 165 'load' 'temp_load_3' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 19 <SV = 9> <Delay = 3.60>
ST_19 : Operation 166 [1/2] (1.84ns)   --->   "%temp_load_2 = load i8* %temp_addr_4, align 2" [picnic_impl.c:210]   --->   Operation 166 'load' 'temp_load_2' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_19 : Operation 167 [1/2] (1.84ns)   --->   "%temp_load_3 = load i8* %temp_addr_5, align 1" [picnic_impl.c:210]   --->   Operation 167 'load' 'temp_load_3' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln210_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %temp_load_3, i8 %temp_load_2, i8 %temp_load_1, i8 %temp_load)" [picnic_impl.c:210]   --->   Operation 168 'bitconcatenate' 'or_ln210_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (1.75ns)   --->   "store i32 %or_ln210_2, i32* %output_addr, align 4" [picnic_impl.c:210]   --->   Operation 169 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 20 <SV = 10> <Delay = 1.80>
ST_20 : Operation 170 [1/1] (1.80ns)   --->   "%add_ln214 = add i14 %shl_ln, -512" [picnic_impl.c:214]   --->   Operation 170 'add' 'add_ln214' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [2/2] (0.00ns)   --->   "call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln214)" [picnic_impl.c:214]   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 11> <Delay = 1.66>
ST_21 : Operation 172 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln214)" [picnic_impl.c:214]   --->   Operation 172 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [picnic_impl.c:215]   --->   Operation 173 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (1.66ns)   --->   "%add_ln215 = add i7 %shl_ln1, -4" [picnic_impl.c:215]   --->   Operation 174 'add' 'add_ln215' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (1.35ns)   --->   "br label %9" [picnic_impl.c:108->picnic_impl.c:215]   --->   Operation 175 'br' <Predicate = true> <Delay = 1.35>

State 22 <SV = 12> <Delay = 4.43>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%i_0_i49 = phi i3 [ 0, %8 ], [ %i, %10 ]"   --->   Operation 176 'phi' 'i_0_i49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (1.00ns)   --->   "%icmp_ln108_1 = icmp eq i3 %i_0_i49, -4" [picnic_impl.c:108->picnic_impl.c:215]   --->   Operation 177 'icmp' 'icmp_ln108_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 178 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (1.34ns)   --->   "%i = add i3 %i_0_i49, 1" [picnic_impl.c:108->picnic_impl.c:215]   --->   Operation 179 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_1, label %xor_array.1.exit.preheader, label %10" [picnic_impl.c:108->picnic_impl.c:215]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i3 %i_0_i49 to i64" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 181 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i3 %i_0_i49 to i7" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 182 'zext' 'zext_ln109_3' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln109_1" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 183 'getelementptr' 'output_addr_3' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_22 : Operation 184 [2/2] (1.75ns)   --->   "%output_load_2 = load i32* %output_addr_3, align 4" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 184 'load' 'output_load_2' <Predicate = (!icmp_ln108_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_22 : Operation 185 [1/1] (1.66ns)   --->   "%add_ln109 = add i7 %zext_ln109_3, %add_ln215" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 185 'add' 'add_ln109' <Predicate = (!icmp_ln108_1)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i7 %add_ln109 to i64" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 186 'zext' 'zext_ln109_4' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln109_4" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 187 'getelementptr' 'temp_matrix3_addr' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_22 : Operation 188 [2/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 4" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 188 'load' 'temp_matrix3_load' <Predicate = (!icmp_ln108_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_22 : Operation 189 [1/1] (1.35ns)   --->   "br label %xor_array.1.exit" [picnic_impl.c:108->picnic_impl.c:216]   --->   Operation 189 'br' <Predicate = (icmp_ln108_1)> <Delay = 1.35>

State 23 <SV = 13> <Delay = 5.33>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:215]   --->   Operation 190 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/2] (1.75ns)   --->   "%output_load_2 = load i32* %output_addr_3, align 4" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 191 'load' 'output_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_23 : Operation 192 [1/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 4" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 192 'load' 'temp_matrix3_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_23 : Operation 193 [1/1] (0.80ns)   --->   "%xor_ln109_1 = xor i32 %temp_matrix3_load, %output_load_2" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 193 'xor' 'xor_ln109_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 194 [1/1] (1.75ns)   --->   "store i32 %xor_ln109_1, i32* %output_addr_3, align 4" [picnic_impl.c:109->picnic_impl.c:215]   --->   Operation 194 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "br label %9" [picnic_impl.c:108->picnic_impl.c:215]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 13> <Delay = 1.75>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%i_0_i56 = phi i3 [ %i_6, %11 ], [ 0, %xor_array.1.exit.preheader ]"   --->   Operation 196 'phi' 'i_0_i56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (1.00ns)   --->   "%icmp_ln108_2 = icmp eq i3 %i_0_i56, -4" [picnic_impl.c:108->picnic_impl.c:216]   --->   Operation 197 'icmp' 'icmp_ln108_2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 198 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (1.34ns)   --->   "%i_6 = add i3 %i_0_i56, 1" [picnic_impl.c:108->picnic_impl.c:216]   --->   Operation 199 'add' 'i_6' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_2, label %xor_array.exit65, label %11" [picnic_impl.c:108->picnic_impl.c:216]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i3 %i_0_i56 to i64" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 201 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln109_2" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 202 'getelementptr' 'output_addr_4' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_24 : Operation 203 [2/2] (1.75ns)   --->   "%output_load_3 = load i32* %output_addr_4, align 4" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 203 'load' 'output_load_3' <Predicate = (!icmp_ln108_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%roundKey_addr_1 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln109_2" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 204 'getelementptr' 'roundKey_addr_1' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_24 : Operation 205 [2/2] (1.75ns)   --->   "%roundKey_load_1 = load i32* %roundKey_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 205 'load' 'roundKey_load_1' <Predicate = (!icmp_ln108_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_24 : Operation 206 [1/1] (1.54ns)   --->   "%r = add i5 %r_0, 1" [picnic_impl.c:177]   --->   Operation 206 'add' 'r' <Predicate = (icmp_ln108_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "br label %3" [picnic_impl.c:177]   --->   Operation 207 'br' <Predicate = (icmp_ln108_2)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 4.31>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:216]   --->   Operation 208 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/2] (1.75ns)   --->   "%output_load_3 = load i32* %output_addr_4, align 4" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 209 'load' 'output_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 210 [1/2] (1.75ns)   --->   "%roundKey_load_1 = load i32* %roundKey_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 210 'load' 'roundKey_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 211 [1/1] (0.80ns)   --->   "%xor_ln109_2 = xor i32 %roundKey_load_1, %output_load_3" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 211 'xor' 'xor_ln109_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 212 [1/1] (1.75ns)   --->   "store i32 %xor_ln109_2, i32* %output_addr_4, align 4" [picnic_impl.c:109->picnic_impl.c:216]   --->   Operation 212 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "br label %xor_array.1.exit" [picnic_impl.c:108->picnic_impl.c:216]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_matrix3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_addr        (getelementptr    ) [ 00111111111111111111111111]
roundKey           (alloca           ) [ 00111111111111111111111111]
temp               (alloca           ) [ 00111111111111111111111111]
br_ln0             (br               ) [ 01110000000000000000000000]
loop_0             (phi              ) [ 00100000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000]
icmp_ln162         (icmp             ) [ 00110000000000000000000000]
loop               (add              ) [ 01110000000000000000000000]
br_ln162           (br               ) [ 00000000000000000000000000]
zext_ln163         (zext             ) [ 00010000000000000000000000]
plaintext_addr     (getelementptr    ) [ 00010000000000000000000000]
plaintext_load     (load             ) [ 00000000000000000000000000]
output_addr_1      (getelementptr    ) [ 00000000000000000000000000]
store_ln163        (store            ) [ 00000000000000000000000000]
br_ln162           (br               ) [ 01110000000000000000000000]
call_ln167         (call             ) [ 00000000000000000000000000]
br_ln108           (br               ) [ 00001110000000000000000000]
i_0_i              (phi              ) [ 00000100000000000000000000]
icmp_ln108         (icmp             ) [ 00000110000000000000000000]
empty_120          (speclooptripcount) [ 00000000000000000000000000]
i_5                (add              ) [ 00001110000000000000000000]
br_ln108           (br               ) [ 00000000000000000000000000]
zext_ln109         (zext             ) [ 00000000000000000000000000]
output_addr_2      (getelementptr    ) [ 00000010000000000000000000]
roundKey_addr      (getelementptr    ) [ 00000010000000000000000000]
temp_addr          (getelementptr    ) [ 00000001111111111111111111]
temp_addr_3        (getelementptr    ) [ 00000001111111111111111111]
temp_addr_4        (getelementptr    ) [ 00000001111111111111111111]
temp_addr_5        (getelementptr    ) [ 00000001111111111111111111]
br_ln177           (br               ) [ 00000111111111111111111111]
specloopname_ln108 (specloopname     ) [ 00000000000000000000000000]
output_load_1      (load             ) [ 00000000000000000000000000]
roundKey_load      (load             ) [ 00000000000000000000000000]
xor_ln109          (xor              ) [ 00000000000000000000000000]
store_ln109        (store            ) [ 00000000000000000000000000]
br_ln108           (br               ) [ 00001110000000000000000000]
r_0                (phi              ) [ 00000001111111111111111111]
empty_121          (speclooptripcount) [ 00000000000000000000000000]
icmp_ln177         (icmp             ) [ 00000001111111111111111111]
br_ln177           (br               ) [ 00000000000000000000000000]
shl_ln             (bitconcatenate   ) [ 00000000111111111111100000]
ret_ln218          (ret              ) [ 00000000000000000000000000]
call_ln179         (call             ) [ 00000000000000000000000000]
br_ln181           (br               ) [ 00000001111111111111111111]
loop_1             (phi              ) [ 00000000011000000000000000]
icmp_ln181         (icmp             ) [ 00000001111111111111111111]
empty_122          (speclooptripcount) [ 00000000000000000000000000]
loop_7             (add              ) [ 00000001111111111111111111]
br_ln181           (br               ) [ 00000000000000000000000000]
br_ln185           (br               ) [ 00000001111111111111111111]
output_load        (load             ) [ 00000000000000000000000000]
trunc_ln182        (trunc            ) [ 00000000000000000000000000]
zext_ln182         (zext             ) [ 00000000000000000000000000]
temp_addr_6        (getelementptr    ) [ 00000000000000000000000000]
store_ln182        (store            ) [ 00000000000000000000000000]
lshr_ln            (partselect       ) [ 00000000000000000000000000]
zext_ln183         (zext             ) [ 00000000000000000000000000]
store_ln183        (store            ) [ 00000000000000000000000000]
br_ln181           (br               ) [ 00000001111111111111111111]
bitNumber_assign_2 (phi              ) [ 00000000000110000000000000]
icmp_ln185         (icmp             ) [ 00000001111111111111111111]
empty_123          (speclooptripcount) [ 00000000000000000000000000]
br_ln185           (br               ) [ 00000000000000000000000000]
add_ln190          (add              ) [ 00000000000000000000000000]
lshr_ln7           (partselect       ) [ 00000000000000000000000000]
zext_ln54          (zext             ) [ 00000000000000000000000000]
temp_addr_7        (getelementptr    ) [ 00000000000011000000000000]
temp_load_4        (load             ) [ 00000000000001000000000000]
trunc_ln185        (trunc            ) [ 00000000000001000000000000]
add_ln191          (add              ) [ 00000000000000000000000000]
lshr_ln54_2        (partselect       ) [ 00000000000000000000000000]
zext_ln54_2        (zext             ) [ 00000000000000000000000000]
temp_addr_8        (getelementptr    ) [ 00000000000001110000000000]
lshr_ln54_4        (partselect       ) [ 00000000000000000000000000]
zext_ln54_4        (zext             ) [ 00000000000000000000000000]
temp_addr_9        (getelementptr    ) [ 00000000000001111100000000]
add_ln185          (add              ) [ 00000001111101111111111111]
sub_ln54           (sub              ) [ 00000000000000000000000000]
zext_ln54_1        (zext             ) [ 00000000000000000000000000]
lshr_ln54          (lshr             ) [ 00000000000000000000000000]
a                  (trunc            ) [ 00000000000000111100000000]
temp_load_5        (load             ) [ 00000000000000000000000000]
sub_ln54_1         (sub              ) [ 00000000000000000000000000]
zext_ln54_3        (zext             ) [ 00000000000000110000000000]
lshr_ln54_1        (lshr             ) [ 00000000000000000000000000]
b                  (trunc            ) [ 00000000000000111100000000]
temp_load_6        (load             ) [ 00000000000000000000000000]
xor_ln54           (xor              ) [ 00000000000000000000000000]
zext_ln54_5        (zext             ) [ 00000000000000111100000000]
lshr_ln54_3        (lshr             ) [ 00000000000000000000000000]
c                  (trunc            ) [ 00000000000000111100000000]
and_ln194          (and              ) [ 00000000000000000000000000]
xor_ln194          (xor              ) [ 00000000000000000000000000]
zext_ln194         (zext             ) [ 00000000000000000000000000]
shl_ln66           (shl              ) [ 00000000000000000000000000]
xor_ln66           (xor              ) [ 00000000000000000000000000]
shl_ln66_3         (shl              ) [ 00000000000000000000000000]
and_ln66           (and              ) [ 00000000000000000000000000]
or_ln66            (or               ) [ 00000000000000000000000000]
store_ln66         (store            ) [ 00000000000000000000000000]
and_ln195          (and              ) [ 00000000000000000000000000]
xor_ln195          (xor              ) [ 00000000000000001100000000]
xor_ln195_1        (xor              ) [ 00000000000000000000000000]
zext_ln195         (zext             ) [ 00000000000000000000000000]
temp_load_7        (load             ) [ 00000000000000000000000000]
shl_ln66_4         (shl              ) [ 00000000000000000000000000]
xor_ln66_3         (xor              ) [ 00000000000000000000000000]
shl_ln66_5         (shl              ) [ 00000000000000000000000000]
and_ln66_1         (and              ) [ 00000000000000000000000000]
or_ln66_1          (or               ) [ 00000000000000000000000000]
store_ln66         (store            ) [ 00000000000000000000000000]
and_ln196          (and              ) [ 00000000000000000000000000]
xor_ln196          (xor              ) [ 00000000000000000000000000]
xor_ln196_1        (xor              ) [ 00000000000000000000000000]
zext_ln196         (zext             ) [ 00000000000000000000000000]
temp_load_8        (load             ) [ 00000000000000000000000000]
shl_ln66_6         (shl              ) [ 00000000000000000000000000]
xor_ln66_4         (xor              ) [ 00000000000000000000000000]
shl_ln66_7         (shl              ) [ 00000000000000000000000000]
and_ln66_2         (and              ) [ 00000000000000000000000000]
or_ln66_2          (or               ) [ 00000000000000000000000000]
store_ln66         (store            ) [ 00000000000000000000000000]
br_ln185           (br               ) [ 00000001111111111111111111]
temp_load          (load             ) [ 00000000000000000001000000]
temp_load_1        (load             ) [ 00000000000000000001000000]
temp_load_2        (load             ) [ 00000000000000000000000000]
temp_load_3        (load             ) [ 00000000000000000000000000]
or_ln210_2         (bitconcatenate   ) [ 00000000000000000000000000]
store_ln210        (store            ) [ 00000000000000000000000000]
add_ln214          (add              ) [ 00000000000000000000010000]
call_ln214         (call             ) [ 00000000000000000000000000]
shl_ln1            (bitconcatenate   ) [ 00000000000000000000000000]
add_ln215          (add              ) [ 00000000000000000000001100]
br_ln108           (br               ) [ 00000001111111111111111111]
i_0_i49            (phi              ) [ 00000000000000000000001000]
icmp_ln108_1       (icmp             ) [ 00000001111111111111111111]
empty_124          (speclooptripcount) [ 00000000000000000000000000]
i                  (add              ) [ 00000001111111111111111111]
br_ln108           (br               ) [ 00000000000000000000000000]
zext_ln109_1       (zext             ) [ 00000000000000000000000000]
zext_ln109_3       (zext             ) [ 00000000000000000000000000]
output_addr_3      (getelementptr    ) [ 00000000000000000000000100]
add_ln109          (add              ) [ 00000000000000000000000000]
zext_ln109_4       (zext             ) [ 00000000000000000000000000]
temp_matrix3_addr  (getelementptr    ) [ 00000000000000000000000100]
br_ln108           (br               ) [ 00000001111111111111111111]
specloopname_ln108 (specloopname     ) [ 00000000000000000000000000]
output_load_2      (load             ) [ 00000000000000000000000000]
temp_matrix3_load  (load             ) [ 00000000000000000000000000]
xor_ln109_1        (xor              ) [ 00000000000000000000000000]
store_ln109        (store            ) [ 00000000000000000000000000]
br_ln108           (br               ) [ 00000001111111111111111111]
i_0_i56            (phi              ) [ 00000000000000000000000010]
icmp_ln108_2       (icmp             ) [ 00000001111111111111111111]
empty_125          (speclooptripcount) [ 00000000000000000000000000]
i_6                (add              ) [ 00000001111111111111111111]
br_ln108           (br               ) [ 00000000000000000000000000]
zext_ln109_2       (zext             ) [ 00000000000000000000000000]
output_addr_4      (getelementptr    ) [ 00000000000000000000000001]
roundKey_addr_1    (getelementptr    ) [ 00000000000000000000000001]
r                  (add              ) [ 00000101111111111111111111]
br_ln177           (br               ) [ 00000101111111111111111111]
specloopname_ln108 (specloopname     ) [ 00000000000000000000000000]
output_load_3      (load             ) [ 00000000000000000000000000]
roundKey_load_1    (load             ) [ 00000000000000000000000000]
xor_ln109_2        (xor              ) [ 00000000000000000000000000]
store_ln109        (store            ) [ 00000000000000000000000000]
br_ln108           (br               ) [ 00000001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="plaintext">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_matrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_matrix2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_matrix3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mul.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mul"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="roundKey_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="roundKey/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="temp_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="plaintext_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="plaintext_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="1"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln163/3 output_load_1/5 store_ln109/6 output_load/9 store_ln183/10 store_ln210/19 output_load_2/22 store_ln109/23 output_load_3/24 store_ln109/25 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="roundKey_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="roundKey_load/5 roundKey_load_1/24 "/>
</bind>
</comp>

<comp id="155" class="1004" name="temp_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="temp_addr_3_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_3/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="temp_addr_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_4/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="temp_addr_5_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_5/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="temp_addr_6_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_6/10 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="7" slack="0"/>
<pin id="203" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
<pin id="205" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln182/10 temp_load_4/11 temp_load/11 temp_load_1/11 temp_load_5/12 temp_load_6/12 store_ln66/13 temp_load_7/14 store_ln66/15 temp_load_8/16 store_ln66/17 temp_load_2/18 temp_load_3/18 "/>
</bind>
</comp>

<comp id="195" class="1004" name="temp_addr_7_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="2" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_7/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="temp_addr_8_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="2" slack="0"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_8/12 "/>
</bind>
</comp>

<comp id="213" class="1004" name="temp_addr_9_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_9/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="output_addr_3_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/22 "/>
</bind>
</comp>

<comp id="228" class="1004" name="temp_matrix3_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix3_addr/22 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix3_load/22 "/>
</bind>
</comp>

<comp id="241" class="1004" name="output_addr_4_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/24 "/>
</bind>
</comp>

<comp id="249" class="1004" name="roundKey_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_1/24 "/>
</bind>
</comp>

<comp id="256" class="1005" name="loop_0_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="loop_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_0_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_0_i_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="r_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="r_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="5" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/7 "/>
</bind>
</comp>

<comp id="290" class="1005" name="loop_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="1"/>
<pin id="292" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="loop_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="3" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_1/9 "/>
</bind>
</comp>

<comp id="302" class="1005" name="bitNumber_assign_2_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="bitNumber_assign_2_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign_2/11 "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_0_i49_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="1"/>
<pin id="316" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i49 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_0_i49_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="3" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i49/22 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_0_i56_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="1"/>
<pin id="327" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i56 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_0_i56_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i56/24 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_matrix_mul_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="14" slack="0"/>
<pin id="340" dir="0" index="3" bw="32" slack="0"/>
<pin id="341" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/20 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_matrix_mul_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="0" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="0" index="3" bw="14" slack="0"/>
<pin id="350" dir="0" index="4" bw="32" slack="0"/>
<pin id="351" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln167/2 call_ln179/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109/6 xor_ln109_2/25 "/>
</bind>
</comp>

<comp id="363" class="1005" name="reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_load_4 temp_load "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln162_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="loop_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln163_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln108_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln109_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln177_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="5" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln181_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="loop_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_7/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln182_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln182_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="lshr_ln_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/10 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln183_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="24" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln185_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln190_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="lshr_ln7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="4" slack="0"/>
<pin id="471" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln54_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/11 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln185_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="1"/>
<pin id="483" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln185/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln191_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="1"/>
<pin id="488" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="lshr_ln54_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="0" index="2" bw="3" slack="0"/>
<pin id="495" dir="0" index="3" bw="4" slack="0"/>
<pin id="496" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln54_2/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln54_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="lshr_ln54_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="1"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="0" index="3" bw="4" slack="0"/>
<pin id="511" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln54_4/12 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln54_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln185_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="5" slack="1"/>
<pin id="524" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/12 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sub_ln54_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="3" slack="1"/>
<pin id="530" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln54_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/13 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lshr_ln54_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="a_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sub_ln54_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="0" index="1" bw="3" slack="1"/>
<pin id="549" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_1/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln54_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="lshr_ln54_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_1/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="b_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b/13 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln54_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="1"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/13 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln54_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_5/13 "/>
</bind>
</comp>

<comp id="574" class="1004" name="lshr_ln54_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_3/13 "/>
</bind>
</comp>

<comp id="580" class="1004" name="c_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c/13 "/>
</bind>
</comp>

<comp id="584" class="1004" name="and_ln194_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln194/13 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln194_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln194/13 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln194_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="shl_ln66_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="3" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/13 "/>
</bind>
</comp>

<comp id="606" class="1004" name="xor_ln66_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="shl_ln66_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="3" slack="0"/>
<pin id="615" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_3/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln66_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/13 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln66_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/13 "/>
</bind>
</comp>

<comp id="631" class="1004" name="and_ln195_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="2"/>
<pin id="633" dir="0" index="1" bw="1" slack="2"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln195/15 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln195_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="2"/>
<pin id="637" dir="0" index="1" bw="1" slack="2"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/15 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln195_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195_1/15 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln195_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/15 "/>
</bind>
</comp>

<comp id="649" class="1004" name="shl_ln66_4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="3" slack="2"/>
<pin id="652" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_4/15 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln66_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_3/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="shl_ln66_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="2"/>
<pin id="663" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_5/15 "/>
</bind>
</comp>

<comp id="665" class="1004" name="and_ln66_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_1/15 "/>
</bind>
</comp>

<comp id="671" class="1004" name="or_ln66_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_1/15 "/>
</bind>
</comp>

<comp id="678" class="1004" name="and_ln196_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="4"/>
<pin id="680" dir="0" index="1" bw="1" slack="4"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln196/17 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln196_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="4"/>
<pin id="684" dir="0" index="1" bw="1" slack="2"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln196/17 "/>
</bind>
</comp>

<comp id="686" class="1004" name="xor_ln196_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln196_1/17 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln196_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/17 "/>
</bind>
</comp>

<comp id="696" class="1004" name="shl_ln66_6_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="3" slack="4"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_6/17 "/>
</bind>
</comp>

<comp id="701" class="1004" name="xor_ln66_4_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_4/17 "/>
</bind>
</comp>

<comp id="707" class="1004" name="shl_ln66_7_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="4"/>
<pin id="710" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_7/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="and_ln66_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_2/17 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_ln66_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_2/17 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln210_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="0" index="2" bw="8" slack="0"/>
<pin id="729" dir="0" index="3" bw="8" slack="1"/>
<pin id="730" dir="0" index="4" bw="8" slack="1"/>
<pin id="731" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln210_2/19 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln214_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="6"/>
<pin id="739" dir="0" index="1" bw="10" slack="0"/>
<pin id="740" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/20 "/>
</bind>
</comp>

<comp id="743" class="1004" name="shl_ln1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="5" slack="7"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/21 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln215_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="3" slack="0"/>
<pin id="754" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/21 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln108_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108_1/22 "/>
</bind>
</comp>

<comp id="763" class="1004" name="i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/22 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln109_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/22 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln109_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_3/22 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln109_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="0"/>
<pin id="780" dir="0" index="1" bw="7" slack="1"/>
<pin id="781" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/22 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln109_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_4/22 "/>
</bind>
</comp>

<comp id="788" class="1004" name="xor_ln109_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109_1/23 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln108_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="0"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108_2/24 "/>
</bind>
</comp>

<comp id="801" class="1004" name="i_6_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/24 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln109_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/24 "/>
</bind>
</comp>

<comp id="813" class="1004" name="r_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="9"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/24 "/>
</bind>
</comp>

<comp id="819" class="1005" name="output_addr_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="6"/>
<pin id="821" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="loop_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="0"/>
<pin id="829" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln163_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln163 "/>
</bind>
</comp>

<comp id="837" class="1005" name="plaintext_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="1"/>
<pin id="839" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="i_5_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="850" class="1005" name="output_addr_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="1"/>
<pin id="852" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="roundKey_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="1"/>
<pin id="857" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr "/>
</bind>
</comp>

<comp id="860" class="1005" name="temp_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="4"/>
<pin id="862" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="temp_addr_3_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="7" slack="4"/>
<pin id="867" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="temp_addr_3 "/>
</bind>
</comp>

<comp id="870" class="1005" name="temp_addr_4_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="5"/>
<pin id="872" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="temp_addr_4 "/>
</bind>
</comp>

<comp id="875" class="1005" name="temp_addr_5_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="7" slack="5"/>
<pin id="877" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="temp_addr_5 "/>
</bind>
</comp>

<comp id="883" class="1005" name="shl_ln_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="14" slack="1"/>
<pin id="885" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="892" class="1005" name="loop_7_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="3" slack="0"/>
<pin id="894" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop_7 "/>
</bind>
</comp>

<comp id="900" class="1005" name="temp_addr_7_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="7" slack="1"/>
<pin id="902" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_7 "/>
</bind>
</comp>

<comp id="906" class="1005" name="trunc_ln185_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="1"/>
<pin id="908" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln185 "/>
</bind>
</comp>

<comp id="913" class="1005" name="temp_addr_8_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="7" slack="1"/>
<pin id="915" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_8 "/>
</bind>
</comp>

<comp id="919" class="1005" name="temp_addr_9_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="1"/>
<pin id="921" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_9 "/>
</bind>
</comp>

<comp id="925" class="1005" name="add_ln185_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="1"/>
<pin id="927" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="930" class="1005" name="a_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="2"/>
<pin id="932" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="937" class="1005" name="zext_ln54_3_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="2"/>
<pin id="939" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln54_3 "/>
</bind>
</comp>

<comp id="943" class="1005" name="b_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="2"/>
<pin id="945" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="949" class="1005" name="zext_ln54_5_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="4"/>
<pin id="951" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln54_5 "/>
</bind>
</comp>

<comp id="955" class="1005" name="c_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="2"/>
<pin id="957" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="961" class="1005" name="xor_ln195_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="2"/>
<pin id="963" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln195 "/>
</bind>
</comp>

<comp id="966" class="1005" name="temp_load_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="1"/>
<pin id="968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_load_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="add_ln214_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="14" slack="1"/>
<pin id="973" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln215_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="1"/>
<pin id="978" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln215 "/>
</bind>
</comp>

<comp id="984" class="1005" name="i_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="0"/>
<pin id="986" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="989" class="1005" name="output_addr_3_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="3" slack="1"/>
<pin id="991" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_3 "/>
</bind>
</comp>

<comp id="994" class="1005" name="temp_matrix3_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="1"/>
<pin id="996" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix3_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="i_6_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="3" slack="0"/>
<pin id="1004" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="output_addr_4_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="3" slack="1"/>
<pin id="1009" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_4 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="roundKey_addr_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="4" slack="1"/>
<pin id="1014" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="r_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="5" slack="1"/>
<pin id="1019" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="115" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="206" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="2" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="8" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="4" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="355"><net_src comp="6" pin="0"/><net_sink comp="345" pin=4"/></net>

<net id="360"><net_src comp="149" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="128" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="366"><net_src comp="189" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="260" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="260" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="260" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="388"><net_src comp="271" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="271" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="271" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="406"><net_src comp="282" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="282" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="416"><net_src comp="408" pin="3"/><net_sink comp="345" pin=3"/></net>

<net id="421"><net_src comp="294" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="294" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="24" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="128" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="437"><net_src comp="290" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="128" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="439" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="458"><net_src comp="306" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="306" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="466" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="484"><net_src comp="302" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="302" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="491" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="302" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="66" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="506" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="302" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="70" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="363" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="72" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="189" pin="7"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="189" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="561" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="542" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="532" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="78" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="596" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="532" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="363" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="606" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="612" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="2"/><net_sink comp="189" pin=4"/></net>

<net id="643"><net_src comp="631" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="76" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="78" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="645" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="189" pin="7"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="654" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="660" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="671" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="678" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="76" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="78" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="692" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="189" pin="7"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="701" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="707" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="718" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="732"><net_src comp="80" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="189" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="189" pin="7"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="363" pin="1"/><net_sink comp="725" pin=4"/></net>

<net id="736"><net_src comp="725" pin="5"/><net_sink comp="128" pin=1"/></net>

<net id="741"><net_src comp="82" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="742"><net_src comp="737" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="748"><net_src comp="86" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="278" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="88" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="90" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="318" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="22" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="318" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="24" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="318" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="777"><net_src comp="318" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="792"><net_src comp="235" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="128" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="788" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="799"><net_src comp="329" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="22" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="329" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="24" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="329" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="817"><net_src comp="278" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="38" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="100" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="830"><net_src comp="373" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="835"><net_src comp="379" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="840"><net_src comp="108" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="848"><net_src comp="390" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="853"><net_src comp="135" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="858"><net_src comp="143" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="863"><net_src comp="155" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="868"><net_src comp="162" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="873"><net_src comp="169" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="878"><net_src comp="176" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="886"><net_src comp="408" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="345" pin=3"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="895"><net_src comp="423" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="903"><net_src comp="195" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="909"><net_src comp="481" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="916"><net_src comp="206" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="922"><net_src comp="213" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="928"><net_src comp="521" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="933"><net_src comp="542" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="940"><net_src comp="551" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="946"><net_src comp="561" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="952"><net_src comp="570" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="958"><net_src comp="580" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="964"><net_src comp="635" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="969"><net_src comp="189" pin="7"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="725" pin=3"/></net>

<net id="974"><net_src comp="737" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="979"><net_src comp="751" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="987"><net_src comp="763" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="992"><net_src comp="220" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="997"><net_src comp="228" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1005"><net_src comp="801" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1010"><net_src comp="241" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="1015"><net_src comp="249" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1020"><net_src comp="813" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="282" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 6 10 19 20 21 23 25 }
	Port: temp_matrix | {}
	Port: temp_matrix2 | {}
	Port: temp_matrix3 | {}
 - Input state : 
	Port: LowMCEnc : plaintext | {2 3 }
	Port: LowMCEnc : output_r | {5 6 9 10 20 21 22 23 24 25 }
	Port: LowMCEnc : key | {2 4 7 8 }
	Port: LowMCEnc : temp_matrix | {2 4 7 8 }
	Port: LowMCEnc : temp_matrix2 | {20 21 }
	Port: LowMCEnc : temp_matrix3 | {22 23 }
  - Chain level:
	State 1
	State 2
		icmp_ln162 : 1
		loop : 1
		br_ln162 : 2
		zext_ln163 : 1
		plaintext_addr : 2
		plaintext_load : 3
	State 3
		store_ln163 : 1
	State 4
	State 5
		icmp_ln108 : 1
		i_5 : 1
		br_ln108 : 2
		zext_ln109 : 1
		output_addr_2 : 2
		output_load_1 : 3
		roundKey_addr : 2
		roundKey_load : 3
	State 6
		xor_ln109 : 1
		store_ln109 : 1
	State 7
		icmp_ln177 : 1
		br_ln177 : 2
		shl_ln : 1
		call_ln179 : 2
	State 8
	State 9
		icmp_ln181 : 1
		loop_7 : 1
		br_ln181 : 2
	State 10
		trunc_ln182 : 1
		temp_addr_6 : 1
		store_ln182 : 2
		lshr_ln : 1
		zext_ln183 : 2
		store_ln183 : 3
	State 11
		icmp_ln185 : 1
		br_ln185 : 2
		add_ln190 : 1
		lshr_ln7 : 2
		zext_ln54 : 3
		temp_addr_7 : 4
		temp_load_4 : 5
	State 12
		lshr_ln54_2 : 1
		zext_ln54_2 : 2
		temp_addr_8 : 3
		temp_load_5 : 4
		zext_ln54_4 : 1
		temp_addr_9 : 2
		temp_load_6 : 3
	State 13
		zext_ln54_1 : 1
		lshr_ln54 : 2
		a : 3
		zext_ln54_3 : 1
		lshr_ln54_1 : 2
		b : 3
		lshr_ln54_3 : 1
		c : 2
		and_ln194 : 3
		xor_ln194 : 3
		zext_ln194 : 3
		shl_ln66 : 2
		xor_ln66 : 3
		shl_ln66_3 : 4
		and_ln66 : 3
		or_ln66 : 5
		store_ln66 : 5
	State 14
	State 15
		xor_ln66_3 : 1
		shl_ln66_5 : 1
		and_ln66_1 : 1
		or_ln66_1 : 2
		store_ln66 : 2
	State 16
	State 17
		xor_ln66_4 : 1
		shl_ln66_7 : 1
		and_ln66_2 : 1
		or_ln66_2 : 2
		store_ln66 : 2
	State 18
	State 19
		or_ln210_2 : 1
		store_ln210 : 2
	State 20
		call_ln214 : 1
	State 21
		add_ln215 : 1
	State 22
		icmp_ln108_1 : 1
		i : 1
		br_ln108 : 2
		zext_ln109_1 : 1
		zext_ln109_3 : 1
		output_addr_3 : 2
		output_load_2 : 3
		add_ln109 : 2
		zext_ln109_4 : 3
		temp_matrix3_addr : 4
		temp_matrix3_load : 5
	State 23
		xor_ln109_1 : 1
		store_ln109 : 1
	State 24
		icmp_ln108_2 : 1
		i_6 : 1
		br_ln108 : 2
		zext_ln109_2 : 1
		output_addr_4 : 2
		output_load_3 : 3
		roundKey_addr_1 : 2
		roundKey_load_1 : 3
	State 25
		xor_ln109_2 : 1
		store_ln109 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_matrix_mul_fu_336  |    2    | 7.25875 |   347   |   978   |    0    |
|          | grp_matrix_mul_1_fu_345 |    2    |  7.157  |   347   |   972   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |       loop_fu_373       |    0    |    0    |    0    |    12   |    0    |
|          |        i_5_fu_390       |    0    |    0    |    0    |    12   |    0    |
|          |      loop_7_fu_423      |    0    |    0    |    0    |    12   |    0    |
|          |     add_ln190_fu_460    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln191_fu_485    |    0    |    0    |    0    |    15   |    0    |
|    add   |     add_ln185_fu_521    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln214_fu_737    |    0    |    0    |    0    |    21   |    0    |
|          |     add_ln215_fu_751    |    0    |    0    |    0    |    15   |    0    |
|          |         i_fu_763        |    0    |    0    |    0    |    12   |    0    |
|          |     add_ln109_fu_778    |    0    |    0    |    0    |    15   |    0    |
|          |        i_6_fu_801       |    0    |    0    |    0    |    12   |    0    |
|          |         r_fu_813        |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |        grp_fu_356       |    0    |    0    |    0    |    32   |    0    |
|          |     xor_ln54_fu_565     |    0    |    0    |    0    |    3    |    0    |
|          |     xor_ln194_fu_590    |    0    |    0    |    0    |    2    |    0    |
|          |     xor_ln66_fu_606     |    0    |    0    |    0    |    8    |    0    |
|          |     xor_ln195_fu_635    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln195_1_fu_639   |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln66_3_fu_654    |    0    |    0    |    0    |    8    |    0    |
|          |     xor_ln196_fu_682    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln196_1_fu_686   |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln66_4_fu_701    |    0    |    0    |    0    |    8    |    0    |
|          |    xor_ln109_1_fu_788   |    0    |    0    |    0    |    32   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    icmp_ln162_fu_367    |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln108_fu_384    |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln177_fu_402    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln181_fu_417    |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln185_fu_454    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln108_1_fu_757   |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln108_2_fu_795   |    0    |    0    |    0    |    9    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     shl_ln66_fu_600     |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln66_3_fu_612    |    0    |    0    |    0    |    10   |    0    |
|    shl   |    shl_ln66_4_fu_649    |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln66_5_fu_660    |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln66_6_fu_696    |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln66_7_fu_707    |    0    |    0    |    0    |    10   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     lshr_ln54_fu_536    |    0    |    0    |    0    |    19   |    0    |
|   lshr   |    lshr_ln54_1_fu_555   |    0    |    0    |    0    |    19   |    0    |
|          |    lshr_ln54_3_fu_574   |    0    |    0    |    0    |    19   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     and_ln194_fu_584    |    0    |    0    |    0    |    2    |    0    |
|          |     and_ln66_fu_618     |    0    |    0    |    0    |    8    |    0    |
|    and   |     and_ln195_fu_631    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln66_1_fu_665    |    0    |    0    |    0    |    8    |    0    |
|          |     and_ln196_fu_678    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln66_2_fu_712    |    0    |    0    |    0    |    8    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|    sub   |     sub_ln54_fu_527     |    0    |    0    |    0    |    12   |    0    |
|          |    sub_ln54_1_fu_546    |    0    |    0    |    0    |    12   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |      or_ln66_fu_624     |    0    |    0    |    0    |    8    |    0    |
|    or    |     or_ln66_1_fu_671    |    0    |    0    |    0    |    8    |    0    |
|          |     or_ln66_2_fu_718    |    0    |    0    |    0    |    8    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    zext_ln163_fu_379    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln109_fu_396    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln182_fu_434    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln183_fu_449    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln54_fu_476    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln54_2_fu_501   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln54_4_fu_516   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln54_1_fu_532   |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln54_3_fu_551   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln54_5_fu_570   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln194_fu_596    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln195_fu_645    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln196_fu_692    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln109_1_fu_769   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln109_3_fu_774   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln109_4_fu_783   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln109_2_fu_807   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |      shl_ln_fu_408      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|    or_ln210_2_fu_725    |    0    |    0    |    0    |    0    |    0    |
|          |      shl_ln1_fu_743     |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    trunc_ln182_fu_429   |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln185_fu_481   |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         a_fu_542        |    0    |    0    |    0    |    0    |    0    |
|          |         b_fu_561        |    0    |    0    |    0    |    0    |    0    |
|          |         c_fu_580        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |      lshr_ln_fu_439     |    0    |    0    |    0    |    0    |    0    |
|partselect|     lshr_ln7_fu_466     |    0    |    0    |    0    |    0    |    0    |
|          |    lshr_ln54_2_fu_491   |    0    |    0    |    0    |    0    |    0    |
|          |    lshr_ln54_4_fu_506   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    4    | 14.4157 |   694   |   2484  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|roundKey|    0   |   64   |    8   |    0   |
|  temp  |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    1   |   64   |    8   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         a_reg_930        |    1   |
|     add_ln185_reg_925    |    5   |
|     add_ln214_reg_971    |   14   |
|     add_ln215_reg_976    |    7   |
|         b_reg_943        |    1   |
|bitNumber_assign_2_reg_302|    5   |
|         c_reg_955        |    1   |
|      i_0_i49_reg_314     |    3   |
|      i_0_i56_reg_325     |    3   |
|       i_0_i_reg_267      |    3   |
|        i_5_reg_845       |    3   |
|       i_6_reg_1002       |    3   |
|         i_reg_984        |    3   |
|      loop_0_reg_256      |    3   |
|      loop_1_reg_290      |    3   |
|      loop_7_reg_892      |    3   |
|       loop_reg_827       |    3   |
|   output_addr_2_reg_850  |    3   |
|   output_addr_3_reg_989  |    3   |
|  output_addr_4_reg_1007  |    3   |
|    output_addr_reg_819   |    3   |
|  plaintext_addr_reg_837  |    3   |
|        r_0_reg_278       |    5   |
|        r_reg_1017        |    5   |
|          reg_363         |    8   |
| roundKey_addr_1_reg_1012 |    4   |
|   roundKey_addr_reg_855  |    4   |
|      shl_ln_reg_883      |   14   |
|    temp_addr_3_reg_865   |    7   |
|    temp_addr_4_reg_870   |    7   |
|    temp_addr_5_reg_875   |    7   |
|    temp_addr_7_reg_900   |    7   |
|    temp_addr_8_reg_913   |    7   |
|    temp_addr_9_reg_919   |    7   |
|     temp_addr_reg_860    |    7   |
|    temp_load_1_reg_966   |    8   |
| temp_matrix3_addr_reg_994|    7   |
|    trunc_ln185_reg_906   |    3   |
|     xor_ln195_reg_961    |    1   |
|    zext_ln163_reg_832    |   64   |
|    zext_ln54_3_reg_937   |    8   |
|    zext_ln54_5_reg_949   |    8   |
+--------------------------+--------+
|           Total          |   267  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_115     |  p0  |   2  |   3  |    6   ||    9    |
|      grp_access_fu_128     |  p0  |   8  |   3  |   24   ||    41   |
|      grp_access_fu_128     |  p1  |   5  |  32  |   160  ||    27   |
|      grp_access_fu_149     |  p0  |   4  |   4  |   16   ||    21   |
|      grp_access_fu_189     |  p0  |   8  |   7  |   56   ||    41   |
|      grp_access_fu_189     |  p1  |   3  |   8  |   24   ||    15   |
|      grp_access_fu_189     |  p2  |   6  |   0  |    0   ||    33   |
|      grp_access_fu_235     |  p0  |   2  |   7  |   14   ||    9    |
|         r_0_reg_278        |  p0  |   2  |   5  |   10   ||    9    |
|       loop_1_reg_290       |  p0  |   2  |   3  |    6   ||    9    |
| bitNumber_assign_2_reg_302 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_matrix_mul_fu_336   |  p2  |   2  |  14  |   28   ||    9    |
|   grp_matrix_mul_1_fu_345  |  p3  |   3  |  14  |   42   ||    15   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   396  || 19.5701 ||   247   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   14   |   694  |  2484  |    0   |
|   Memory  |    1   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |   19   |    -   |   247  |    -   |
|  Register |    -   |    -   |   267  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   33   |  1025  |  2739  |    0   |
+-----------+--------+--------+--------+--------+--------+
