
*** Running vivado
    with args -log design_1_HORLOGE24_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HORLOGE24_0_1.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_HORLOGE24_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benfetima/Desktop/DID/LCD/LCD_DORIGINE/HORLOGE_REGLABLE24'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_HORLOGE24_0_1 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_HORLOGE24_0_1' [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_HORLOGE24_0_1/synth/design_1_HORLOGE24_0_1.vhd:73]
INFO: [Synth 8-3491] module 'TEMPLATE_LCD' declared at 'c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:34' bound to instance 'U0' of component 'TEMPLATE_LCD' [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_HORLOGE24_0_1/synth/design_1_HORLOGE24_0_1.vhd:105]
INFO: [Synth 8-638] synthesizing module 'TEMPLATE_LCD' [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:52]
WARNING: [Synth 8-614] signal 'seconds_LSBi' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:146]
WARNING: [Synth 8-614] signal 'seconds_MSBi' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:146]
WARNING: [Synth 8-614] signal 'minutes_LSBi' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:146]
WARNING: [Synth 8-614] signal 'minutes_MSBi' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:146]
WARNING: [Synth 8-614] signal 'heures_LSBi' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:146]
WARNING: [Synth 8-614] signal 'heures_MSBi' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:146]
WARNING: [Synth 8-614] signal 'heures_LSB' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:244]
WARNING: [Synth 8-614] signal 'heures_MSB' is read in the process but is not in the sensitivity list [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'TEMPLATE_LCD' (1#1) [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ipshared/a1ac/src/TEMPLATE_LCD.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_HORLOGE24_0_1' (2#1) [c:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_HORLOGE24_0_1/synth/design_1_HORLOGE24_0_1.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.758 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1566.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1638.270 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'init_state_reg' in module 'TEMPLATE_LCD'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'TEMPLATE_LCD'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'TEMPLATE_LCD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
               fifteenms |                     000000000010 |                             0001
                     one |                     000000000100 |                             0010
                     two |                     000000001000 |                             0011
                   three |                     000000010000 |                             0100
                    four |                     000000100000 |                             0101
                    five |                     000001000000 |                             0110
                     six |                     000010000000 |                             0111
                   seven |                     000100000000 |                             1000
                   eight |                     001000000000 |                             1001
                    done |                     010000000000 |                             1010
                pause_hr |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_state_reg' using encoding 'one-hot' in module 'TEMPLATE_LCD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    done |                          0000001 |                              110
              high_setup |                          0000010 |                              000
               high_hold |                          0000100 |                              001
                   oneus |                          0001000 |                              010
               low_setup |                          0010000 |                              011
                low_hold |                          0100000 |                              100
                 fortyus |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'TEMPLATE_LCD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                 0000000000000001 |                             0000
            function_set |                 0000000000000010 |                             0001
               entry_set |                 0000000000000100 |                             0010
             set_display |                 0000000000001000 |                             0011
             clr_display |                 0000000000010000 |                             0100
                   pause |                 0000000000100000 |                             0101
                set_addr |                 0000000001000000 |                             0110
                 char_hm |                 0000000010000000 |                             1110
                 char_hl |                 0000000100000000 |                             1101
               char_col2 |                 0000001000000000 |                             1100
                  char_f |                 0000010000000000 |                             0111
                  char_p |                 0000100000000000 |                             1000
                char_col |                 0001000000000000 |                             1001
                  char_g |                 0010000000000000 |                             1010
                  char_a |                 0100000000000000 |                             1011
                    done |                 1000000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'TEMPLATE_LCD'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
+---Registers : 
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	  12 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 12    
	   2 Input   11 Bit        Muxes := 4     
	   7 Input   11 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 19    
	  16 Input    4 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |     4|
|3     |LUT2   |    98|
|4     |LUT3   |    48|
|5     |LUT4   |    64|
|6     |LUT5   |    50|
|7     |LUT6   |    96|
|8     |FDCE   |    57|
|9     |FDPE   |    27|
|10    |FDRE   |   116|
|11    |LDC    |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1638.270 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.270 ; gain = 71.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1641.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LDC => LDCE: 24 instances

Synth Design complete, checksum: 277a87b3
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1649.070 ; gain = 82.312
INFO: [Common 17-1381] The checkpoint 'C:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.runs/design_1_HORLOGE24_0_1_synth_1/design_1_HORLOGE24_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_HORLOGE24_0_1, cache-ID = fae90a6f1f5b8469
INFO: [Common 17-1381] The checkpoint 'C:/Users/benfetima/Desktop/DID/LCD/project_2/project_2.runs/design_1_HORLOGE24_0_1_synth_1/design_1_HORLOGE24_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_HORLOGE24_0_1_utilization_synth.rpt -pb design_1_HORLOGE24_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 13:45:44 2024...
