#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb  6 11:19:05 2024
# Process ID: 14272
# Current directory: C:/Git/CPRE488/mp_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18048 C:\Git\CPRE488\mp_0\mp_0.xpr
# Log file: C:/Git/CPRE488/mp_0/vivado.log
# Journal file: C:/Git/CPRE488/mp_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Git/CPRE488/mp_0/mp_0.xpr
INFO: [Project 1-313] Project file moved from 'U:/CprE488/Labs/MP-0/mp_0' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Git/CPRE488/vivado-library-master/ip', nor could it be found using path 'U:/CprE488/Labs/MP-0/vivado-library-master/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Git/CPRE488/vivado-library-master/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_Unified_2020.1_0602_1208/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zynq_design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zynq_design_1_PmodGPIO_0_0

open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.699 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/Git/CPRE488/mp_0/mp_0.srcs/sources_1/bd/zynq_design_1/zynq_design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: zynq_design_1_auto_pc_0 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:IP:PmodGPIO:1.0 - PmodGPIO_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
Successfully read diagram <zynq_design_1> from BD file <C:/Git/CPRE488/mp_0/mp_0.srcs/sources_1/bd/zynq_design_1/zynq_design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/Git/CPRE488/mp_0/mp_0.srcs/sources_1/bd/zynq_design_1/ui/bd_7b734dad.ui> 
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1294.699 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
