#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\Pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: 屈欣皓大善人
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun 12 17:46:19 2024
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/67416/123/abc/11} C:/Users/67416/123/abc/11/source/cece.v
I: Verilog-0001: Analyzing file C:/Users/67416/123/abc/11/source/cece.v
I: Verilog-0002: [C:/Users/67416/123/abc/11/source/cece.v(line number: 1)] Analyzing module cece (library work)
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near ~
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near .
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near .
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near .
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near .
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near .
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near .
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near .
E: Verilog-4005: [C:/Users/67416/123/abc/11/source/cece.v(line number: 5)] Syntax error near )
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {C:/Users/67416/123/abc/11} C:/Users/67416/123/abc/11/source/cece.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/67416/123/abc/11} C:/Users/67416/123/abc/source/gate74LS00.v
I: Verilog-0001: Analyzing file C:/Users/67416/123/abc/source/gate74LS00.v
I: Verilog-0002: [C:/Users/67416/123/abc/source/gate74LS00.v(line number: 1)] Analyzing module gate74LS00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/67416/123/abc/11} C:/Users/67416/123/abc/source/gate74LS00.v successfully.
I: Module "cece" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun 12 17:46:26 2024
Action compile: Peak memory pool usage is 179 MB
