Analysis & Synthesis report for eeprom_byte_rd_wr
Tue Dec 12 10:18:38 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst|state
 10. State Machine - |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: key_filter:key_wr_inst
 18. Parameter Settings for User Entity Instance: key_filter:key_rd_inst
 19. Parameter Settings for User Entity Instance: i2c_rw_data:i2c_rw_data_inst
 20. Parameter Settings for User Entity Instance: i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component
 21. Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst
 22. scfifo Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "i2c_ctrl:i2c_ctrl_inst"
 24. Port Connectivity Checks: "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst"
 25. Port Connectivity Checks: "i2c_rw_data:i2c_rw_data_inst"
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Dec 12 10:18:38 2023            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; eeprom_byte_rd_wr                                ;
; Top-level Entity Name       ; eeprom_byte_rd_wr                                ;
; Family                      ; MAX II                                           ;
; Total logic elements        ; 250                                              ;
; Total pins                  ; 6                                                ;
; Total virtual pins          ; 0                                                ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                    ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM1270T144I5      ;                    ;
; Top-level entity name                                                      ; eeprom_byte_rd_wr  ; eeprom_byte_rd_wr  ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-20        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ip_core/fifo_data/fifo_data.v    ; yes             ; User Wizard-Generated File   ; D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v               ;         ;
; ../rtl/key_filter.v              ; yes             ; User Verilog HDL File        ; D:/temp/hff/eeprom_test/rtl/key_filter.v                                        ;         ;
; ../rtl/i2c_rw_data.v             ; yes             ; User Verilog HDL File        ; D:/temp/hff/eeprom_test/rtl/i2c_rw_data.v                                       ;         ;
; ../rtl/i2c_ctrl.v                ; yes             ; User Verilog HDL File        ; D:/temp/hff/eeprom_test/rtl/i2c_ctrl.v                                          ;         ;
; ../rtl/eeprom_byte_rd_wr.v       ; yes             ; User Verilog HDL File        ; D:/temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v                                 ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_fffifo.tdf                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_fffifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_ff.inc                       ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.inc              ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_7dc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/temp/hff/eeprom_test/quartus_prj/db/mux_7dc.tdf                              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_epe.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/temp/hff/eeprom_test/quartus_prj/db/cntr_epe.tdf                             ;         ;
; a_fefifo.tdf                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/a_fefifo.tdf            ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_ktf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/temp/hff/eeprom_test/quartus_prj/db/cmpr_ktf.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Total logic elements                        ; 250       ;
;     -- Combinational with no register       ; 99        ;
;     -- Register only                        ; 7         ;
;     -- Combinational with a register        ; 144       ;
;                                             ;           ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 83        ;
;     -- 3 input functions                    ; 19        ;
;     -- 2 input functions                    ; 129       ;
;     -- 1 input functions                    ; 11        ;
;     -- 0 input functions                    ; 1         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 140       ;
;     -- arithmetic mode                      ; 110       ;
;     -- qfbk mode                            ; 0         ;
;     -- register cascade mode                ; 0         ;
;     -- synchronous clear/load mode          ; 104       ;
;     -- asynchronous clear/load mode         ; 151       ;
;                                             ;           ;
; Total registers                             ; 151       ;
; Total logic cells in carry chains           ; 120       ;
; I/O pins                                    ; 6         ;
; Maximum fan-out node                        ; sys_rst_n ;
; Maximum fan-out                             ; 151       ;
; Total fan-out                               ; 1165      ;
; Average fan-out                             ; 4.55      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+-----------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                             ; Library Name ;
+-----------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------+--------------+
; |eeprom_byte_rd_wr                ; 250 (1)     ; 151          ; 0          ; 6    ; 0            ; 99 (1)       ; 7 (0)             ; 144 (0)          ; 120 (0)         ; 0 (0)      ; |eeprom_byte_rd_wr                              ; work         ;
;    |i2c_ctrl:i2c_ctrl_inst|       ; 89 (89)     ; 32           ; 0          ; 0    ; 0            ; 57 (57)      ; 7 (7)             ; 25 (25)          ; 8 (8)           ; 0 (0)      ; |eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst       ; work         ;
;    |i2c_rw_data:i2c_rw_data_inst| ; 104 (104)   ; 77           ; 0          ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 77 (77)          ; 72 (72)         ; 0 (0)      ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst ; work         ;
;    |key_filter:key_rd_inst|       ; 28 (28)     ; 21           ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; 20 (20)         ; 0 (0)      ; |eeprom_byte_rd_wr|key_filter:key_rd_inst       ; work         ;
;    |key_filter:key_wr_inst|       ; 28 (28)     ; 21           ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; 20 (20)         ; 0 (0)      ; |eeprom_byte_rd_wr|key_filter:key_wr_inst       ; work         ;
+-----------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst ; D:/temp/hff/eeprom_test/quartus_prj/ip_core/fifo_data/fifo_data.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst|state                                                                                                                                                                                                                        ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; Name                ; state.STOP ; state.N_ACK ; state.RD_DATA ; state.ACK_5 ; state.SEND_RD_ADDR ; state.START_2 ; state.ACK_4 ; state.WR_DATA ; state.ACK_3 ; state.SEND_B_ADDR_L ; state.ACK_2 ; state.SEND_B_ADDR_H ; state.ACK_1 ; state.SEND_D_ADDR ; state.START_1 ; state.IDLE ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; state.IDLE          ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 0          ;
; state.START_1       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 1             ; 1          ;
; state.SEND_D_ADDR   ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 1                 ; 0             ; 1          ;
; state.ACK_1         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 1           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_H ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 1                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_2         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 1           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_L ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 1                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_3         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 1           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.WR_DATA       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 1             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_4         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 1           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.START_2       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 1             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_RD_ADDR  ; 0          ; 0           ; 0             ; 0           ; 1                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_5         ; 0          ; 0           ; 0             ; 1           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.RD_DATA       ; 0          ; 0           ; 1             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.N_ACK         ; 0          ; 1           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.STOP          ; 1          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                             ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                       ;
; state_middle ; 1            ; 0          ; 1                                                                                                                       ;
; state_full   ; 0            ; 1          ; 1                                                                                                                       ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                  ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------+------------------------+
; i2c_ctrl:i2c_ctrl_inst|ack                         ; i2c_ctrl:i2c_ctrl_inst|Equal4        ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg                 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                                      ;                        ;
+----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                                          ; Reason for Removal ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; i2c_ctrl:i2c_ctrl_inst|state~4                                                                                                                         ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state~5                                                                                                                         ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state~6                                                                                                                         ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state~7                                                                                                                         ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|fifo_rd_en                                                                                                                ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_epe:auto_generated|safe_q[0..7] ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                         ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                          ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|cnt_wait[0..27]                                                                                                           ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|rd_data_num[1..7]                                                                                                         ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|fifo_rd_valid                                                                                                             ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|rd_data_num[0]                                                                                                            ; Lost fanout        ;
; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                        ; Lost fanout        ;
; Total Number of Removed Registers = 53                                                                                                                 ;                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal ; Registers Removed due to This Register                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; i2c_rw_data:i2c_rw_data_inst|fifo_rd_en                                                                                                             ; Lost Fanouts       ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[27],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[26],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[25],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[24],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[23],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[22],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[21],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[20],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[19],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[18],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[17],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[16],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[15],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[14],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[13],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[12],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[11],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[10],                                                                                      ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[9], i2c_rw_data:i2c_rw_data_inst|cnt_wait[8],                                             ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[7], i2c_rw_data:i2c_rw_data_inst|cnt_wait[6],                                             ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[5], i2c_rw_data:i2c_rw_data_inst|cnt_wait[4],                                             ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[3], i2c_rw_data:i2c_rw_data_inst|cnt_wait[2],                                             ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|cnt_wait[1], i2c_rw_data:i2c_rw_data_inst|cnt_wait[0],                                             ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|rd_data_num[7],                                                                                    ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|rd_data_num[6],                                                                                    ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|rd_data_num[5],                                                                                    ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|rd_data_num[4],                                                                                    ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|fifo_rd_valid,                                                                                     ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|rd_data_num[0]                                                                                     ;
; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_epe:auto_generated|safe_q[0] ; Lost Fanouts       ; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty, ;
;                                                                                                                                                     ;                    ; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 151   ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 135   ;
; Number of registers using Asynchronous Load  ; 16    ;
; Number of registers using Clock Enable       ; 79    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk          ; 83      ;
; i2c_rw_data:i2c_rw_data_inst|wr_data[0] ; 3       ;
; Total number of inverted registers = 2  ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|cnt_wait[21]       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|cnt_start[5]       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |eeprom_byte_rd_wr|key_filter:key_rd_inst|cnt_20ms[1]              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |eeprom_byte_rd_wr|key_filter:key_wr_inst|cnt_20ms[0]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|rd_i2c_data_num[0] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|wr_data[2]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|byte_addr[14]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eeprom_byte_rd_wr|i2c_rw_data:i2c_rw_data_inst|byte_addr[1]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eeprom_byte_rd_wr|i2c_ctrl:i2c_ctrl_inst|state                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_wr_inst ;
+----------------+----------------------+-----------------------------+
; Parameter Name ; Value                ; Type                        ;
+----------------+----------------------+-----------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary             ;
+----------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_rd_inst ;
+----------------+----------------------+-----------------------------+
; Parameter Name ; Value                ; Type                        ;
+----------------+----------------------+-----------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary             ;
+----------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_rw_data:i2c_rw_data_inst ;
+----------------+------------------------------+---------------------------+
; Parameter Name ; Value                        ; Type                      ;
+----------------+------------------------------+---------------------------+
; DATA_NUM       ; 00001010                     ; Unsigned Binary           ;
; CNT_START_MAX  ; 0000111110100000             ; Unsigned Binary           ;
; CNT_WR_RD_MAX  ; 11001000                     ; Unsigned Binary           ;
; CNT_WAIT_MAX   ; 0000000001111010000100100000 ; Unsigned Binary           ;
+----------------+------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component ;
+-------------------------+---------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                   ;
+-------------------------+---------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 8       ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 256     ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 8       ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF     ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                ;
; USE_EAB                 ; ON      ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                ;
; DEVICE_FAMILY           ; MAX II  ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                ;
+-------------------------+---------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst ;
+----------------+----------------------------+-----------------------+
; Parameter Name ; Value                      ; Type                  ;
+----------------+----------------------------+-----------------------+
; DEVICE_ADDR    ; 1010000                    ; Unsigned Binary       ;
; SYS_CLK_FREQ   ; 10011000100101101000000000 ; Unsigned Binary       ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary       ;
+----------------+----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                             ;
; Entity Instance            ; i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                  ;
;     -- lpm_width           ; 8                                                                             ;
;     -- LPM_NUMWORDS        ; 256                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "i2c_ctrl:i2c_ctrl_inst" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; addr_num ; Input ; Info     ; Stuck at VCC         ;
+----------+-------+----------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst"                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_rw_data:i2c_rw_data_inst"                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_rd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 12 10:18:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eeprom_byte_rd_wr -c eeprom_byte_rd_wr
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/sim/m24lc64.v
    Info (12023): Found entity 1: M24LC64
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v
    Info (12023): Found entity 1: fifo_data
Info (12021): Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/bcd_8421.v
    Info (12023): Found entity 1: bcd_8421
Info (12021): Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/sim/tb_eeprom_byte_rd_wr.v
    Info (12023): Found entity 1: tb_eeprom_byte_rd_wr
Info (12021): Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter
Info (12021): Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/i2c_rw_data.v
    Info (12023): Found entity 1: i2c_rw_data
Info (12021): Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /temp/hff/eeprom_test/rtl/eeprom_byte_rd_wr.v
    Info (12023): Found entity 1: eeprom_byte_rd_wr
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "eeprom_byte_rd_wr" for the top level hierarchy
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:key_wr_inst"
Info (12128): Elaborating entity "i2c_rw_data" for hierarchy "i2c_rw_data:i2c_rw_data_inst"
Info (12128): Elaborating entity "fifo_data" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo", which is child of megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[255]"
Info (12131): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[255]", which is child of megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7dc.tdf
    Info (12023): Found entity 1: mux_7dc
Info (12128): Elaborating entity "mux_7dc" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_7dc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_epe.tdf
    Info (12023): Found entity 1: cntr_epe
Info (12128): Elaborating entity "cntr_epe" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_epe:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ktf.tdf
    Info (12023): Found entity 1: cmpr_ktf
Info (12128): Elaborating entity "cmpr_ktf" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_ktf:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "i2c_rw_data:i2c_rw_data_inst|fifo_data:fifo_read_inst|scfifo:scfifo_component"
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "i2c_ctrl:i2c_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct
Warning (10027): Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "i2c_sda_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "rd_data_reg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rd_data_reg[0]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[1]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[2]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[3]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[4]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[5]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[6]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[7]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "i2c_sda_reg" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "ack" at i2c_ctrl.v(232)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (18000): Registers with preset signals will power-up high
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 256 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 250 logic cells
Info (144001): Generated suppressed messages file D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Tue Dec 12 10:18:38 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/temp/hff/eeprom_test/quartus_prj/output_files/eeprom_byte_rd_wr.map.smsg.


