;redcode
;assert 1
	SPL 0, -402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 120, 0
	SUB -7, 104
	SUB 2, @10
	DJN 200, 20
	ADD 910, 936
	SUB #12, 0
	SPL 0, -402
	CMP -207, <-120
	ADD 119, 30
	SUB -7, 104
	SUB 2, @10
	JMZ 100, 9
	SUB 2, @10
	SUB @80, 3
	ADD 100, 9
	ADD 216, 60
	SUB @80, 3
	SUB 2, @10
	SUB 2, @10
	MOV -7, <-20
	ADD 0, @-22
	SPL <80, 3
	CMP -207, <-120
	ADD 100, 9
	SPL -7, #104
	SUB @0, @2
	ADD -1, <-20
	SUB 100, -100
	SUB 2, @10
	DJN 200, 20
	SUB @127, 626
	SUB #12, 0
	MOV @7, <-20
	SUB @121, 103
	CMP -207, <-920
	SUB @121, 104
	SUB @121, 103
	JMZ 220, #12
	SUB @80, 3
	JMZ 220, #12
	JMZ 220, #12
	SPL 0, -402
	ADD #10, <0
	MOV -61, <-20
	MOV -61, <-20
	CMP -207, <-120
