// Seed: 2813462469
module module_0 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(posedge id_2) id_2)
  else;
  always begin : LABEL_0
    id_2 = id_2;
  end
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0
);
  id_2(
      .id_0(1'b0), .id_1(1), .id_2(id_0), .id_3(), .id_4(1ps)
  );
  tri id_3;
  assign id_3 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  wire id_4;
  wire id_5;
endmodule
