import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (out: 1, @done done: 1) {
  cells {
    r = std_reg(1);
    @external mem = std_mem_d1(32, 1, 1);
  }
  wires {
    group b {
      r.write_en = r.out ? 1'd1;
      r.in = r.out;
      b[done] = r.done ? 1'd1;
    }
    comb group c {
      r.write_en = r.out ? 1'd1;
      r.in = r.out;
    }
    r.write_en = r.out ? 1'd1;
    r.in = r.out;
  }

  control {}
}
