/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_5z[1] & celloutsig_1_3z);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_2z[5] : in_data[123]);
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_7z = celloutsig_1_5z[1] | ~(in_data[113]);
  assign celloutsig_1_0z = in_data[142] | in_data[119];
  assign celloutsig_0_7z = ~(in_data[91] ^ celloutsig_0_3z);
  assign celloutsig_1_18z = in_data[165:150] + { in_data[175:171], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  reg [13:0] _07_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 14'h0000;
    else _07_ <= { in_data[55:43], celloutsig_0_1z };
  assign out_data[13:0] = _07_;
  assign celloutsig_1_2z = in_data[157:149] & { in_data[163:158], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z[6:1], celloutsig_1_5z, celloutsig_1_1z } & { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_1z = ! { in_data[167:146], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = ! in_data[20:11];
  assign celloutsig_1_12z = ! { celloutsig_1_9z[11:4], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_3z = ! { in_data[32:14], celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_0z ? { celloutsig_1_4z, celloutsig_1_1z, 1'h1, celloutsig_1_3z, celloutsig_1_1z } : celloutsig_1_2z[5:1];
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_17z } !== celloutsig_1_2z[2:0];
  assign celloutsig_1_6z = & { celloutsig_1_5z[4], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_4z = | { celloutsig_1_2z[8:5], celloutsig_1_0z };
  assign celloutsig_1_13z = | { celloutsig_1_5z[4:1], celloutsig_1_0z };
  assign celloutsig_1_17z = ~((celloutsig_1_12z & celloutsig_1_4z) | celloutsig_1_4z);
  assign { out_data[143:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z };
endmodule
