
CUBEMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f20c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000950  0800f3f0  0800f3f0  0001f3f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd40  0800fd40  00020780  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd40  0800fd40  0001fd40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd48  0800fd48  00020780  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd48  0800fd48  0001fd48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd4c  0800fd4c  0001fd4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000780  20000000  0800fd50  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001658  20000780  080104d0  00020780  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001dd8  080104d0  00021dd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020780  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000207b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035f81  00000000  00000000  000207f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006ff5  00000000  00000000  00056774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001980  00000000  00000000  0005d770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002a04  00000000  00000000  0005f0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002825b  00000000  00000000  00061af4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003f36e  00000000  00000000  00089d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed54c  00000000  00000000  000c90bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006704  00000000  00000000  001b660c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 000165f3  00000000  00000000  001bcd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  001d3303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000780 	.word	0x20000780
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f3d4 	.word	0x0800f3d4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000784 	.word	0x20000784
 800021c:	0800f3d4 	.word	0x0800f3d4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <Update_FIR_filter>:
//----------------------FIR-------------------
#define FIR_FILTER_LENGTH 15
static float FIR_INPULSE_RESPONSE[FIR_FILTER_LENGTH] = {0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f};
uint8_t FIR_index = 0;
float FIR_Values[FIR_FILTER_LENGTH] = {0};
float Update_FIR_filter(float input){
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	ed87 0a01 	vstr	s0, [r7, #4]
	FIR_Values[FIR_index] = input;
 8000fde:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8000fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8000fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff2:	0092      	lsls	r2, r2, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	601a      	str	r2, [r3, #0]
	float temp = 0.0f;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	e01c      	b.n	800103e <Update_FIR_filter+0x6a>
		temp += FIR_INPULSE_RESPONSE[i]*FIR_Values[i];
 8001004:	f240 0300 	movw	r3, #0
 8001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	0092      	lsls	r2, r2, #2
 8001010:	4413      	add	r3, r2
 8001012:	ed93 7a00 	vldr	s14, [r3]
 8001016:	f240 73e8 	movw	r3, #2024	; 0x7e8
 800101a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	0092      	lsls	r2, r2, #2
 8001022:	4413      	add	r3, r2
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001034:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	3301      	adds	r3, #1
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	2b0e      	cmp	r3, #14
 8001042:	dddf      	ble.n	8001004 <Update_FIR_filter+0x30>
	}
	if(FIR_index < FIR_FILTER_LENGTH-1)FIR_index++;
 8001044:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001048:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b0d      	cmp	r3, #13
 8001050:	d80c      	bhi.n	800106c <Update_FIR_filter+0x98>
 8001052:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	3301      	adds	r3, #1
 800105e:	b2da      	uxtb	r2, r3
 8001060:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001064:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001068:	701a      	strb	r2, [r3, #0]
 800106a:	e005      	b.n	8001078 <Update_FIR_filter+0xa4>
	else FIR_index = 0;
 800106c:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001070:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]
	return temp;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	ee07 3a90 	vmov	s15, r3
}
 800107e:	eeb0 0a67 	vmov.f32	s0, s15
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <Update_FIR_filter2>:

#define FIR_FILTER_LENGTH2 15
uint8_t FIR_index2 = 0;
float FIR_Values2[FIR_FILTER_LENGTH2] = {0};
float FIR2_value = 0;
float Update_FIR_filter2(float input){
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	ed87 0a01 	vstr	s0, [r7, #4]
	FIR2_value -= FIR_Values2[FIR_index2];
 8001096:	f640 0364 	movw	r3, #2148	; 0x864
 800109a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800109e:	ed93 7a00 	vldr	s14, [r3]
 80010a2:	f640 0324 	movw	r3, #2084	; 0x824
 80010a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	f640 0328 	movw	r3, #2088	; 0x828
 80010b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010b6:	0092      	lsls	r2, r2, #2
 80010b8:	4413      	add	r3, r2
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c2:	f640 0364 	movw	r3, #2148	; 0x864
 80010c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ca:	edc3 7a00 	vstr	s15, [r3]
	FIR_Values2[FIR_index2] = input/FIR_FILTER_LENGTH2;
 80010ce:	f640 0324 	movw	r3, #2084	; 0x824
 80010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	461a      	mov	r2, r3
 80010da:	ed97 7a01 	vldr	s14, [r7, #4]
 80010de:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 80010e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e6:	f640 0328 	movw	r3, #2088	; 0x828
 80010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ee:	0092      	lsls	r2, r2, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	edc3 7a00 	vstr	s15, [r3]
	FIR2_value += FIR_Values2[FIR_index2] ;
 80010f6:	f640 0324 	movw	r3, #2084	; 0x824
 80010fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	461a      	mov	r2, r3
 8001102:	f640 0328 	movw	r3, #2088	; 0x828
 8001106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800110a:	0092      	lsls	r2, r2, #2
 800110c:	4413      	add	r3, r2
 800110e:	ed93 7a00 	vldr	s14, [r3]
 8001112:	f640 0364 	movw	r3, #2148	; 0x864
 8001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001122:	f640 0364 	movw	r3, #2148	; 0x864
 8001126:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800112a:	edc3 7a00 	vstr	s15, [r3]
	if(FIR_index2 < FIR_FILTER_LENGTH2-1)FIR_index2++;
 800112e:	f640 0324 	movw	r3, #2084	; 0x824
 8001132:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b0d      	cmp	r3, #13
 800113a:	d80c      	bhi.n	8001156 <Update_FIR_filter2+0xca>
 800113c:	f640 0324 	movw	r3, #2084	; 0x824
 8001140:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	b2da      	uxtb	r2, r3
 800114a:	f640 0324 	movw	r3, #2084	; 0x824
 800114e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001152:	701a      	strb	r2, [r3, #0]
 8001154:	e005      	b.n	8001162 <Update_FIR_filter2+0xd6>
	else FIR_index2 = 0;
 8001156:	f640 0324 	movw	r3, #2084	; 0x824
 800115a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
	return FIR2_value;
 8001162:	f640 0364 	movw	r3, #2148	; 0x864
 8001166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	ee07 3a90 	vmov	s15, r3
}
 8001170:	eeb0 0a67 	vmov.f32	s0, s15
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <Current_IRQ>:
PID_instance Current_PID = {0};
PID_instance Velocity_PID = {0};
PID_instance Angle_PID = {0};

//-------------------IRQ handlers---------------------
void Current_IRQ(Current* ptr){
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
	if(ptr != NULL)memcpy(&IRQ_Current, ptr, sizeof(Current));
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d00e      	beq.n	80011aa <Current_IRQ+0x2c>
 800118c:	2210      	movs	r2, #16
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	f240 70ac 	movw	r0, #1964	; 0x7ac
 8001194:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001198:	f00b f8e3 	bl	800c362 <memcpy>
    else return;
    Current_Callback_flag = 1;
 800119c:	f240 739c 	movw	r3, #1948	; 0x79c
 80011a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
 80011a8:	e000      	b.n	80011ac <Current_IRQ+0x2e>
    else return;
 80011aa:	bf00      	nop
}
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <Voltage_Temp_IRQ>:
void Voltage_Temp_IRQ(Voltage_Temp* ptr){
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Voltage_Temp, ptr, sizeof(Voltage_Temp));
 80011ba:	220c      	movs	r2, #12
 80011bc:	6879      	ldr	r1, [r7, #4]
 80011be:	f240 70bc 	movw	r0, #1980	; 0x7bc
 80011c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011c6:	f00b f8cc 	bl	800c362 <memcpy>
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <Encoders_IRQ>:
void Encoders_IRQ(Encoders* ptr){
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Encoders, ptr, sizeof(Encoders));
 80011da:	221c      	movs	r2, #28
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	f240 70c8 	movw	r0, #1992	; 0x7c8
 80011e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011e6:	f00b f8bc 	bl	800c362 <memcpy>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <Can_RX_Status_IRQ>:

//-------------------CAN RX------------------------
void Can_RX_Status_IRQ(CAN_Status* ptr){
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Status, ptr, sizeof(CAN_Status));
 80011fa:	2208      	movs	r2, #8
 80011fc:	6879      	ldr	r1, [r7, #4]
 80011fe:	f640 0068 	movw	r0, #2152	; 0x868
 8001202:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001206:	f00b f8ac 	bl	800c362 <memcpy>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <check_value>:
	.max_warning = NAN,
	.min_warning = NAN,
};

//check value OK
void check_value(CAN_LIMITS* ptr, float value, uint32_t *warning_ptr, uint32_t *error_ptr, uint8_t bit_pos){
 8001212:	b480      	push	{r7}
 8001214:	b087      	sub	sp, #28
 8001216:	af00      	add	r7, sp, #0
 8001218:	6178      	str	r0, [r7, #20]
 800121a:	ed87 0a04 	vstr	s0, [r7, #16]
 800121e:	60f9      	str	r1, [r7, #12]
 8001220:	60ba      	str	r2, [r7, #8]
 8001222:	71fb      	strb	r3, [r7, #7]
	if(value >= ptr->max_error   || value <= ptr->min_error)   *error_ptr   |= (1 << bit_pos);//error
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	edd3 7a03 	vldr	s15, [r3, #12]
 800122a:	ed97 7a04 	vldr	s14, [r7, #16]
 800122e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001236:	da09      	bge.n	800124c <check_value+0x3a>
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	edd3 7a01 	vldr	s15, [r3, #4]
 800123e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001242:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124a:	d808      	bhi.n	800125e <check_value+0x4c>
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	79fa      	ldrb	r2, [r7, #7]
 8001252:	2101      	movs	r1, #1
 8001254:	fa01 f202 	lsl.w	r2, r1, r2
 8001258:	431a      	orrs	r2, r3
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	601a      	str	r2, [r3, #0]
	if(value >= ptr->max_warning || value <= ptr->min_warning) *warning_ptr |= (1 << bit_pos);//warning
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	edd3 7a02 	vldr	s15, [r3, #8]
 8001264:	ed97 7a04 	vldr	s14, [r7, #16]
 8001268:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800126c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001270:	da0a      	bge.n	8001288 <check_value+0x76>
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ed97 7a04 	vldr	s14, [r7, #16]
 800127c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001284:	d900      	bls.n	8001288 <check_value+0x76>
}
 8001286:	e008      	b.n	800129a <check_value+0x88>
	if(value >= ptr->max_warning || value <= ptr->min_warning) *warning_ptr |= (1 << bit_pos);//warning
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	79fa      	ldrb	r2, [r7, #7]
 800128e:	2101      	movs	r1, #1
 8001290:	fa01 f202 	lsl.w	r2, r1, r2
 8001294:	431a      	orrs	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	601a      	str	r2, [r3, #0]
}
 800129a:	bf00      	nop
 800129c:	371c      	adds	r7, #28
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <sqrtI>:

uint32_t sqrtI(uint32_t sqrtArg)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b087      	sub	sp, #28
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
uint32_t answer, x;
uint32_t temp;
if ( sqrtArg == 0 ) return 0; // undefined result
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d101      	bne.n	80012b8 <sqrtI+0x12>
 80012b4:	2300      	movs	r3, #0
 80012b6:	e027      	b.n	8001308 <sqrtI+0x62>
if ( sqrtArg == 1 ) return 1; // identity
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d101      	bne.n	80012c2 <sqrtI+0x1c>
 80012be:	2301      	movs	r3, #1
 80012c0:	e022      	b.n	8001308 <sqrtI+0x62>
answer = 0; // integer square root
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
for( x=0x8000; x>0; x=x>>1 )
 80012c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	e016      	b.n	80012fc <sqrtI+0x56>
{ // 16 bit shift
answer |= x; // possible bit in root
 80012ce:	697a      	ldr	r2, [r7, #20]
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	617b      	str	r3, [r7, #20]
temp = answer * answer; // fast unsigned multiply
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	fb03 f303 	mul.w	r3, r3, r3
 80012dc:	60fb      	str	r3, [r7, #12]
if (temp == sqrtArg) break; // exact, found it
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d00e      	beq.n	8001304 <sqrtI+0x5e>
if (temp > sqrtArg) answer ^= x; // too large, reverse bit
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d903      	bls.n	80012f6 <sqrtI+0x50>
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4053      	eors	r3, r2
 80012f4:	617b      	str	r3, [r7, #20]
for( x=0x8000; x>0; x=x>>1 )
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	085b      	lsrs	r3, r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d1e5      	bne.n	80012ce <sqrtI+0x28>
 8001302:	e000      	b.n	8001306 <sqrtI+0x60>
if (temp == sqrtArg) break; // exact, found it
 8001304:	bf00      	nop
}
return answer; // approximate root
 8001306:	697b      	ldr	r3, [r7, #20]
}
 8001308:	4618      	mov	r0, r3
 800130a:	371c      	adds	r7, #28
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <atan2_approximation2>:
#define PI_FLOAT     3.14159265f
#define PIBY2_FLOAT  1.5707963f
// |error| < 0.005
float atan2_approximation2( float y, float x )
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	ed87 0a01 	vstr	s0, [r7, #4]
 800131e:	edc7 0a00 	vstr	s1, [r7]
	if ( x == 0.0f )
 8001322:	edd7 7a00 	vldr	s15, [r7]
 8001326:	eef5 7a40 	vcmp.f32	s15, #0.0
 800132a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132e:	d11f      	bne.n	8001370 <atan2_approximation2+0x5c>
	{
		if ( y > 0.0f ) return PIBY2_FLOAT;
 8001330:	edd7 7a01 	vldr	s15, [r7, #4]
 8001334:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	dd06      	ble.n	800134c <atan2_approximation2+0x38>
 800133e:	f640 73da 	movw	r3, #4058	; 0xfda
 8001342:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	e08e      	b.n	800146a <atan2_approximation2+0x156>
		if ( y == 0.0f ) return 0.0f;
 800134c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001350:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	d103      	bne.n	8001362 <atan2_approximation2+0x4e>
 800135a:	2300      	movs	r3, #0
 800135c:	ee07 3a90 	vmov	s15, r3
 8001360:	e083      	b.n	800146a <atan2_approximation2+0x156>
		return -PIBY2_FLOAT;
 8001362:	f640 73da 	movw	r3, #4058	; 0xfda
 8001366:	f6cb 73c9 	movt	r3, #49097	; 0xbfc9
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	e07c      	b.n	800146a <atan2_approximation2+0x156>
	}
	float atan;
	float z = y/x;
 8001370:	edd7 6a01 	vldr	s13, [r7, #4]
 8001374:	ed97 7a00 	vldr	s14, [r7]
 8001378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800137c:	edc7 7a02 	vstr	s15, [r7, #8]
	if ( fabs( z ) < 1.0f )
 8001380:	edd7 7a02 	vldr	s15, [r7, #8]
 8001384:	eef0 7ae7 	vabs.f32	s15, s15
 8001388:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800138c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001394:	d53b      	bpl.n	800140e <atan2_approximation2+0xfa>
	{
		atan = z/(1.0f + 0.28f*z*z);
 8001396:	edd7 7a02 	vldr	s15, [r7, #8]
 800139a:	f645 4329 	movw	r3, #23593	; 0x5c29
 800139e:	f6c3 638f 	movt	r3, #16015	; 0x3e8f
 80013a2:	ee07 3a10 	vmov	s14, r3
 80013a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80013ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80013ba:	edd7 6a02 	vldr	s13, [r7, #8]
 80013be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013c2:	edc7 7a03 	vstr	s15, [r7, #12]
		if ( x < 0.0f )
 80013c6:	edd7 7a00 	vldr	s15, [r7]
 80013ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d2:	d548      	bpl.n	8001466 <atan2_approximation2+0x152>
		{
			if ( y < 0.0f ) return atan - PI_FLOAT;
 80013d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80013d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e0:	d50a      	bpl.n	80013f8 <atan2_approximation2+0xe4>
 80013e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80013e6:	f640 73db 	movw	r3, #4059	; 0xfdb
 80013ea:	f2c4 0349 	movt	r3, #16457	; 0x4049
 80013ee:	ee07 3a10 	vmov	s14, r3
 80013f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013f6:	e038      	b.n	800146a <atan2_approximation2+0x156>
			return atan + PI_FLOAT;
 80013f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80013fc:	f640 73db 	movw	r3, #4059	; 0xfdb
 8001400:	f2c4 0349 	movt	r3, #16457	; 0x4049
 8001404:	ee07 3a10 	vmov	s14, r3
 8001408:	ee77 7a87 	vadd.f32	s15, s15, s14
 800140c:	e02d      	b.n	800146a <atan2_approximation2+0x156>
		}
	}
	else
	{
		atan = PIBY2_FLOAT - z/(z*z + 0.28f);
 800140e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001412:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001416:	f645 4329 	movw	r3, #23593	; 0x5c29
 800141a:	f6c3 638f 	movt	r3, #16015	; 0x3e8f
 800141e:	ee07 3a10 	vmov	s14, r3
 8001422:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001426:	edd7 6a02 	vldr	s13, [r7, #8]
 800142a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800142e:	f640 73da 	movw	r3, #4058	; 0xfda
 8001432:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 8001436:	ee07 3a10 	vmov	s14, r3
 800143a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800143e:	edc7 7a03 	vstr	s15, [r7, #12]
		if ( y < 0.0f ) return atan - PI_FLOAT;
 8001442:	edd7 7a01 	vldr	s15, [r7, #4]
 8001446:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800144a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144e:	d50a      	bpl.n	8001466 <atan2_approximation2+0x152>
 8001450:	edd7 7a03 	vldr	s15, [r7, #12]
 8001454:	f640 73db 	movw	r3, #4059	; 0xfdb
 8001458:	f2c4 0349 	movt	r3, #16457	; 0x4049
 800145c:	ee07 3a10 	vmov	s14, r3
 8001460:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001464:	e001      	b.n	800146a <atan2_approximation2+0x156>
	}
	return atan;
 8001466:	edd7 7a03 	vldr	s15, [r7, #12]
}
 800146a:	eeb0 0a67 	vmov.f32	s0, s15
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <BLDC_main>:


Flash *storage;

#define PID_TIMING 10
void BLDC_main(void){
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af02      	add	r7, sp, #8
	Flash_init(0); // 0 do not update from ram
 800147e:	2000      	movs	r0, #0
 8001480:	f002 febb 	bl	80041fa <Flash_init>
	storage = Flash_get_values();
 8001484:	f002 ff0d 	bl	80042a2 <Flash_get_values>
 8001488:	4602      	mov	r2, r0
 800148a:	f640 2300 	movw	r3, #2560	; 0xa00
 800148e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001492:	601a      	str	r2, [r3, #0]

	HAL_Delay(100);
 8001494:	2064      	movs	r0, #100	; 0x64
 8001496:	f005 f8b1 	bl	80065fc <HAL_Delay>
	//----------------PID---------
	SetSampleTime(&Current_PID, PID_TIMING); //40us = 25kHz
 800149a:	210a      	movs	r1, #10
 800149c:	f640 00f0 	movw	r0, #2288	; 0x8f0
 80014a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80014a4:	f003 f876 	bl	8004594 <SetSampleTime>
	SetTunings(&Current_PID, storage->Current_kp, storage->Current_ki, storage->Current_kd, 1);
 80014a8:	f640 2300 	movw	r3, #2560	; 0xa00
 80014ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80014b6:	f640 2300 	movw	r3, #2560	; 0xa00
 80014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80014c4:	f640 2300 	movw	r3, #2560	; 0xa00
 80014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80014d2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80014d6:	eeb0 1a66 	vmov.f32	s2, s13
 80014da:	eef0 0a47 	vmov.f32	s1, s14
 80014de:	eeb0 0a67 	vmov.f32	s0, s15
 80014e2:	f640 00f0 	movw	r0, #2288	; 0x8f0
 80014e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80014ea:	f002 ff96 	bl	800441a <SetTunings>
	SetOutputLimits(&Current_PID, -1500, 1500);
 80014ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014f2:	f2c4 43bb 	movt	r3, #17595	; 0x44bb
 80014f6:	ee00 3a90 	vmov	s1, r3
 80014fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014fe:	f2cc 43bb 	movt	r3, #50363	; 0xc4bb
 8001502:	ee00 3a10 	vmov	s0, r3
 8001506:	f640 00f0 	movw	r0, #2288	; 0x8f0
 800150a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800150e:	f003 f875 	bl	80045fc <SetOutputLimits>
	SetControllerDirection(&Current_PID, DIRECT);
 8001512:	2100      	movs	r1, #0
 8001514:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001518:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800151c:	f003 f91e 	bl	800475c <SetControllerDirection>
	SetMode(&Current_PID,  AUTOMATIC);
 8001520:	2101      	movs	r1, #1
 8001522:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001526:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800152a:	f003 f8c3 	bl	80046b4 <SetMode>
	Initialize(&Current_PID);
 800152e:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001532:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001536:	f003 f8df 	bl	80046f8 <Initialize>

	SetSampleTime(&Velocity_PID, PID_TIMING); //100s = 10kHz
 800153a:	210a      	movs	r1, #10
 800153c:	f640 1030 	movw	r0, #2352	; 0x930
 8001540:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001544:	f003 f826 	bl	8004594 <SetSampleTime>
	SetTunings(&Velocity_PID, storage->Velocity_kp, storage->Velocity_ki, storage->Velocity_kd, 1);
 8001548:	f640 2300 	movw	r3, #2560	; 0xa00
 800154c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001556:	f640 2300 	movw	r3, #2560	; 0xa00
 800155a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001564:	f640 2300 	movw	r3, #2560	; 0xa00
 8001568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001572:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001576:	eeb0 1a66 	vmov.f32	s2, s13
 800157a:	eef0 0a47 	vmov.f32	s1, s14
 800157e:	eeb0 0a67 	vmov.f32	s0, s15
 8001582:	f640 1030 	movw	r0, #2352	; 0x930
 8001586:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800158a:	f002 ff46 	bl	800441a <SetTunings>
	SetOutputLimits(&Velocity_PID, (storage->Current_limit*-1.0f), (storage->Current_limit));
 800158e:	f640 2300 	movw	r3, #2560	; 0xa00
 8001592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800159c:	eef1 7a67 	vneg.f32	s15, s15
 80015a0:	f640 2300 	movw	r3, #2560	; 0xa00
 80015a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80015ae:	eef0 0a47 	vmov.f32	s1, s14
 80015b2:	eeb0 0a67 	vmov.f32	s0, s15
 80015b6:	f640 1030 	movw	r0, #2352	; 0x930
 80015ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015be:	f003 f81d 	bl	80045fc <SetOutputLimits>
	SetControllerDirection(&Velocity_PID, DIRECT);
 80015c2:	2100      	movs	r1, #0
 80015c4:	f640 1030 	movw	r0, #2352	; 0x930
 80015c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015cc:	f003 f8c6 	bl	800475c <SetControllerDirection>
	SetMode(&Velocity_PID,  AUTOMATIC);
 80015d0:	2101      	movs	r1, #1
 80015d2:	f640 1030 	movw	r0, #2352	; 0x930
 80015d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015da:	f003 f86b 	bl	80046b4 <SetMode>
	Initialize(&Velocity_PID);
 80015de:	f640 1030 	movw	r0, #2352	; 0x930
 80015e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015e6:	f003 f887 	bl	80046f8 <Initialize>

	SetSampleTime(&Angle_PID, PID_TIMING); //100s = 10kHz
 80015ea:	210a      	movs	r1, #10
 80015ec:	f640 1070 	movw	r0, #2416	; 0x970
 80015f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015f4:	f002 ffce 	bl	8004594 <SetSampleTime>
	SetTunings(&Angle_PID, storage->Angle_kp, storage->Angle_ki, storage->Angle_kd, 1);
 80015f8:	f640 2300 	movw	r3, #2560	; 0xa00
 80015fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	edd3 7a08 	vldr	s15, [r3, #32]
 8001606:	f640 2300 	movw	r3, #2560	; 0xa00
 800160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001614:	f640 2300 	movw	r3, #2560	; 0xa00
 8001618:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001622:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001626:	eeb0 1a66 	vmov.f32	s2, s13
 800162a:	eef0 0a47 	vmov.f32	s1, s14
 800162e:	eeb0 0a67 	vmov.f32	s0, s15
 8001632:	f640 1070 	movw	r0, #2416	; 0x970
 8001636:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800163a:	f002 feee 	bl	800441a <SetTunings>
	SetOutputLimits(&Angle_PID, (storage->Velocity_limit*-1.0f), (storage->Velocity_limit));
 800163e:	f640 2300 	movw	r3, #2560	; 0xa00
 8001642:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800164c:	eef1 7a67 	vneg.f32	s15, s15
 8001650:	f640 2300 	movw	r3, #2560	; 0xa00
 8001654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800165e:	eef0 0a47 	vmov.f32	s1, s14
 8001662:	eeb0 0a67 	vmov.f32	s0, s15
 8001666:	f640 1070 	movw	r0, #2416	; 0x970
 800166a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800166e:	f002 ffc5 	bl	80045fc <SetOutputLimits>
	SetControllerDirection(&Angle_PID, DIRECT);
 8001672:	2100      	movs	r1, #0
 8001674:	f640 1070 	movw	r0, #2416	; 0x970
 8001678:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800167c:	f003 f86e 	bl	800475c <SetControllerDirection>
	SetMode(&Angle_PID,  AUTOMATIC);
 8001680:	2101      	movs	r1, #1
 8001682:	f640 1070 	movw	r0, #2416	; 0x970
 8001686:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800168a:	f003 f813 	bl	80046b4 <SetMode>
	Initialize(&Angle_PID);
 800168e:	f640 1070 	movw	r0, #2416	; 0x970
 8001692:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001696:	f003 f82f 	bl	80046f8 <Initialize>

	SetSampleTime(&Current_PID_offset, PID_TIMING); //100s = 10kHz
 800169a:	210a      	movs	r1, #10
 800169c:	f640 00b0 	movw	r0, #2224	; 0x8b0
 80016a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80016a4:	f002 ff76 	bl	8004594 <SetSampleTime>
	SetTunings(&Current_PID_offset, storage->Current_offset_kp, storage->Current_offset_ki, storage->Current_offset_kd, 1);
 80016a8:	f640 2300 	movw	r3, #2560	; 0xa00
 80016ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80016b6:	f640 2300 	movw	r3, #2560	; 0xa00
 80016ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80016c4:	f640 2300 	movw	r3, #2560	; 0xa00
 80016c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 80016d2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80016d6:	eeb0 1a66 	vmov.f32	s2, s13
 80016da:	eef0 0a47 	vmov.f32	s1, s14
 80016de:	eeb0 0a67 	vmov.f32	s0, s15
 80016e2:	f640 00b0 	movw	r0, #2224	; 0x8b0
 80016e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80016ea:	f002 fe96 	bl	800441a <SetTunings>
	SetOutputLimits(&Current_PID_offset, -1500, 1500);
 80016ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016f2:	f2c4 43bb 	movt	r3, #17595	; 0x44bb
 80016f6:	ee00 3a90 	vmov	s1, r3
 80016fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016fe:	f2cc 43bb 	movt	r3, #50363	; 0xc4bb
 8001702:	ee00 3a10 	vmov	s0, r3
 8001706:	f640 00b0 	movw	r0, #2224	; 0x8b0
 800170a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800170e:	f002 ff75 	bl	80045fc <SetOutputLimits>
	SetControllerDirection(&Current_PID_offset, DIRECT);
 8001712:	2100      	movs	r1, #0
 8001714:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001718:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800171c:	f003 f81e 	bl	800475c <SetControllerDirection>
	SetMode(&Current_PID_offset,  AUTOMATIC);
 8001720:	2101      	movs	r1, #1
 8001722:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001726:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800172a:	f002 ffc3 	bl	80046b4 <SetMode>
	Initialize(&Current_PID_offset);
 800172e:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001732:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001736:	f002 ffdf 	bl	80046f8 <Initialize>


	//setup current
	current_init((void*)&Current_IRQ);
 800173a:	f241 107f 	movw	r0, #4479	; 0x117f
 800173e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001742:	f003 f962 	bl	8004a0a <current_init>
	HAL_Delay(1000);
 8001746:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800174a:	f004 ff57 	bl	80065fc <HAL_Delay>
	//setup encoder
	ORBIS_init((void*)&Encoders_IRQ);
 800174e:	f241 10d3 	movw	r0, #4563	; 0x11d3
 8001752:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001756:	f002 fae7 	bl	8003d28 <ORBIS_init>

	//setup voltage and temperature readings
	voltage_temperature_init((void*)&Voltage_Temp_IRQ);
 800175a:	f241 10b3 	movw	r0, #4531	; 0x11b3
 800175e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001762:	f003 f97f 	bl	8004a64 <voltage_temperature_init>
	//setup CAN
	//-----------------CAN----------------------
	FDCAN_addCallback(&hfdcan1, (CAN_STATUS_ID << 8) 		| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_Status_IRQ);
 8001766:	f241 12f3 	movw	r2, #4595	; 0x11f3
 800176a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800176e:	2136      	movs	r1, #54	; 0x36
 8001770:	f641 0018 	movw	r0, #6168	; 0x1818
 8001774:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001778:	f003 fcfb 	bl	8005172 <FDCAN_addCallback>
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_IRQ);

	FDCAN_Start(&hfdcan1);
 800177c:	f641 0018 	movw	r0, #6168	; 0x1818
 8001780:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001784:	f003 fcda 	bl	800513c <FDCAN_Start>

	//--------------setup PWM------------------
	electrical_offset = storage->electrical_offset;
 8001788:	f640 2300 	movw	r3, #2560	; 0xa00
 800178c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001794:	f640 634c 	movw	r3, #3660	; 0xe4c
 8001798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800179c:	601a      	str	r2, [r3, #0]
	PHASE_ORDER = storage->PHASE_ORDER;
 800179e:	f640 2300 	movw	r3, #2560	; 0xa00
 80017a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 80017ac:	f640 6348 	movw	r3, #3656	; 0xe48
 80017b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017b4:	701a      	strb	r2, [r3, #0]
	mech_offset = storage->mech_offset;//storage->mech_offset;
 80017b6:	f640 2300 	movw	r3, #2560	; 0xa00
 80017ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f8b3 24a8 	ldrh.w	r2, [r3, #1192]	; 0x4a8
 80017c4:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80017c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017cc:	801a      	strh	r2, [r3, #0]
	if(mech_offset > 400)mech_offset = 0;
 80017ce:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80017d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80017dc:	d905      	bls.n	80017ea <BLDC_main+0x372>
 80017de:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80017e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e6:	2200      	movs	r2, #0
 80017e8:	801a      	strh	r2, [r3, #0]
	flash_nan = 0;
 80017ea:	f640 13b2 	movw	r3, #2482	; 0x9b2
 80017ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SIZE*NPP; i++){
 80017f6:	2300      	movs	r3, #0
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	e018      	b.n	800182e <BLDC_main+0x3b6>
		if (isnan(storage->error_filt[i]))flash_nan = 1;
 80017fc:	f640 2300 	movw	r3, #2560	; 0xa00
 8001800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	331a      	adds	r3, #26
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	edd3 7a00 	vldr	s15, [r3]
 8001812:	eef4 7a67 	vcmp.f32	s15, s15
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	d705      	bvc.n	8001828 <BLDC_main+0x3b0>
 800181c:	f640 13b2 	movw	r3, #2482	; 0x9b2
 8001820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001824:	2201      	movs	r2, #1
 8001826:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SIZE*NPP; i++){
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3301      	adds	r3, #1
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001834:	dbe2      	blt.n	80017fc <BLDC_main+0x384>
	}
	if(!flash_nan)memcpy(error_filt, storage->error_filt,sizeof(error_filt));
 8001836:	f640 13b2 	movw	r3, #2482	; 0x9b2
 800183a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10e      	bne.n	8001862 <BLDC_main+0x3ea>
 8001844:	f640 2300 	movw	r3, #2560	; 0xa00
 8001848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	3368      	adds	r3, #104	; 0x68
 8001850:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8001854:	4619      	mov	r1, r3
 8001856:	f640 2008 	movw	r0, #2568	; 0xa08
 800185a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800185e:	f00a fd80 	bl	800c362 <memcpy>


	uint32_t test = 1499;
 8001862:	f240 53db 	movw	r3, #1499	; 0x5db
 8001866:	603b      	str	r3, [r7, #0]
	CTRL_init_PWM(&test);
 8001868:	463b      	mov	r3, r7
 800186a:	4618      	mov	r0, r3
 800186c:	f001 f9ec 	bl	8002c48 <CTRL_init_PWM>
	Status = BLDC_CALIBRATING_ENCODER;
	#endif


	while(1){
		if (Status == BLDC_CALIBRATING_ENCODER){
 8001870:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001874:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d16e      	bne.n	800195c <BLDC_main+0x4e4>
			HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
 800187e:	2201      	movs	r2, #1
 8001880:	2140      	movs	r1, #64	; 0x40
 8001882:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001886:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800188a:	f006 ff25 	bl	80086d8 <HAL_GPIO_WritePin>
			order_phases(&IRQ_Encoders, &IRQ_Current);
 800188e:	f240 71ac 	movw	r1, #1964	; 0x7ac
 8001892:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001896:	f240 70c8 	movw	r0, #1992	; 0x7c8
 800189a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800189e:	f001 fbd6 	bl	800304e <order_phases>
			calibrate(&IRQ_Encoders, &IRQ_Current);
 80018a2:	f240 71ac 	movw	r1, #1964	; 0x7ac
 80018a6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80018aa:	f240 70c8 	movw	r0, #1992	; 0x7c8
 80018ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80018b2:	f001 fd63 	bl	800337c <calibrate>

			//start calibration
			storage->mech_offset = (int16_t)(IRQ_Encoders.Encoder1_pos/1000)%360;
 80018b6:	f240 73c8 	movw	r3, #1992	; 0x7c8
 80018ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80018c4:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80018c8:	fba3 2302 	umull	r2, r3, r3, r2
 80018cc:	099b      	lsrs	r3, r3, #6
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	f246 02b7 	movw	r2, #24759	; 0x60b7
 80018d4:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 80018d8:	fb82 1203 	smull	r1, r2, r2, r3
 80018dc:	441a      	add	r2, r3
 80018de:	1211      	asrs	r1, r2, #8
 80018e0:	17da      	asrs	r2, r3, #31
 80018e2:	1a8a      	subs	r2, r1, r2
 80018e4:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80018e8:	fb01 f202 	mul.w	r2, r1, r2
 80018ec:	1a9b      	subs	r3, r3, r2
 80018ee:	b21a      	sxth	r2, r3
 80018f0:	f640 2300 	movw	r3, #2560	; 0xa00
 80018f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	b292      	uxth	r2, r2
 80018fc:	f8a3 24a8 	strh.w	r2, [r3, #1192]	; 0x4a8
			storage->electrical_offset = electrical_offset;
 8001900:	f640 2300 	movw	r3, #2560	; 0xa00
 8001904:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	f640 634c 	movw	r3, #3660	; 0xe4c
 800190e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	6653      	str	r3, [r2, #100]	; 0x64
			storage->PHASE_ORDER = PHASE_ORDER;
 8001916:	f640 2300 	movw	r3, #2560	; 0xa00
 800191a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	f640 6348 	movw	r3, #3656	; 0xe48
 8001924:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	f882 3060 	strb.w	r3, [r2, #96]	; 0x60
			memcpy(storage->error_filt,error_filt,sizeof(error_filt));
 800192e:	f640 2300 	movw	r3, #2560	; 0xa00
 8001932:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	3368      	adds	r3, #104	; 0x68
 800193a:	f44f 6288 	mov.w	r2, #1088	; 0x440
 800193e:	f640 2108 	movw	r1, #2568	; 0xa08
 8001942:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001946:	4618      	mov	r0, r3
 8001948:	f00a fd0b 	bl	800c362 <memcpy>
			Flash_save();
 800194c:	f002 fc9c 	bl	8004288 <Flash_save>
			Status = BLDC_STOPPED_WITH_BREAK;
 8001950:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001954:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
			#endif
			#ifdef Status_debug
			, status_sting[Feedback.Status_mode], Feedback.Status_setpoint, Feedback.Status_warning, Feedback.Status_faults
				#endif
			#ifdef Position_debug
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 800195c:	f640 0370 	movw	r3, #2160	; 0x870
 8001960:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001964:	edd3 7a04 	vldr	s15, [r3, #16]
			PrintServerPrintf(
 8001968:	eebd 7ae7 	vcvt.s32.f32	s14, s15
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 800196c:	f640 0370 	movw	r3, #2160	; 0x870
 8001970:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001974:	edd3 7a05 	vldr	s15, [r3, #20]
			PrintServerPrintf(
 8001978:	eefd 6ae7 	vcvt.s32.f32	s13, s15
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 800197c:	f640 0370 	movw	r3, #2160	; 0x870
 8001980:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001984:	edd3 7a06 	vldr	s15, [r3, #24]
			PrintServerPrintf(
 8001988:	eebd 6ae7 	vcvt.s32.f32	s12, s15
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 800198c:	f640 0370 	movw	r3, #2160	; 0x870
 8001990:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001994:	edd3 7a07 	vldr	s15, [r3, #28]
			PrintServerPrintf(
 8001998:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800199c:	ee17 3a90 	vmov	r3, s15
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	ee16 3a10 	vmov	r3, s12
 80019a6:	ee16 2a90 	vmov	r2, s13
 80019aa:	ee17 1a10 	vmov	r1, s14
 80019ae:	f24f 30f0 	movw	r0, #62448	; 0xf3f0
 80019b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80019b6:	f002 fedf 	bl	8004778 <PrintServerPrintf>
		if (Status == BLDC_CALIBRATING_ENCODER){
 80019ba:	e759      	b.n	8001870 <BLDC_main+0x3f8>

080019bc <run>:
			); // \r only goes back not to next line!
		#endif
	}
}

void run(){
 80019bc:	b5b0      	push	{r4, r5, r7, lr}
 80019be:	b090      	sub	sp, #64	; 0x40
 80019c0:	af00      	add	r7, sp, #0
	#ifdef RUNNING_LED_DEBUG
//	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 1);
//	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 0);
	#endif

	memcpy(&IRQ_Current_BUFF, &IRQ_Current, sizeof(Current));
 80019c2:	f640 12b4 	movw	r2, #2484	; 0x9b4
 80019c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80019ca:	f240 73ac 	movw	r3, #1964	; 0x7ac
 80019ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d2:	4614      	mov	r4, r2
 80019d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&IRQ_Voltage_Temp_BUFF, &IRQ_Voltage_Temp, sizeof(Voltage_Temp));
 80019da:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80019de:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80019e2:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80019e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ea:	4614      	mov	r4, r2
 80019ec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80019f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	memcpy(&IRQ_Encoders_BUFF, &IRQ_Encoders, sizeof(Encoders));
 80019f4:	f640 12d0 	movw	r2, #2512	; 0x9d0
 80019f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80019fc:	f240 73c8 	movw	r3, #1992	; 0x7c8
 8001a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a04:	4614      	mov	r4, r2
 8001a06:	461d      	mov	r5, r3
 8001a08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	memcpy(&IRQ_STATUS_BUFF, &IRQ_Status, sizeof(CAN_Status));
 8001a14:	f640 12ec 	movw	r2, #2540	; 0x9ec
 8001a18:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001a1c:	f640 0368 	movw	r3, #2152	; 0x868
 8001a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a24:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a28:	e882 0003 	stmia.w	r2, {r0, r1}

	//FSM
	if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_CALIBRATE)Status = BLDC_CALIBRATING_ENCODER;
 8001a2c:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10d      	bne.n	8001a56 <run+0x9a>
 8001a3a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b33      	cmp	r3, #51	; 0x33
 8001a46:	d106      	bne.n	8001a56 <run+0x9a>
 8001a48:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
 8001a54:	e059      	b.n	8001b0a <run+0x14e>
	else if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_RESET_ERRORS)error = 0;
 8001a56:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10d      	bne.n	8001a80 <run+0xc4>
 8001a64:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2b34      	cmp	r3, #52	; 0x34
 8001a70:	d106      	bne.n	8001a80 <run+0xc4>
 8001a72:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8001a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	e044      	b.n	8001b0a <run+0x14e>
	else if(Status == BLDC_STOPPED_WITH_BREAK && (
 8001a80:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d129      	bne.n	8001ae2 <run+0x126>
			IRQ_STATUS_BUFF.status >= INPUT_CTRL_VOLTAGE_Q_SETPOINT &&
 8001a8e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a96:	681b      	ldr	r3, [r3, #0]
	else if(Status == BLDC_STOPPED_WITH_BREAK && (
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d022      	beq.n	8001ae2 <run+0x126>
			IRQ_STATUS_BUFF.status <= INPUT_CTRL_ZERO_GRAVITY)){
 8001a9c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aa4:	681b      	ldr	r3, [r3, #0]
			IRQ_STATUS_BUFF.status >= INPUT_CTRL_VOLTAGE_Q_SETPOINT &&
 8001aa6:	2b07      	cmp	r3, #7
 8001aa8:	d81b      	bhi.n	8001ae2 <run+0x126>
		Status = BLDC_RUNNING;
 8001aaa:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	701a      	strb	r2, [r3, #0]
		SetMode(&Current_PID,  AUTOMATIC);
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001abc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ac0:	f002 fdf8 	bl	80046b4 <SetMode>
		SetMode(&Velocity_PID,  AUTOMATIC);
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	f640 1030 	movw	r0, #2352	; 0x930
 8001aca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ace:	f002 fdf1 	bl	80046b4 <SetMode>
		SetMode(&Angle_PID,  AUTOMATIC);
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	f640 1070 	movw	r0, #2416	; 0x970
 8001ad8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001adc:	f002 fdea 	bl	80046b4 <SetMode>
 8001ae0:	e013      	b.n	8001b0a <run+0x14e>
	}
	else if(Status == BLDC_RUNNING && IRQ_STATUS_BUFF.status == INPUT_CTRL_OFF){
 8001ae2:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d10c      	bne.n	8001b0a <run+0x14e>
 8001af0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d105      	bne.n	8001b0a <run+0x14e>
		Status = BLDC_STOPPED_WITH_BREAK;
 8001afe:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
//		SetMode(&Current_PID,  MANUAL);
//		SetMode(&Velocity_PID,  MANUAL);
//		SetMode(&Angle_PID,  MANUAL);
	}
	//----------------------position-----------------
	if (last_pos_enc > 270000 && IRQ_Encoders_BUFF.Encoder1_pos < 90000)position_overflow++;
 8001b0a:	f640 13f8 	movw	r3, #2552	; 0x9f8
 8001b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	f641 63b0 	movw	r3, #7856	; 0x1eb0
 8001b18:	f2c0 0304 	movt	r3, #4
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d916      	bls.n	8001b4e <run+0x192>
 8001b20:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	f645 738f 	movw	r3, #24463	; 0x5f8f
 8001b2e:	f2c0 0301 	movt	r3, #1
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d80b      	bhi.n	8001b4e <run+0x192>
 8001b36:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	1c5a      	adds	r2, r3, #1
 8001b42:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	e020      	b.n	8001b90 <run+0x1d4>
	else if (last_pos_enc < 90000 && IRQ_Encoders_BUFF.Encoder1_pos > 270000)position_overflow--;
 8001b4e:	f640 13f8 	movw	r3, #2552	; 0x9f8
 8001b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	f645 738f 	movw	r3, #24463	; 0x5f8f
 8001b5c:	f2c0 0301 	movt	r3, #1
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d815      	bhi.n	8001b90 <run+0x1d4>
 8001b64:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	f641 63b0 	movw	r3, #7856	; 0x1eb0
 8001b72:	f2c0 0304 	movt	r3, #4
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d90a      	bls.n	8001b90 <run+0x1d4>
 8001b7a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	1e5a      	subs	r2, r3, #1
 8001b86:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8e:	601a      	str	r2, [r3, #0]
	last_pos_enc = IRQ_Encoders_BUFF.Encoder1_pos;
 8001b90:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	f640 13f8 	movw	r3, #2552	; 0x9f8
 8001b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba2:	601a      	str	r2, [r3, #0]

	//------------------calculate PID----------------------- 6.52us
	float d;
	float q;
	int16_t index_error = (int16_t)(IRQ_Encoders_BUFF.Encoder1_pos/1000)%360;// - electrical_offset);
 8001ba4:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8001bb2:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8001bb6:	fba3 2302 	umull	r2, r3, r3, r2
 8001bba:	099b      	lsrs	r3, r3, #6
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8001bc2:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8001bc6:	fb82 1203 	smull	r1, r2, r2, r3
 8001bca:	441a      	add	r2, r3
 8001bcc:	1211      	asrs	r1, r2, #8
 8001bce:	17da      	asrs	r2, r3, #31
 8001bd0:	1a8a      	subs	r2, r1, r2
 8001bd2:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001bd6:	fb01 f202 	mul.w	r2, r1, r2
 8001bda:	1a9b      	subs	r3, r3, r2
 8001bdc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t index_error2 = ((((index_error-mech_offset+360)%360)*(SIZE*NPP))/360)%(SIZE*NPP);
 8001bde:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001be2:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8001be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001bf2:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8001bf6:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8001bfa:	fb82 1203 	smull	r1, r2, r2, r3
 8001bfe:	441a      	add	r2, r3
 8001c00:	1211      	asrs	r1, r2, #8
 8001c02:	17da      	asrs	r2, r3, #31
 8001c04:	1a8a      	subs	r2, r1, r2
 8001c06:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001c0a:	fb01 f202 	mul.w	r2, r1, r2
 8001c0e:	1a9a      	subs	r2, r3, r2
 8001c10:	4613      	mov	r3, r2
 8001c12:	011b      	lsls	r3, r3, #4
 8001c14:	4413      	add	r3, r2
 8001c16:	011b      	lsls	r3, r3, #4
 8001c18:	461a      	mov	r2, r3
 8001c1a:	f246 03b7 	movw	r3, #24759	; 0x60b7
 8001c1e:	f2cb 630b 	movt	r3, #46603	; 0xb60b
 8001c22:	fb83 1302 	smull	r1, r3, r3, r2
 8001c26:	4413      	add	r3, r2
 8001c28:	1219      	asrs	r1, r3, #8
 8001c2a:	17d3      	asrs	r3, r2, #31
 8001c2c:	1aca      	subs	r2, r1, r3
 8001c2e:	f647 0379 	movw	r3, #30841	; 0x7879
 8001c32:	f6c7 0378 	movt	r3, #30840	; 0x7878
 8001c36:	fb83 1302 	smull	r1, r3, r3, r2
 8001c3a:	11d9      	asrs	r1, r3, #7
 8001c3c:	17d3      	asrs	r3, r2, #31
 8001c3e:	1ac9      	subs	r1, r1, r3
 8001c40:	460b      	mov	r3, r1
 8001c42:	011b      	lsls	r3, r3, #4
 8001c44:	440b      	add	r3, r1
 8001c46:	011b      	lsls	r3, r3, #4
 8001c48:	1ad1      	subs	r1, r2, r3
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	85bb      	strh	r3, [r7, #44]	; 0x2c
	int32_t error_pos = (int32_t)(((error_filt[index_error2] - error_filt[0])/**NPP*/)); //((int32_t)(error_filt[index_error2] - (int32_t)error_filt[0])*17);
 8001c4e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001c50:	f640 2308 	movw	r3, #2568	; 0xa08
 8001c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c58:	0092      	lsls	r2, r2, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	ed93 7a00 	vldr	s14, [r3]
 8001c60:	f640 2308 	movw	r3, #2568	; 0xa08
 8001c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c68:	edd3 7a00 	vldr	s15, [r3]
 8001c6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c74:	ee17 3a90 	vmov	r3, s15
 8001c78:	62bb      	str	r3, [r7, #40]	; 0x28

	//mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, 0) + (int32_t)electrical_offset
	int16_t angle = (mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, 0)  + error_pos  + (int32_t)electrical_offset + 2*360)%360;
 8001c7a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f000 ff4c 	bl	8002b24 <mech_to_el_deg>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	461a      	mov	r2, r3
 8001c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c92:	441a      	add	r2, r3
 8001c94:	f640 634c 	movw	r3, #3660	; 0xe4c
 8001c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9c:	edd3 7a00 	vldr	s15, [r3]
 8001ca0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ca4:	ee17 3a90 	vmov	r3, s15
 8001ca8:	4413      	add	r3, r2
 8001caa:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8001cae:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8001cb2:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8001cb6:	fb82 1203 	smull	r1, r2, r2, r3
 8001cba:	441a      	add	r2, r3
 8001cbc:	1211      	asrs	r1, r2, #8
 8001cbe:	17da      	asrs	r2, r3, #31
 8001cc0:	1a8a      	subs	r2, r1, r2
 8001cc2:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001cc6:	fb01 f202 	mul.w	r2, r1, r2
 8001cca:	1a9a      	subs	r2, r3, r2
 8001ccc:	4613      	mov	r3, r2
 8001cce:	84fb      	strh	r3, [r7, #38]	; 0x26
	dq0((float)angle*3.14159264f/180.0f, ((float)IRQ_Current_BUFF.Current_M3/1000.0f), ((float)IRQ_Current_BUFF.Current_M2/1000.0f), ((float)IRQ_Current_BUFF.Current_M1/1000.0f), &d, &q);
 8001cd0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001cd4:	ee07 3a90 	vmov	s15, r3
 8001cd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cdc:	f640 73db 	movw	r3, #4059	; 0xfdb
 8001ce0:	f2c4 0349 	movt	r3, #16457	; 0x4049
 8001ce4:	ee07 3a10 	vmov	s14, r3
 8001ce8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cec:	2300      	movs	r3, #0
 8001cee:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8001cf2:	ee06 3a90 	vmov	s13, r3
 8001cf6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001cfa:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	ee07 3a90 	vmov	s15, r3
 8001d08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001d12:	ee06 3a10 	vmov	s12, r3
 8001d16:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001d1a:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	ee07 3a90 	vmov	s15, r3
 8001d28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001d32:	ee05 3a90 	vmov	s11, r3
 8001d36:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8001d3a:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	ee07 3a90 	vmov	s15, r3
 8001d48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001d52:	ee05 3a10 	vmov	s10, r3
 8001d56:	eec7 5a85 	vdiv.f32	s11, s15, s10
 8001d5a:	f107 0208 	add.w	r2, r7, #8
 8001d5e:	f107 030c 	add.w	r3, r7, #12
 8001d62:	4611      	mov	r1, r2
 8001d64:	4618      	mov	r0, r3
 8001d66:	eef0 1a65 	vmov.f32	s3, s11
 8001d6a:	eeb0 1a46 	vmov.f32	s2, s12
 8001d6e:	eef0 0a66 	vmov.f32	s1, s13
 8001d72:	eeb0 0a47 	vmov.f32	s0, s14
 8001d76:	f003 f940 	bl	8004ffa <dq0>

	float q_lpf = Update_FIR_filter(q);
 8001d7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d82:	f7ff f927 	bl	8000fd4 <Update_FIR_filter>
 8001d86:	ed87 0a08 	vstr	s0, [r7, #32]
	float d_lpf = Update_FIR_filter2(d);
 8001d8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d92:	f7ff f97b 	bl	800108c <Update_FIR_filter2>
 8001d96:	ed87 0a07 	vstr	s0, [r7, #28]

	//------------------calculate PID----------------------- 6.52us
	Angle_PID.Input = ((float)IRQ_Encoders_BUFF.Encoder1_pos)/1000.0f + position_overflow*360.0f + storage->Encoder1_offset;
 8001d9a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	ee07 3a90 	vmov	s15, r3
 8001da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dac:	2300      	movs	r3, #0
 8001dae:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001db2:	ee06 3a90 	vmov	s13, r3
 8001db6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001dba:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	ee07 3a90 	vmov	s15, r3
 8001dc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dcc:	2300      	movs	r3, #0
 8001dce:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8001dd2:	ee06 3a90 	vmov	s13, r3
 8001dd6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001dda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dde:	f640 2300 	movw	r3, #2560	; 0xa00
 8001de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df0:	f640 1370 	movw	r3, #2416	; 0x970
 8001df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df8:	edc3 7a00 	vstr	s15, [r3]
	Velocity_PID.Input = ((float)(IRQ_Encoders_BUFF.Velocity))/1000.0f;
 8001dfc:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	ee07 3a90 	vmov	s15, r3
 8001e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001e14:	ee06 3a90 	vmov	s13, r3
 8001e18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e1c:	f640 1330 	movw	r3, #2352	; 0x930
 8001e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e24:	edc3 7a00 	vstr	s15, [r3]
	Current_PID.Input = q_lpf;
 8001e28:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e30:	6a3a      	ldr	r2, [r7, #32]
 8001e32:	601a      	str	r2, [r3, #0]
	Current_PID_offset.Input = d_lpf;
 8001e34:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e3c:	69fa      	ldr	r2, [r7, #28]
 8001e3e:	601a      	str	r2, [r3, #0]


	if(IRQ_STATUS_BUFF.status == INPUT_CTRL_ANGLE_SETPOINT){
 8001e40:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2b06      	cmp	r3, #6
 8001e4c:	d13c      	bne.n	8001ec8 <run+0x50c>
		Angle_PID.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001e4e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	f640 1370 	movw	r3, #2416	; 0x970
 8001e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e60:	609a      	str	r2, [r3, #8]
		Compute(&Angle_PID);
 8001e62:	f640 1070 	movw	r0, #2416	; 0x970
 8001e66:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e6a:	f002 fa25 	bl	80042b8 <Compute>
		Velocity_PID.Setpoint = Angle_PID.Output;
 8001e6e:	f640 1370 	movw	r3, #2416	; 0x970
 8001e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e76:	685a      	ldr	r2, [r3, #4]
 8001e78:	f640 1330 	movw	r3, #2352	; 0x930
 8001e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e80:	609a      	str	r2, [r3, #8]
		Compute(&Velocity_PID);
 8001e82:	f640 1030 	movw	r0, #2352	; 0x930
 8001e86:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e8a:	f002 fa15 	bl	80042b8 <Compute>
		Current_PID.Setpoint = Velocity_PID.Output;
 8001e8e:	f640 1330 	movw	r3, #2352	; 0x930
 8001e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e96:	685a      	ldr	r2, [r3, #4]
 8001e98:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ea0:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID);
 8001ea2:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001ea6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001eaa:	f002 fa05 	bl	80042b8 <Compute>
		Current_PID_offset.Setpoint = 0;
 8001eae:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID_offset);
 8001eba:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001ebe:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ec2:	f002 f9f9 	bl	80042b8 <Compute>
 8001ec6:	e0d3      	b.n	8002070 <run+0x6b4>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_VELOCITY_SETPOINT){
 8001ec8:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2b05      	cmp	r3, #5
 8001ed4:	d12c      	bne.n	8001f30 <run+0x574>
		Velocity_PID.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001ed6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	f640 1330 	movw	r3, #2352	; 0x930
 8001ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ee8:	609a      	str	r2, [r3, #8]
		Compute(&Velocity_PID);
 8001eea:	f640 1030 	movw	r0, #2352	; 0x930
 8001eee:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ef2:	f002 f9e1 	bl	80042b8 <Compute>
		Current_PID.Setpoint = Velocity_PID.Output;
 8001ef6:	f640 1330 	movw	r3, #2352	; 0x930
 8001efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f08:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID);
 8001f0a:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001f0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f12:	f002 f9d1 	bl	80042b8 <Compute>
		Current_PID_offset.Setpoint = 0;
 8001f16:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID_offset);
 8001f22:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f2a:	f002 f9c5 	bl	80042b8 <Compute>
 8001f2e:	e09f      	b.n	8002070 <run+0x6b4>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_CURRENT_Q_SETPOINT){
 8001f30:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2b03      	cmp	r3, #3
 8001f3c:	d116      	bne.n	8001f6c <run+0x5b0>
		Current_PID.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001f3e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f46:	685a      	ldr	r2, [r3, #4]
 8001f48:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f50:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID);
 8001f52:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001f56:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f5a:	f002 f9ad 	bl	80042b8 <Compute>
		Current_PID_offset.Output = 0;
 8001f5e:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f66:	2200      	movs	r2, #0
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	e081      	b.n	8002070 <run+0x6b4>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_CURRENT_D_SETPOINT){
 8001f6c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	d116      	bne.n	8001fa8 <run+0x5ec>
		Current_PID.Output = 0.0f;
 8001f7a:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f82:	2200      	movs	r2, #0
 8001f84:	605a      	str	r2, [r3, #4]
		Current_PID_offset.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001f86:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f8e:	685a      	ldr	r2, [r3, #4]
 8001f90:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f98:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID_offset);
 8001f9a:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001f9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fa2:	f002 f989 	bl	80042b8 <Compute>
 8001fa6:	e063      	b.n	8002070 <run+0x6b4>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_ZERO_GRAVITY){
 8001fa8:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b07      	cmp	r3, #7
 8001fb4:	d150      	bne.n	8002058 <run+0x69c>
		float weight = IRQ_STATUS_BUFF.setpoint; //amps at 90 degrees;
 8001fb6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	61bb      	str	r3, [r7, #24]
		Current_PID.Setpoint = weight*(sinf((((float)IRQ_Encoders_BUFF.Encoder1_pos)/1000+storage->Encoder1_offset)*3.14159264/180));
 8001fc2:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	ee07 3a90 	vmov	s15, r3
 8001fd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001fda:	ee06 3a90 	vmov	s13, r3
 8001fde:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fe2:	f640 2300 	movw	r3, #2560	; 0xa00
 8001fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001ff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff4:	ee17 0a90 	vmov	r0, s15
 8001ff8:	f7fe face 	bl	8000598 <__aeabi_f2d>
 8001ffc:	f643 4202 	movw	r2, #15362	; 0x3c02
 8002000:	f2c5 2271 	movt	r2, #21105	; 0x5271
 8002004:	f242 13fb 	movw	r3, #8699	; 0x21fb
 8002008:	f2c4 0309 	movt	r3, #16393	; 0x4009
 800200c:	f7fe fb1c 	bl	8000648 <__aeabi_dmul>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4610      	mov	r0, r2
 8002016:	4619      	mov	r1, r3
 8002018:	f04f 0200 	mov.w	r2, #0
 800201c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002020:	f2c4 0366 	movt	r3, #16486	; 0x4066
 8002024:	f7fe fc3a 	bl	800089c <__aeabi_ddiv>
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4610      	mov	r0, r2
 800202e:	4619      	mov	r1, r3
 8002030:	f7fe fe02 	bl	8000c38 <__aeabi_d2f>
 8002034:	4603      	mov	r3, r0
 8002036:	ee00 3a10 	vmov	s0, r3
 800203a:	f00c faa9 	bl	800e590 <sinf>
 800203e:	eeb0 7a40 	vmov.f32	s14, s0
 8002042:	edd7 7a06 	vldr	s15, [r7, #24]
 8002046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800204a:	f640 03f0 	movw	r3, #2288	; 0x8f0
 800204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002052:	edc3 7a02 	vstr	s15, [r3, #8]
 8002056:	e00b      	b.n	8002070 <run+0x6b4>
	}
	else {
		Current_PID_offset.Output = 0.0f;
 8002058:	f640 03b0 	movw	r3, #2224	; 0x8b0
 800205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
		Current_PID.Output = 0.0f;
 8002064:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8002068:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800206c:	2200      	movs	r2, #0
 800206e:	605a      	str	r2, [r3, #4]
	}

	//-----------------set PWM--------------------- 3.12us

	float V_d = 0.0f;
 8002070:	2300      	movs	r3, #0
 8002072:	63fb      	str	r3, [r7, #60]	; 0x3c
	float V_q = 0.0f;
 8002074:	2300      	movs	r3, #0
 8002076:	63bb      	str	r3, [r7, #56]	; 0x38
	if(IRQ_STATUS_BUFF.status == INPUT_CTRL_VOLTAGE_Q_SETPOINT){
 8002078:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800207c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d106      	bne.n	8002094 <run+0x6d8>
		V_q = IRQ_STATUS_BUFF.setpoint;
 8002086:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800208a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	63bb      	str	r3, [r7, #56]	; 0x38
 8002092:	e019      	b.n	80020c8 <run+0x70c>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_VOLTAGE_D_SETPOINT){
 8002094:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d106      	bne.n	80020b0 <run+0x6f4>
		V_d = IRQ_STATUS_BUFF.setpoint;
 80020a2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80020a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020ae:	e00b      	b.n	80020c8 <run+0x70c>
	}
	else{
		V_d = Current_PID_offset.Output;
 80020b0:	f640 03b0 	movw	r3, #2224	; 0x8b0
 80020b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	63fb      	str	r3, [r7, #60]	; 0x3c
		V_q = Current_PID.Output;
 80020bc:	f640 03f0 	movw	r3, #2288	; 0x8f0
 80020c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	float theta = atan2_approximation2(V_q, V_d)*180.0f/3.14159264f;
 80020c8:	edd7 0a0f 	vldr	s1, [r7, #60]	; 0x3c
 80020cc:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 80020d0:	f7ff f920 	bl	8001314 <atan2_approximation2>
 80020d4:	eef0 7a40 	vmov.f32	s15, s0
 80020d8:	2300      	movs	r3, #0
 80020da:	f2c4 3334 	movt	r3, #17204	; 0x4334
 80020de:	ee07 3a10 	vmov	s14, r3
 80020e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020e6:	f640 73db 	movw	r3, #4059	; 0xfdb
 80020ea:	f2c4 0349 	movt	r3, #16457	; 0x4049
 80020ee:	ee06 3a90 	vmov	s13, r3
 80020f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020f6:	edc7 7a05 	vstr	s15, [r7, #20]
	uint32_t mag = sqrtI((uint32_t)(V_q*V_q+V_d*V_d));
 80020fa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80020fe:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002102:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002106:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800210a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002112:	ee17 0a90 	vmov	r0, s15
 8002116:	f7ff f8c6 	bl	80012a6 <sqrtI>
 800211a:	6378      	str	r0, [r7, #52]	; 0x34
	mag *= 0.7;
 800211c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800211e:	f7fe fa19 	bl	8000554 <__aeabi_ui2d>
 8002122:	f04f 3266 	mov.w	r2, #1717986918	; 0x66666666
 8002126:	f246 6366 	movw	r3, #26214	; 0x6666
 800212a:	f6c3 73e6 	movt	r3, #16358	; 0x3fe6
 800212e:	f7fe fa8b 	bl	8000648 <__aeabi_dmul>
 8002132:	4602      	mov	r2, r0
 8002134:	460b      	mov	r3, r1
 8002136:	4610      	mov	r0, r2
 8002138:	4619      	mov	r1, r3
 800213a:	f7fe fd5d 	bl	8000bf8 <__aeabi_d2uiz>
 800213e:	4603      	mov	r3, r0
 8002140:	637b      	str	r3, [r7, #52]	; 0x34
	if (mag > 1499)mag = 1499;
 8002142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002144:	f240 52db 	movw	r2, #1499	; 0x5db
 8002148:	4293      	cmp	r3, r2
 800214a:	d902      	bls.n	8002152 <run+0x796>
 800214c:	f240 53db 	movw	r3, #1499	; 0x5db
 8002150:	637b      	str	r3, [r7, #52]	; 0x34

	//----------------error check---------------
	uint32_t warning = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	607b      	str	r3, [r7, #4]
	check_value(&LIMIT_Current, (float)q_lpf, &warning, &error, 0);
 8002156:	1d39      	adds	r1, r7, #4
 8002158:	2300      	movs	r3, #0
 800215a:	f240 72a8 	movw	r2, #1960	; 0x7a8
 800215e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002162:	ed97 0a08 	vldr	s0, [r7, #32]
 8002166:	f240 008c 	movw	r0, #140	; 0x8c
 800216a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800216e:	f7ff f850 	bl	8001212 <check_value>
	check_value(&LIMIT_Current, (float)d_lpf, &warning, &error, 0);
 8002172:	1d39      	adds	r1, r7, #4
 8002174:	2300      	movs	r3, #0
 8002176:	f240 72a8 	movw	r2, #1960	; 0x7a8
 800217a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800217e:	ed97 0a07 	vldr	s0, [r7, #28]
 8002182:	f240 008c 	movw	r0, #140	; 0x8c
 8002186:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800218a:	f7ff f842 	bl	8001212 <check_value>
	check_value(&LIMIT_Encoder_1, (float)IRQ_Encoders_BUFF.Encoder1_pos, &warning, &error, 1);
 800218e:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	ee07 3a90 	vmov	s15, r3
 800219c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021a0:	1d39      	adds	r1, r7, #4
 80021a2:	2301      	movs	r3, #1
 80021a4:	f240 72a8 	movw	r2, #1960	; 0x7a8
 80021a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80021ac:	eeb0 0a67 	vmov.f32	s0, s15
 80021b0:	f240 003c 	movw	r0, #60	; 0x3c
 80021b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80021b8:	f7ff f82b 	bl	8001212 <check_value>
	check_value(&LIMIT_Encoder_2, (float)IRQ_Encoders_BUFF.Encoder2_pos, &warning, &error, 2);
 80021bc:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80021c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	ee07 3a90 	vmov	s15, r3
 80021ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ce:	1d39      	adds	r1, r7, #4
 80021d0:	2302      	movs	r3, #2
 80021d2:	f240 72a8 	movw	r2, #1960	; 0x7a8
 80021d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80021da:	eeb0 0a67 	vmov.f32	s0, s15
 80021de:	f240 004c 	movw	r0, #76	; 0x4c
 80021e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80021e6:	f7ff f814 	bl	8001212 <check_value>
	check_value(&LIMIT_Velocity, (float)IRQ_Encoders_BUFF.Velocity, &warning, &error, 3);
 80021ea:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80021ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	ee07 3a90 	vmov	s15, r3
 80021f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021fc:	1d39      	adds	r1, r7, #4
 80021fe:	2303      	movs	r3, #3
 8002200:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002204:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002208:	eeb0 0a67 	vmov.f32	s0, s15
 800220c:	f240 009c 	movw	r0, #156	; 0x9c
 8002210:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002214:	f7fe fffd 	bl	8001212 <check_value>
	check_value(&LIMIT_V_AUX, (float)IRQ_Voltage_Temp_BUFF.V_aux, &warning, &error, 4);
 8002218:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800221c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002220:	889b      	ldrh	r3, [r3, #4]
 8002222:	ee07 3a90 	vmov	s15, r3
 8002226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800222a:	1d39      	adds	r1, r7, #4
 800222c:	2304      	movs	r3, #4
 800222e:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002232:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002236:	eeb0 0a67 	vmov.f32	s0, s15
 800223a:	f240 006c 	movw	r0, #108	; 0x6c
 800223e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002242:	f7fe ffe6 	bl	8001212 <check_value>
	check_value(&LIMIT_V_BAT, (float)IRQ_Voltage_Temp_BUFF.V_Bat, &warning, &error, 5);
 8002246:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800224a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	ee07 3a90 	vmov	s15, r3
 8002254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002258:	1d39      	adds	r1, r7, #4
 800225a:	2305      	movs	r3, #5
 800225c:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002260:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002264:	eeb0 0a67 	vmov.f32	s0, s15
 8002268:	f240 005c 	movw	r0, #92	; 0x5c
 800226c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002270:	f7fe ffcf 	bl	8001212 <check_value>
	check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC1, &warning, &error, 6);
 8002274:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002278:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800227c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002280:	ee07 3a90 	vmov	s15, r3
 8002284:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002288:	1d39      	adds	r1, r7, #4
 800228a:	2306      	movs	r3, #6
 800228c:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002290:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002294:	eeb0 0a67 	vmov.f32	s0, s15
 8002298:	f240 007c 	movw	r0, #124	; 0x7c
 800229c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80022a0:	f7fe ffb7 	bl	8001212 <check_value>
	check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC2, &warning, &error, 7);
 80022a4:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80022a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022b0:	ee07 3a90 	vmov	s15, r3
 80022b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022b8:	1d39      	adds	r1, r7, #4
 80022ba:	2307      	movs	r3, #7
 80022bc:	f240 72a8 	movw	r2, #1960	; 0x7a8
 80022c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80022c4:	eeb0 0a67 	vmov.f32	s0, s15
 80022c8:	f240 007c 	movw	r0, #124	; 0x7c
 80022cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80022d0:	f7fe ff9f 	bl	8001212 <check_value>

	//-----------------set PWM---------------------
	if(error){
 80022d4:	f240 73a8 	movw	r3, #1960	; 0x7a8
 80022d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d008      	beq.n	80022f4 <run+0x938>
		Status = BLDC_ERROR;
 80022e2:	f640 13f4 	movw	r3, #2548	; 0x9f4
 80022e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ea:	2203      	movs	r2, #3
 80022ec:	701a      	strb	r2, [r3, #0]
		shutoff();
 80022ee:	f000 fe95 	bl	800301c <shutoff>
 80022f2:	e028      	b.n	8002346 <run+0x98a>
	}
	else if (Status == BLDC_STOPPED_WITH_BREAK){
 80022f4:	f640 13f4 	movw	r3, #2548	; 0x9f4
 80022f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d102      	bne.n	8002308 <run+0x94c>
	    shutoff();
 8002302:	f000 fe8b 	bl	800301c <shutoff>
 8002306:	e01e      	b.n	8002346 <run+0x98a>
//		inverter(angle + (int32_t)theta + 360*2, mag, PHASE_ORDER);
		}
	else if (Status == BLDC_RUNNING){
 8002308:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800230c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b02      	cmp	r3, #2
 8002314:	d117      	bne.n	8002346 <run+0x98a>
		inverter(angle + (int32_t)theta + 360*2, mag, PHASE_ORDER);
 8002316:	edd7 7a05 	vldr	s15, [r7, #20]
 800231a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800231e:	ee17 3a90 	vmov	r3, s15
 8002322:	b29a      	uxth	r2, r3
 8002324:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002326:	4413      	add	r3, r2
 8002328:	b29b      	uxth	r3, r3
 800232a:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 800232e:	b29b      	uxth	r3, r3
 8002330:	b218      	sxth	r0, r3
 8002332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002334:	b299      	uxth	r1, r3
 8002336:	f640 6348 	movw	r3, #3656	; 0xe48
 800233a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	461a      	mov	r2, r3
 8002342:	f000 fcef 	bl	8002d24 <inverter>
	}
	//--------------send can message------------------ 1us
	//time keepers
	timing_CAN_feedback++;
 8002346:	f240 73a0 	movw	r3, #1952	; 0x7a0
 800234a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	1c5a      	adds	r2, r3, #1
 8002352:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8002356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800235a:	601a      	str	r2, [r3, #0]
	running_LED_timing++;
 800235c:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8002360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	1c5a      	adds	r2, r3, #1
 8002368:	f240 73a4 	movw	r3, #1956	; 0x7a4
 800236c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002370:	601a      	str	r2, [r3, #0]

	float CAN_value_fb = IRQ_STATUS_BUFF.setpoint;
 8002372:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	633b      	str	r3, [r7, #48]	; 0x30

	if(Status != BLDC_RUNNING){
 800237e:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8002382:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b02      	cmp	r3, #2
 800238a:	f000 82c6 	beq.w	800291a <run+0xf5e>
		if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_MAX_LIMIT)CAN_value_fb = 0;
 800238e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002392:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b29      	cmp	r3, #41	; 0x29
 800239a:	d102      	bne.n	80023a2 <run+0x9e6>
 800239c:	2300      	movs	r3, #0
 800239e:	633b      	str	r3, [r7, #48]	; 0x30
 80023a0:	e2bb      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_MIN_LIMIT)CAN_value_fb = 0;
 80023a2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2b28      	cmp	r3, #40	; 0x28
 80023ae:	d102      	bne.n	80023b6 <run+0x9fa>
 80023b0:	2300      	movs	r3, #0
 80023b2:	633b      	str	r3, [r7, #48]	; 0x30
 80023b4:	e2b1      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_kd)CAN_value_fb = storage->Angle_kd;
 80023b6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2b1f      	cmp	r3, #31
 80023c2:	d107      	bne.n	80023d4 <run+0xa18>
 80023c4:	f640 2300 	movw	r3, #2560	; 0xa00
 80023c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d0:	633b      	str	r3, [r7, #48]	; 0x30
 80023d2:	e2a2      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_ki)CAN_value_fb = storage->Angle_ki;
 80023d4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b1e      	cmp	r3, #30
 80023e0:	d107      	bne.n	80023f2 <run+0xa36>
 80023e2:	f640 2300 	movw	r3, #2560	; 0xa00
 80023e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	633b      	str	r3, [r7, #48]	; 0x30
 80023f0:	e293      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_kp)CAN_value_fb = storage->Angle_kp;
 80023f2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b1d      	cmp	r3, #29
 80023fe:	d107      	bne.n	8002410 <run+0xa54>
 8002400:	f640 2300 	movw	r3, #2560	; 0xa00
 8002404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	633b      	str	r3, [r7, #48]	; 0x30
 800240e:	e284      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_D_kd)CAN_value_fb = storage->Current_kd;
 8002410:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2b19      	cmp	r3, #25
 800241c:	d107      	bne.n	800242e <run+0xa72>
 800241e:	f640 2300 	movw	r3, #2560	; 0xa00
 8002422:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	633b      	str	r3, [r7, #48]	; 0x30
 800242c:	e275      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_D_ki)CAN_value_fb = storage->Current_ki;
 800242e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002432:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b18      	cmp	r3, #24
 800243a:	d107      	bne.n	800244c <run+0xa90>
 800243c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002440:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002448:	633b      	str	r3, [r7, #48]	; 0x30
 800244a:	e266      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_D_kp)CAN_value_fb = storage->Current_kp;
 800244c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2b17      	cmp	r3, #23
 8002458:	d107      	bne.n	800246a <run+0xaae>
 800245a:	f640 2300 	movw	r3, #2560	; 0xa00
 800245e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002466:	633b      	str	r3, [r7, #48]	; 0x30
 8002468:	e257      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_LIMIT)CAN_value_fb = storage->Current_limit;
 800246a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800246e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2b26      	cmp	r3, #38	; 0x26
 8002476:	d107      	bne.n	8002488 <run+0xacc>
 8002478:	f640 2300 	movw	r3, #2560	; 0xa00
 800247c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002484:	633b      	str	r3, [r7, #48]	; 0x30
 8002486:	e248      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_Q_kd)CAN_value_fb = storage->Current_offset_kd;
 8002488:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800248c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2b16      	cmp	r3, #22
 8002494:	d107      	bne.n	80024a6 <run+0xaea>
 8002496:	f640 2300 	movw	r3, #2560	; 0xa00
 800249a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a2:	633b      	str	r3, [r7, #48]	; 0x30
 80024a4:	e239      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_Q_ki)CAN_value_fb = storage->Current_offset_ki;
 80024a6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80024aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b15      	cmp	r3, #21
 80024b2:	d107      	bne.n	80024c4 <run+0xb08>
 80024b4:	f640 2300 	movw	r3, #2560	; 0xa00
 80024b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024c0:	633b      	str	r3, [r7, #48]	; 0x30
 80024c2:	e22a      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_Q_kp)CAN_value_fb = storage->Current_offset_kp;
 80024c4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80024c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2b14      	cmp	r3, #20
 80024d0:	d107      	bne.n	80024e2 <run+0xb26>
 80024d2:	f640 2300 	movw	r3, #2560	; 0xa00
 80024d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	633b      	str	r3, [r7, #48]	; 0x30
 80024e0:	e21b      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ENCODER_1_OFFSET)CAN_value_fb = storage->Encoder1_offset;
 80024e2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80024e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b2e      	cmp	r3, #46	; 0x2e
 80024ee:	d107      	bne.n	8002500 <run+0xb44>
 80024f0:	f640 2300 	movw	r3, #2560	; 0xa00
 80024f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024fc:	633b      	str	r3, [r7, #48]	; 0x30
 80024fe:	e20c      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ENCODER_2_GEAR_RATIO)CAN_value_fb = 0;
 8002500:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002504:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2b31      	cmp	r3, #49	; 0x31
 800250c:	d102      	bne.n	8002514 <run+0xb58>
 800250e:	2300      	movs	r3, #0
 8002510:	633b      	str	r3, [r7, #48]	; 0x30
 8002512:	e202      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ENCODER_2_OFFSET)CAN_value_fb = storage->Encoder2_offset;
 8002514:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b2f      	cmp	r3, #47	; 0x2f
 8002520:	d107      	bne.n	8002532 <run+0xb76>
 8002522:	f640 2300 	movw	r3, #2560	; 0xa00
 8002526:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800252e:	633b      	str	r3, [r7, #48]	; 0x30
 8002530:	e1f3      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_MOTOR_KV)CAN_value_fb = 0;
 8002532:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b2b      	cmp	r3, #43	; 0x2b
 800253e:	d102      	bne.n	8002546 <run+0xb8a>
 8002540:	2300      	movs	r3, #0
 8002542:	633b      	str	r3, [r7, #48]	; 0x30
 8002544:	e1e9      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_LIMIT)CAN_value_fb = storage->Velocity_limit;
 8002546:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800254a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b27      	cmp	r3, #39	; 0x27
 8002552:	d107      	bne.n	8002564 <run+0xba8>
 8002554:	f640 2300 	movw	r3, #2560	; 0xa00
 8002558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002560:	633b      	str	r3, [r7, #48]	; 0x30
 8002562:	e1da      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_kd)CAN_value_fb = storage->Velocity_kd;
 8002564:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b1c      	cmp	r3, #28
 8002570:	d107      	bne.n	8002582 <run+0xbc6>
 8002572:	f640 2300 	movw	r3, #2560	; 0xa00
 8002576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800257e:	633b      	str	r3, [r7, #48]	; 0x30
 8002580:	e1cb      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_ki)CAN_value_fb = storage->Velocity_ki;
 8002582:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b1b      	cmp	r3, #27
 800258e:	d107      	bne.n	80025a0 <run+0xbe4>
 8002590:	f640 2300 	movw	r3, #2560	; 0xa00
 8002594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259c:	633b      	str	r3, [r7, #48]	; 0x30
 800259e:	e1bc      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_kp)CAN_value_fb = storage->Velocity_kp;
 80025a0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2b1a      	cmp	r3, #26
 80025ac:	d107      	bne.n	80025be <run+0xc02>
 80025ae:	f640 2300 	movw	r3, #2560	; 0xa00
 80025b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ba:	633b      	str	r3, [r7, #48]	; 0x30
 80025bc:	e1ad      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VOLTAGE_LIMIT)CAN_value_fb = 0;
 80025be:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b25      	cmp	r3, #37	; 0x25
 80025ca:	d102      	bne.n	80025d2 <run+0xc16>
 80025cc:	2300      	movs	r3, #0
 80025ce:	633b      	str	r3, [r7, #48]	; 0x30
 80025d0:	e1a3      	b.n	800291a <run+0xf5e>

		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_MAX_LIMIT)CAN_value_fb = 0;
 80025d2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b24      	cmp	r3, #36	; 0x24
 80025de:	d102      	bne.n	80025e6 <run+0xc2a>
 80025e0:	2300      	movs	r3, #0
 80025e2:	633b      	str	r3, [r7, #48]	; 0x30
 80025e4:	e199      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_MIN_LIMIT)CAN_value_fb = 0;
 80025e6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b23      	cmp	r3, #35	; 0x23
 80025f2:	d102      	bne.n	80025fa <run+0xc3e>
 80025f4:	2300      	movs	r3, #0
 80025f6:	633b      	str	r3, [r7, #48]	; 0x30
 80025f8:	e18f      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_kd)storage->Angle_kd = IRQ_STATUS_BUFF.setpoint;
 80025fa:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b13      	cmp	r3, #19
 8002606:	d10b      	bne.n	8002620 <run+0xc64>
 8002608:	f640 2300 	movw	r3, #2560	; 0xa00
 800260c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002616:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	6293      	str	r3, [r2, #40]	; 0x28
 800261e:	e17c      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_ki)storage->Angle_ki = IRQ_STATUS_BUFF.setpoint;
 8002620:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002624:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b12      	cmp	r3, #18
 800262c:	d10b      	bne.n	8002646 <run+0xc8a>
 800262e:	f640 2300 	movw	r3, #2560	; 0xa00
 8002632:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800263c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	6253      	str	r3, [r2, #36]	; 0x24
 8002644:	e169      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_kp)storage->Angle_kp = IRQ_STATUS_BUFF.setpoint;
 8002646:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800264a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b11      	cmp	r3, #17
 8002652:	d10b      	bne.n	800266c <run+0xcb0>
 8002654:	f640 2300 	movw	r3, #2560	; 0xa00
 8002658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002662:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	6213      	str	r3, [r2, #32]
 800266a:	e156      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_D_kd)storage->Current_kd = IRQ_STATUS_BUFF.setpoint;
 800266c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002670:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2b0d      	cmp	r3, #13
 8002678:	d10b      	bne.n	8002692 <run+0xcd6>
 800267a:	f640 2300 	movw	r3, #2560	; 0xa00
 800267e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002688:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	6413      	str	r3, [r2, #64]	; 0x40
 8002690:	e143      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_D_ki)storage->Current_ki = IRQ_STATUS_BUFF.setpoint;
 8002692:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002696:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b0c      	cmp	r3, #12
 800269e:	d10b      	bne.n	80026b8 <run+0xcfc>
 80026a0:	f640 2300 	movw	r3, #2560	; 0xa00
 80026a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	63d3      	str	r3, [r2, #60]	; 0x3c
 80026b6:	e130      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_D_kp)storage->Current_kp = IRQ_STATUS_BUFF.setpoint;
 80026b8:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b0b      	cmp	r3, #11
 80026c4:	d10b      	bne.n	80026de <run+0xd22>
 80026c6:	f640 2300 	movw	r3, #2560	; 0xa00
 80026ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	6393      	str	r3, [r2, #56]	; 0x38
 80026dc:	e11d      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_LIMIT){
 80026de:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b21      	cmp	r3, #33	; 0x21
 80026ea:	d125      	bne.n	8002738 <run+0xd7c>
			storage->Current_limit = IRQ_STATUS_BUFF.setpoint;
 80026ec:	f640 2300 	movw	r3, #2560	; 0xa00
 80026f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	6513      	str	r3, [r2, #80]	; 0x50
			SetOutputLimits(&Velocity_PID, (storage->Current_limit*-1.0f), (storage->Current_limit));
 8002702:	f640 2300 	movw	r3, #2560	; 0xa00
 8002706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002710:	eef1 7a67 	vneg.f32	s15, s15
 8002714:	f640 2300 	movw	r3, #2560	; 0xa00
 8002718:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8002722:	eef0 0a47 	vmov.f32	s1, s14
 8002726:	eeb0 0a67 	vmov.f32	s0, s15
 800272a:	f640 1030 	movw	r0, #2352	; 0x930
 800272e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002732:	f001 ff63 	bl	80045fc <SetOutputLimits>
 8002736:	e0f0      	b.n	800291a <run+0xf5e>
		}
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_Q_kd)storage->Current_offset_kd = IRQ_STATUS_BUFF.setpoint;
 8002738:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800273c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2b0a      	cmp	r3, #10
 8002744:	d10b      	bne.n	800275e <run+0xda2>
 8002746:	f640 2300 	movw	r3, #2560	; 0xa00
 800274a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002754:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800275c:	e0dd      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_Q_ki)storage->Current_offset_ki = IRQ_STATUS_BUFF.setpoint;
 800275e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b09      	cmp	r3, #9
 800276a:	d10b      	bne.n	8002784 <run+0xdc8>
 800276c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002770:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800277a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	6493      	str	r3, [r2, #72]	; 0x48
 8002782:	e0ca      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_Q_kp)storage->Current_offset_kp = IRQ_STATUS_BUFF.setpoint;
 8002784:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002788:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b08      	cmp	r3, #8
 8002790:	d10b      	bne.n	80027aa <run+0xdee>
 8002792:	f640 2300 	movw	r3, #2560	; 0xa00
 8002796:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	6453      	str	r3, [r2, #68]	; 0x44
 80027a8:	e0b7      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ENCODER_1_OFFSET)storage->Encoder1_offset = IRQ_STATUS_BUFF.setpoint;
 80027aa:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2b2c      	cmp	r3, #44	; 0x2c
 80027b6:	d10b      	bne.n	80027d0 <run+0xe14>
 80027b8:	f640 2300 	movw	r3, #2560	; 0xa00
 80027bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	6593      	str	r3, [r2, #88]	; 0x58
 80027ce:	e0a4      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ENCODER_2_GEAR_RATIO)CAN_value_fb = 0;
 80027d0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2b30      	cmp	r3, #48	; 0x30
 80027dc:	d102      	bne.n	80027e4 <run+0xe28>
 80027de:	2300      	movs	r3, #0
 80027e0:	633b      	str	r3, [r7, #48]	; 0x30
 80027e2:	e09a      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ENCODER_2_OFFSET)storage->Encoder2_offset = IRQ_STATUS_BUFF.setpoint;
 80027e4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b2d      	cmp	r3, #45	; 0x2d
 80027f0:	d10b      	bne.n	800280a <run+0xe4e>
 80027f2:	f640 2300 	movw	r3, #2560	; 0xa00
 80027f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002808:	e087      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_MOTOR_KV)CAN_value_fb = 0;
 800280a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800280e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b2a      	cmp	r3, #42	; 0x2a
 8002816:	d102      	bne.n	800281e <run+0xe62>
 8002818:	2300      	movs	r3, #0
 800281a:	633b      	str	r3, [r7, #48]	; 0x30
 800281c:	e07d      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_LIMIT){
 800281e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002822:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b22      	cmp	r3, #34	; 0x22
 800282a:	d125      	bne.n	8002878 <run+0xebc>
			storage->Velocity_limit = IRQ_STATUS_BUFF.setpoint;
 800282c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800283a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	6553      	str	r3, [r2, #84]	; 0x54
			SetOutputLimits(&Angle_PID, (storage->Velocity_limit*-1.0f), (storage->Velocity_limit));
 8002842:	f640 2300 	movw	r3, #2560	; 0xa00
 8002846:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002850:	eef1 7a67 	vneg.f32	s15, s15
 8002854:	f640 2300 	movw	r3, #2560	; 0xa00
 8002858:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8002862:	eef0 0a47 	vmov.f32	s1, s14
 8002866:	eeb0 0a67 	vmov.f32	s0, s15
 800286a:	f640 1070 	movw	r0, #2416	; 0x970
 800286e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002872:	f001 fec3 	bl	80045fc <SetOutputLimits>
 8002876:	e050      	b.n	800291a <run+0xf5e>
		}
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_kd)storage->Velocity_kd = IRQ_STATUS_BUFF.setpoint;
 8002878:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800287c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2b10      	cmp	r3, #16
 8002884:	d10b      	bne.n	800289e <run+0xee2>
 8002886:	f640 2300 	movw	r3, #2560	; 0xa00
 800288a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	6353      	str	r3, [r2, #52]	; 0x34
 800289c:	e03d      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_ki)storage->Velocity_ki = IRQ_STATUS_BUFF.setpoint;
 800289e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b0f      	cmp	r3, #15
 80028aa:	d10b      	bne.n	80028c4 <run+0xf08>
 80028ac:	f640 2300 	movw	r3, #2560	; 0xa00
 80028b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	6313      	str	r3, [r2, #48]	; 0x30
 80028c2:	e02a      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_kp)storage->Velocity_kp = IRQ_STATUS_BUFF.setpoint;
 80028c4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2b0e      	cmp	r3, #14
 80028d0:	d10b      	bne.n	80028ea <run+0xf2e>
 80028d2:	f640 2300 	movw	r3, #2560	; 0xa00
 80028d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80028e8:	e017      	b.n	800291a <run+0xf5e>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VOLTAGE_LIMIT)CAN_value_fb = 0;
 80028ea:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2b20      	cmp	r3, #32
 80028f6:	d102      	bne.n	80028fe <run+0xf42>
 80028f8:	2300      	movs	r3, #0
 80028fa:	633b      	str	r3, [r7, #48]	; 0x30
 80028fc:	e00d      	b.n	800291a <run+0xf5e>

		else if(IRQ_STATUS_BUFF.status == INPUT_SAVE_TO_FLASH)Flash_save();
 80028fe:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002902:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b32      	cmp	r3, #50	; 0x32
 800290a:	d102      	bne.n	8002912 <run+0xf56>
 800290c:	f001 fcbc 	bl	8004288 <Flash_save>
 8002910:	e003      	b.n	800291a <run+0xf5e>

		else CAN_value_fb = NAN;
 8002912:	2300      	movs	r3, #0
 8002914:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 8002918:	633b      	str	r3, [r7, #48]	; 0x30
	}


	if(timing_CAN_feedback >= LOOP_FREQ_KHZ*5){ //every 5ms
 800291a:	f240 73a0 	movw	r3, #1952	; 0x7a0
 800291e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b95      	cmp	r3, #149	; 0x95
 8002926:	f240 80e1 	bls.w	8002aec <run+0x1130>
		timing_CAN_feedback = 0;
 800292a:	f240 73a0 	movw	r3, #1952	; 0x7a0
 800292e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
		Feedback.Status_warning = warning;
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	f640 0370 	movw	r3, #2160	; 0x870
 800293c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002940:	605a      	str	r2, [r3, #4]
		Feedback.Status_faults = error;
 8002942:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8002946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	f640 0370 	movw	r3, #2160	; 0x870
 8002950:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002954:	609a      	str	r2, [r3, #8]
		Feedback.Status_setpoint = CAN_value_fb;
 8002956:	f640 0370 	movw	r3, #2160	; 0x870
 800295a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800295e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002960:	60da      	str	r2, [r3, #12]
		Feedback.Status_mode = Status;
 8002962:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8002966:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	461a      	mov	r2, r3
 800296e:	f640 0370 	movw	r3, #2160	; 0x870
 8002972:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002976:	601a      	str	r2, [r3, #0]

		Feedback.Current_Q = q_lpf;
 8002978:	f640 0370 	movw	r3, #2160	; 0x870
 800297c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002980:	6a3a      	ldr	r2, [r7, #32]
 8002982:	621a      	str	r2, [r3, #32]
		Feedback.Current_D = d_lpf;
 8002984:	f640 0370 	movw	r3, #2160	; 0x870
 8002988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800298c:	69fa      	ldr	r2, [r7, #28]
 800298e:	625a      	str	r2, [r3, #36]	; 0x24

		Feedback.Voltage_AUX = ((float)IRQ_Voltage_Temp_BUFF.V_aux)/1000;
 8002990:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002998:	889b      	ldrh	r3, [r3, #4]
 800299a:	ee07 3a90 	vmov	s15, r3
 800299e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029a2:	2300      	movs	r3, #0
 80029a4:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80029a8:	ee06 3a90 	vmov	s13, r3
 80029ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029b0:	f640 0370 	movw	r3, #2160	; 0x870
 80029b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029b8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		Feedback.Voltage_BAT = ((float)IRQ_Voltage_Temp_BUFF.V_Bat)/1000;
 80029bc:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80029c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	ee07 3a90 	vmov	s15, r3
 80029ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029ce:	2300      	movs	r3, #0
 80029d0:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80029d4:	ee06 3a90 	vmov	s13, r3
 80029d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029dc:	f640 0370 	movw	r3, #2160	; 0x870
 80029e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029e4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

		Feedback.Temp_ENCODER1 = IRQ_Encoders_BUFF.Encoder1_temp_x10/10;
 80029e8:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80029ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029f0:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 80029f4:	f246 6367 	movw	r3, #26215	; 0x6667
 80029f8:	f2c6 6366 	movt	r3, #26214	; 0x6666
 80029fc:	fb83 1302 	smull	r1, r3, r3, r2
 8002a00:	1099      	asrs	r1, r3, #2
 8002a02:	17d3      	asrs	r3, r2, #31
 8002a04:	1acb      	subs	r3, r1, r3
 8002a06:	b21a      	sxth	r2, r3
 8002a08:	f640 0370 	movw	r3, #2160	; 0x870
 8002a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a10:	851a      	strh	r2, [r3, #40]	; 0x28
		Feedback.Temp_ENCODER2 = IRQ_Encoders_BUFF.Encoder2_temp_x10/10;
 8002a12:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a1a:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 8002a1e:	f246 6367 	movw	r3, #26215	; 0x6667
 8002a22:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8002a26:	fb83 1302 	smull	r1, r3, r3, r2
 8002a2a:	1099      	asrs	r1, r3, #2
 8002a2c:	17d3      	asrs	r3, r2, #31
 8002a2e:	1acb      	subs	r3, r1, r3
 8002a30:	b21a      	sxth	r2, r3
 8002a32:	f640 0370 	movw	r3, #2160	; 0x870
 8002a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a3a:	855a      	strh	r2, [r3, #42]	; 0x2a

		Feedback.Position_Encoder1_pos = IRQ_Encoders_BUFF.Encoder1_pos/1000.0f;
 8002a3c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	ee07 3a90 	vmov	s15, r3
 8002a4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a4e:	2300      	movs	r3, #0
 8002a50:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002a54:	ee06 3a90 	vmov	s13, r3
 8002a58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a5c:	f640 0370 	movw	r3, #2160	; 0x870
 8002a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a64:	edc3 7a04 	vstr	s15, [r3, #16]
		Feedback.Position_Encoder2_pos = IRQ_Encoders_BUFF.Encoder2_pos/1000.0f;
 8002a68:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	ee07 3a90 	vmov	s15, r3
 8002a76:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002a80:	ee06 3a90 	vmov	s13, r3
 8002a84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a88:	f640 0370 	movw	r3, #2160	; 0x870
 8002a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a90:	edc3 7a05 	vstr	s15, [r3, #20]
		Feedback.Position_Calculated_pos = Angle_PID.Input;
 8002a94:	f640 1370 	movw	r3, #2416	; 0x970
 8002a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	f640 0370 	movw	r3, #2160	; 0x870
 8002aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aa6:	619a      	str	r2, [r3, #24]
		Feedback.Position_Velocity = IRQ_Encoders_BUFF.Velocity/1000.0f;
 8002aa8:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	ee07 3a90 	vmov	s15, r3
 8002ab6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aba:	2300      	movs	r3, #0
 8002abc:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002ac0:	ee06 3a90 	vmov	s13, r3
 8002ac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ac8:	f640 0370 	movw	r3, #2160	; 0x870
 8002acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ad0:	edc3 7a07 	vstr	s15, [r3, #28]
		FDCAN_sendData(&hfdcan1, (CAN_FEEDBACK_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (uint8_t*)&Feedback);
 8002ad4:	f640 0270 	movw	r2, #2160	; 0x870
 8002ad8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002adc:	f240 4136 	movw	r1, #1078	; 0x436
 8002ae0:	f641 0018 	movw	r0, #6168	; 0x1818
 8002ae4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002ae8:	f002 fb93 	bl	8005212 <FDCAN_sendData>
	 *  position encoder 1
	 *  position encoder 2
	 *  velocity
	 *
	 */
	float dac_set = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	613b      	str	r3, [r7, #16]
	dac_value(q/10 +1500);
 8002af0:	ed97 7a02 	vldr	s14, [r7, #8]
 8002af4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002af8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002afc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b00:	f2c4 43bb 	movt	r3, #17595	; 0x44bb
 8002b04:	ee07 3a10 	vmov	s14, r3
 8002b08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b10:	ee17 3a90 	vmov	r3, s15
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	4618      	mov	r0, r3
 8002b18:	f001 fe5b 	bl	80047d2 <dac_value>
	#endif
}
 8002b1c:	bf00      	nop
 8002b1e:	3740      	adds	r7, #64	; 0x40
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bdb0      	pop	{r4, r5, r7, pc}

08002b24 <mech_to_el_deg>:

int16_t mech_to_el_deg(int32_t angle_deg, int32_t offset_deg){
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
	float temp = (float)(angle_deg-offset_deg+360000*2);
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8002b38:	f503 6348 	add.w	r3, r3, #3200	; 0xc80
 8002b3c:	ee07 3a90 	vmov	s15, r3
 8002b40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b44:	edc7 7a03 	vstr	s15, [r7, #12]
	while (temp > 360000) temp = temp-360000;
 8002b48:	e00b      	b.n	8002b62 <mech_to_el_deg+0x3e>
 8002b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b4e:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 8002b52:	f6c4 03af 	movt	r3, #18607	; 0x48af
 8002b56:	ee07 3a10 	vmov	s14, r3
 8002b5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b5e:	edc7 7a03 	vstr	s15, [r7, #12]
 8002b62:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b66:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 8002b6a:	f6c4 03af 	movt	r3, #18607	; 0x48af
 8002b6e:	ee07 3a10 	vmov	s14, r3
 8002b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7a:	dce6      	bgt.n	8002b4a <mech_to_el_deg+0x26>
	while (temp > (360000/17)) temp = temp-deg_pr_pole;
 8002b7c:	e00b      	b.n	8002b96 <mech_to_el_deg+0x72>
 8002b7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b82:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002b86:	f2c4 63a5 	movt	r3, #18085	; 0x46a5
 8002b8a:	ee07 3a10 	vmov	s14, r3
 8002b8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b92:	edc7 7a03 	vstr	s15, [r7, #12]
 8002b96:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b9a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002b9e:	f2c4 63a5 	movt	r3, #18085	; 0x46a5
 8002ba2:	ee07 3a10 	vmov	s14, r3
 8002ba6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bae:	dce6      	bgt.n	8002b7e <mech_to_el_deg+0x5a>
	temp = temp*17/1000;
 8002bb0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bb4:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002bb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002bc2:	ee06 3a90 	vmov	s13, r3
 8002bc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bca:	edc7 7a03 	vstr	s15, [r7, #12]
	while (temp > 360) temp -= 360;
 8002bce:	e00a      	b.n	8002be6 <mech_to_el_deg+0xc2>
 8002bd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8002bda:	ee07 3a10 	vmov	s14, r3
 8002bde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002be2:	edc7 7a03 	vstr	s15, [r7, #12]
 8002be6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bea:	2300      	movs	r3, #0
 8002bec:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8002bf0:	ee07 3a10 	vmov	s14, r3
 8002bf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bfc:	dce8      	bgt.n	8002bd0 <mech_to_el_deg+0xac>
	if(temp < 0) return 0;
 8002bfe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c0a:	d501      	bpl.n	8002c10 <mech_to_el_deg+0xec>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	e015      	b.n	8002c3c <mech_to_el_deg+0x118>
	else if(temp > 360) return 360;
 8002c10:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c14:	2300      	movs	r3, #0
 8002c16:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8002c1a:	ee07 3a10 	vmov	s14, r3
 8002c1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c26:	dd02      	ble.n	8002c2e <mech_to_el_deg+0x10a>
 8002c28:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002c2c:	e006      	b.n	8002c3c <mech_to_el_deg+0x118>
	else return (int16_t)temp;
 8002c2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c36:	ee17 3a90 	vmov	r3, s15
 8002c3a:	b21b      	sxth	r3, r3
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <CTRL_init_PWM>:
#define duty_max 1499
#define pi 3.1415926535

uint32_t *V_bat = 0;

void CTRL_init_PWM(uint32_t *V_bat_ptr){
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	V_bat = V_bat_ptr;
 8002c50:	f640 2304 	movw	r3, #2564	; 0xa04
 8002c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	601a      	str	r2, [r3, #0]
	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002c62:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002c66:	f007 fa0b 	bl	800a080 <HAL_TIM_PWM_Start>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <CTRL_init_PWM+0x2c>
 8002c70:	f002 ffe0 	bl	8005c34 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 8002c74:	2100      	movs	r1, #0
 8002c76:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002c7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002c7e:	f007 fded 	bl	800a85c <HAL_TIMEx_PWMN_Start>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <CTRL_init_PWM+0x44>
 8002c88:	f002 ffd4 	bl	8005c34 <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 8002c8c:	2104      	movs	r1, #4
 8002c8e:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002c92:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002c96:	f007 f9f3 	bl	800a080 <HAL_TIM_PWM_Start>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <CTRL_init_PWM+0x5c>
 8002ca0:	f002 ffc8 	bl	8005c34 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 8002ca4:	2104      	movs	r1, #4
 8002ca6:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002caa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002cae:	f007 fdd5 	bl	800a85c <HAL_TIMEx_PWMN_Start>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <CTRL_init_PWM+0x74>
 8002cb8:	f002 ffbc 	bl	8005c34 <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 8002cbc:	2108      	movs	r1, #8
 8002cbe:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002cc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002cc6:	f007 f9db 	bl	800a080 <HAL_TIM_PWM_Start>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <CTRL_init_PWM+0x8c>
 8002cd0:	f002 ffb0 	bl	8005c34 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 8002cd4:	2108      	movs	r1, #8
 8002cd6:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002cda:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002cde:	f007 fdbd 	bl	800a85c <HAL_TIMEx_PWMN_Start>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <CTRL_init_PWM+0xa4>
 8002ce8:	f002 ffa4 	bl	8005c34 <Error_Handler>

	TIM1->CCR1 = 0;
 8002cec:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002cf0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 8002cf8:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002cfc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002d00:	2200      	movs	r2, #0
 8002d02:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8002d04:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002d08:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_TIM_Base_Start_IT(&htim3);
 8002d10:	f641 304c 	movw	r0, #6988	; 0x1b4c
 8002d14:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002d18:	f007 f8d8 	bl	8009ecc <HAL_TIM_Base_Start_IT>
}
 8002d1c:	bf00      	nop
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <inverter>:
//sin()  4(180  ) 40500  (180  );
//float _sin(float deg){
//	return (4*deg*(180-deg)/(40500 - deg*(180-deg)));
//}

void inverter(int16_t angle, uint16_t voltage, uint8_t direction){
 8002d24:	b480      	push	{r7}
 8002d26:	b08b      	sub	sp, #44	; 0x2c
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	80fb      	strh	r3, [r7, #6]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	80bb      	strh	r3, [r7, #4]
 8002d32:	4613      	mov	r3, r2
 8002d34:	70fb      	strb	r3, [r7, #3]
	angle = (angle+360*2)%360;
 8002d36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d3a:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8002d3e:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8002d42:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8002d46:	fb82 1203 	smull	r1, r2, r2, r3
 8002d4a:	441a      	add	r2, r3
 8002d4c:	1211      	asrs	r1, r2, #8
 8002d4e:	17da      	asrs	r2, r3, #31
 8002d50:	1a8a      	subs	r2, r1, r2
 8002d52:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8002d56:	fb01 f202 	mul.w	r2, r1, r2
 8002d5a:	1a9a      	subs	r2, r3, r2
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	80fb      	strh	r3, [r7, #6]

//	if(V_bat == NULL){
//		shutoff();
//		return;
//	}
	uint16_t duty = voltage; //(voltage * duty_max)/ (*V_bat);
 8002d60:	88bb      	ldrh	r3, [r7, #4]
 8002d62:	84fb      	strh	r3, [r7, #38]	; 0x26
	if(duty > duty_max)duty = duty_max;
 8002d64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d66:	f240 52db 	movw	r2, #1499	; 0x5db
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d902      	bls.n	8002d74 <inverter+0x50>
 8002d6e:	f240 53db 	movw	r3, #1499	; 0x5db
 8002d72:	84fb      	strh	r3, [r7, #38]	; 0x26

	uint32_t compare_M1 = 0;
 8002d74:	2300      	movs	r3, #0
 8002d76:	623b      	str	r3, [r7, #32]
	uint32_t compare_M2 = 0;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	61fb      	str	r3, [r7, #28]
	uint32_t compare_M3 = 0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61bb      	str	r3, [r7, #24]

	float deg = (float)(angle%60);
 8002d80:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002d84:	f648 0389 	movw	r3, #34953	; 0x8889
 8002d88:	f6c8 0388 	movt	r3, #34952	; 0x8888
 8002d8c:	fb83 1302 	smull	r1, r3, r3, r2
 8002d90:	4413      	add	r3, r2
 8002d92:	1159      	asrs	r1, r3, #5
 8002d94:	17d3      	asrs	r3, r2, #31
 8002d96:	1ac9      	subs	r1, r1, r3
 8002d98:	460b      	mov	r3, r1
 8002d9a:	011b      	lsls	r3, r3, #4
 8002d9c:	1a5b      	subs	r3, r3, r1
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	b21b      	sxth	r3, r3
 8002da4:	ee07 3a90 	vmov	s15, r3
 8002da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dac:	edc7 7a05 	vstr	s15, [r7, #20]
	//uint32_t T1 = (uint32_t )(duty_max*duty*((240-4*deg)*(120-deg)/(40500 - (60-deg)*(120-deg))) ); //*pi/180
	uint16_t T1 = (uint16_t)(duty*(float)( 4*(60-deg)*(180-(60-deg))/(40500 - (60-deg)*(180-(60-deg))))); //*pi/180
 8002db0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002db2:	ee07 3a90 	vmov	s15, r3
 8002db6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dba:	2300      	movs	r3, #0
 8002dbc:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002dc0:	ee06 3a90 	vmov	s13, r3
 8002dc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002dc8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dcc:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002dd0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002dda:	ee06 3a10 	vmov	s12, r3
 8002dde:	edd7 7a05 	vldr	s15, [r7, #20]
 8002de2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002de6:	2300      	movs	r3, #0
 8002de8:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002dec:	ee06 3a10 	vmov	s12, r3
 8002df0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002df4:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8002df8:	2300      	movs	r3, #0
 8002dfa:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002dfe:	ee06 3a90 	vmov	s13, r3
 8002e02:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e06:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002e10:	ee05 3a90 	vmov	s11, r3
 8002e14:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e18:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002e22:	ee05 3a90 	vmov	s11, r3
 8002e26:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8002e2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e2e:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8002e32:	f2c4 731e 	movt	r3, #18206	; 0x471e
 8002e36:	ee06 3a90 	vmov	s13, r3
 8002e3a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e3e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e4a:	ee17 3a90 	vmov	r3, s15
 8002e4e:	827b      	strh	r3, [r7, #18]
	uint16_t T2 = (uint16_t)(duty*(float)(4*deg*(180-deg)/(40500 - deg*(180-deg))));
 8002e50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e52:	ee07 3a90 	vmov	s15, r3
 8002e56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e5e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002e62:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002e66:	2300      	movs	r3, #0
 8002e68:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002e6c:	ee06 3a10 	vmov	s12, r3
 8002e70:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e74:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e78:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002e82:	ee06 3a90 	vmov	s13, r3
 8002e86:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e8a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e96:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8002e9a:	f2c4 731e 	movt	r3, #18206	; 0x471e
 8002e9e:	ee06 3a90 	vmov	s13, r3
 8002ea2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ea6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002eb2:	ee17 3a90 	vmov	r3, s15
 8002eb6:	823b      	strh	r3, [r7, #16]
	uint16_t T0 = (duty_max-T1-T2)/2;
 8002eb8:	8a7b      	ldrh	r3, [r7, #18]
 8002eba:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8002ebe:	3303      	adds	r3, #3
 8002ec0:	8a3a      	ldrh	r2, [r7, #16]
 8002ec2:	1a9b      	subs	r3, r3, r2
 8002ec4:	0fda      	lsrs	r2, r3, #31
 8002ec6:	4413      	add	r3, r2
 8002ec8:	105b      	asrs	r3, r3, #1
 8002eca:	81fb      	strh	r3, [r7, #14]

	if(angle >= 0 && angle < 60){
 8002ecc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	db10      	blt.n	8002ef6 <inverter+0x1d2>
 8002ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ed8:	2b3b      	cmp	r3, #59	; 0x3b
 8002eda:	dc0c      	bgt.n	8002ef6 <inverter+0x1d2>
		compare_M1 = T0;
 8002edc:	89fb      	ldrh	r3, [r7, #14]
 8002ede:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T2;
 8002ee0:	89fa      	ldrh	r2, [r7, #14]
 8002ee2:	8a3b      	ldrh	r3, [r7, #16]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T1+T2;
 8002ee8:	89fa      	ldrh	r2, [r7, #14]
 8002eea:	8a7b      	ldrh	r3, [r7, #18]
 8002eec:	441a      	add	r2, r3
 8002eee:	8a3b      	ldrh	r3, [r7, #16]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
 8002ef4:	e06a      	b.n	8002fcc <inverter+0x2a8>
		}
	else if(angle >= 60 && angle < 120){
 8002ef6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002efa:	2b3b      	cmp	r3, #59	; 0x3b
 8002efc:	dd10      	ble.n	8002f20 <inverter+0x1fc>
 8002efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f02:	2b77      	cmp	r3, #119	; 0x77
 8002f04:	dc0c      	bgt.n	8002f20 <inverter+0x1fc>
		compare_M1 = T0;
 8002f06:	89fb      	ldrh	r3, [r7, #14]
 8002f08:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T1+T2;
 8002f0a:	89fa      	ldrh	r2, [r7, #14]
 8002f0c:	8a7b      	ldrh	r3, [r7, #18]
 8002f0e:	441a      	add	r2, r3
 8002f10:	8a3b      	ldrh	r3, [r7, #16]
 8002f12:	4413      	add	r3, r2
 8002f14:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T1;
 8002f16:	89fa      	ldrh	r2, [r7, #14]
 8002f18:	8a7b      	ldrh	r3, [r7, #18]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
 8002f1e:	e055      	b.n	8002fcc <inverter+0x2a8>
		}
	else if(angle >= 120 && angle < 180){
 8002f20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f24:	2b77      	cmp	r3, #119	; 0x77
 8002f26:	dd10      	ble.n	8002f4a <inverter+0x226>
 8002f28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f2c:	2bb3      	cmp	r3, #179	; 0xb3
 8002f2e:	dc0c      	bgt.n	8002f4a <inverter+0x226>
		compare_M1 = T0+T2;
 8002f30:	89fa      	ldrh	r2, [r7, #14]
 8002f32:	8a3b      	ldrh	r3, [r7, #16]
 8002f34:	4413      	add	r3, r2
 8002f36:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T1+T2;
 8002f38:	89fa      	ldrh	r2, [r7, #14]
 8002f3a:	8a7b      	ldrh	r3, [r7, #18]
 8002f3c:	441a      	add	r2, r3
 8002f3e:	8a3b      	ldrh	r3, [r7, #16]
 8002f40:	4413      	add	r3, r2
 8002f42:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0;
 8002f44:	89fb      	ldrh	r3, [r7, #14]
 8002f46:	61bb      	str	r3, [r7, #24]
 8002f48:	e040      	b.n	8002fcc <inverter+0x2a8>
		}
	else if(angle >= 180 && angle < 240){
 8002f4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f4e:	2bb3      	cmp	r3, #179	; 0xb3
 8002f50:	dd10      	ble.n	8002f74 <inverter+0x250>
 8002f52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f56:	2bef      	cmp	r3, #239	; 0xef
 8002f58:	dc0c      	bgt.n	8002f74 <inverter+0x250>
		compare_M1 = T0+T1+T2;
 8002f5a:	89fa      	ldrh	r2, [r7, #14]
 8002f5c:	8a7b      	ldrh	r3, [r7, #18]
 8002f5e:	441a      	add	r2, r3
 8002f60:	8a3b      	ldrh	r3, [r7, #16]
 8002f62:	4413      	add	r3, r2
 8002f64:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T1;
 8002f66:	89fa      	ldrh	r2, [r7, #14]
 8002f68:	8a7b      	ldrh	r3, [r7, #18]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0;
 8002f6e:	89fb      	ldrh	r3, [r7, #14]
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	e02b      	b.n	8002fcc <inverter+0x2a8>
		}
	else if(angle >= 240 && angle < 300){
 8002f74:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f78:	2bef      	cmp	r3, #239	; 0xef
 8002f7a:	dd11      	ble.n	8002fa0 <inverter+0x27c>
 8002f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f80:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002f84:	da0c      	bge.n	8002fa0 <inverter+0x27c>
		compare_M1 = T0+T1+T2;
 8002f86:	89fa      	ldrh	r2, [r7, #14]
 8002f88:	8a7b      	ldrh	r3, [r7, #18]
 8002f8a:	441a      	add	r2, r3
 8002f8c:	8a3b      	ldrh	r3, [r7, #16]
 8002f8e:	4413      	add	r3, r2
 8002f90:	623b      	str	r3, [r7, #32]
		compare_M2 = T0;
 8002f92:	89fb      	ldrh	r3, [r7, #14]
 8002f94:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T2;
 8002f96:	89fa      	ldrh	r2, [r7, #14]
 8002f98:	8a3b      	ldrh	r3, [r7, #16]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	e015      	b.n	8002fcc <inverter+0x2a8>
		}
	else if(angle >= 300 && angle <= 360){
 8002fa0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fa4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002fa8:	db10      	blt.n	8002fcc <inverter+0x2a8>
 8002faa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fae:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002fb2:	dc0b      	bgt.n	8002fcc <inverter+0x2a8>
		compare_M1 = T0+T1;
 8002fb4:	89fa      	ldrh	r2, [r7, #14]
 8002fb6:	8a7b      	ldrh	r3, [r7, #18]
 8002fb8:	4413      	add	r3, r2
 8002fba:	623b      	str	r3, [r7, #32]
		compare_M2 = T0;
 8002fbc:	89fb      	ldrh	r3, [r7, #14]
 8002fbe:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T1+T2;
 8002fc0:	89fa      	ldrh	r2, [r7, #14]
 8002fc2:	8a7b      	ldrh	r3, [r7, #18]
 8002fc4:	441a      	add	r2, r3
 8002fc6:	8a3b      	ldrh	r3, [r7, #16]
 8002fc8:	4413      	add	r3, r2
 8002fca:	61bb      	str	r3, [r7, #24]
		}
//	PrintServerPrintf("OK %d %d %d %d\r\n", (uint32_t)(compare_M1), (uint32_t)(compare_M2), (uint32_t)(compare_M3), (int32_t)angle);
	TIM1->CCR1 = compare_M1;
 8002fcc:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002fd0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002fd4:	6a3a      	ldr	r2, [r7, #32]
 8002fd6:	635a      	str	r2, [r3, #52]	; 0x34
	if(direction){
 8002fd8:	78fb      	ldrb	r3, [r7, #3]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00c      	beq.n	8002ff8 <inverter+0x2d4>
		TIM1->CCR2 = compare_M3;
 8002fde:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002fe2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = compare_M2;
 8002fea:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002fee:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002ff2:	69fa      	ldr	r2, [r7, #28]
 8002ff4:	63da      	str	r2, [r3, #60]	; 0x3c
	}


//	dac_value(angle*8+200);

}
 8002ff6:	e00b      	b.n	8003010 <inverter+0x2ec>
		TIM1->CCR2 = compare_M2;
 8002ff8:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002ffc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003000:	69fa      	ldr	r2, [r7, #28]
 8003002:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = compare_M3;
 8003004:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003008:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003010:	bf00      	nop
 8003012:	372c      	adds	r7, #44	; 0x2c
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <shutoff>:
void shutoff(void){
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
	TIM1->CCR1 = 0;
 8003020:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003024:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003028:	2200      	movs	r2, #0
 800302a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 800302c:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003030:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003034:	2200      	movs	r2, #0
 8003036:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8003038:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 800303c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003040:	2200      	movs	r2, #0
 8003042:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003044:	bf00      	nop
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <order_phases>:
float electrical_offset = 0;
float pi = 3.14159265f;

uint32_t motor_lut[LUT_SIZE];

void order_phases(Encoders *ps, Current *cs){ //, GPIOStruct *gpio, ControllerStruct *controller, PreferenceWriter *prefs
 800304e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003052:	b090      	sub	sp, #64	; 0x40
 8003054:	af04      	add	r7, sp, #16
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]

    ///Checks phase order, to ensure that positive Q current produces
    ///torque in the positive direction wrt the position sensor.
	PrintServerPrintf("\n\r Checking phase ordering\n\r");
 800305a:	f24f 4024 	movw	r0, #62500	; 0xf424
 800305e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003062:	f001 fb89 	bl	8004778 <PrintServerPrintf>
    float theta_ref = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	62fb      	str	r3, [r7, #44]	; 0x2c
    float theta_actual = 0;
 800306a:	2300      	movs	r3, #0
 800306c:	61fb      	str	r3, [r7, #28]
    int sample_counter = 0;
 800306e:	2300      	movs	r3, #0
 8003070:	62bb      	str	r3, [r7, #40]	; 0x28

    float d;
    float q;

    PHASE_ORDER = 0;
 8003072:	f640 6348 	movw	r3, #3656	; 0xe48
 8003076:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]

    ///Set voltage angle to zero, wait for rotor position to settle
    inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 800307e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003082:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003086:	ee17 3a90 	vmov	r3, s15
 800308a:	b218      	sxth	r0, r3
 800308c:	f640 6348 	movw	r3, #3656	; 0xe48
 8003090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	2164      	movs	r1, #100	; 0x64
 800309a:	f7ff fe43 	bl	8002d24 <inverter>
    HAL_Delay(1000);
 800309e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030a2:	f003 faab 	bl	80065fc <HAL_Delay>
    //float theta_start = ps->GetMechPositionFixed();                                  //get initial rotor position
    float theta_start;

    //current d and q
    dq0(theta_ref*pi/180, (float)cs->Current_M1/1000, (float)cs->Current_M2/1000, (float)cs->Current_M3/1000, &d, &q);
 80030a6:	f240 03ac 	movw	r3, #172	; 0xac
 80030aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030ae:	ed93 7a00 	vldr	s14, [r3]
 80030b2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80030b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ba:	2300      	movs	r3, #0
 80030bc:	f2c4 3334 	movt	r3, #17204	; 0x4334
 80030c0:	ee06 3a90 	vmov	s13, r3
 80030c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	ee07 3a90 	vmov	s15, r3
 80030d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030d4:	2300      	movs	r3, #0
 80030d6:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80030da:	ee06 3a10 	vmov	s12, r3
 80030de:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	ee07 3a90 	vmov	s15, r3
 80030ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030ee:	2300      	movs	r3, #0
 80030f0:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80030f4:	ee05 3a90 	vmov	s11, r3
 80030f8:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	ee07 3a90 	vmov	s15, r3
 8003104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003108:	2300      	movs	r3, #0
 800310a:	f2c4 437a 	movt	r3, #17530	; 0x447a
 800310e:	ee05 3a10 	vmov	s10, r3
 8003112:	eec7 5a85 	vdiv.f32	s11, s15, s10
 8003116:	f107 020c 	add.w	r2, r7, #12
 800311a:	f107 0310 	add.w	r3, r7, #16
 800311e:	4611      	mov	r1, r2
 8003120:	4618      	mov	r0, r3
 8003122:	eef0 1a65 	vmov.f32	s3, s11
 8003126:	eeb0 1a46 	vmov.f32	s2, s12
 800312a:	eef0 0a66 	vmov.f32	s1, s13
 800312e:	eeb0 0a47 	vmov.f32	s0, s14
 8003132:	f001 ff62 	bl	8004ffa <dq0>
//    controller->i_b = I_SCALE*(float)(controller->adc2_raw - controller->adc2_offset);    //Calculate phase currents from ADC readings
//    controller->i_c = I_SCALE*(float)(controller->adc1_raw - controller->adc1_offset);
//    controller->i_a = -controller->i_b - controller->i_c;
//    dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents
    float current = sqrt((d*d + q*q));
 8003136:	ed97 7a04 	vldr	s14, [r7, #16]
 800313a:	edd7 7a04 	vldr	s15, [r7, #16]
 800313e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003142:	edd7 6a03 	vldr	s13, [r7, #12]
 8003146:	edd7 7a03 	vldr	s15, [r7, #12]
 800314a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800314e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003152:	ee17 0a90 	vmov	r0, s15
 8003156:	f7fd fa1f 	bl	8000598 <__aeabi_f2d>
 800315a:	4602      	mov	r2, r0
 800315c:	460b      	mov	r3, r1
 800315e:	ec43 2b10 	vmov	d0, r2, r3
 8003162:	f00b f9a5 	bl	800e4b0 <sqrt>
 8003166:	ec53 2b10 	vmov	r2, r3, d0
 800316a:	4610      	mov	r0, r2
 800316c:	4619      	mov	r1, r3
 800316e:	f7fd fd63 	bl	8000c38 <__aeabi_d2f>
 8003172:	4603      	mov	r3, r0
 8003174:	61bb      	str	r3, [r7, #24]
    PrintServerPrintf("\n\rCurrent\n\r");
 8003176:	f24f 4044 	movw	r0, #62532	; 0xf444
 800317a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800317e:	f001 fafb 	bl	8004778 <PrintServerPrintf>
    PrintServerPrintf("%f %f %f\n\r\n\r", d, q, current);
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4618      	mov	r0, r3
 8003186:	f7fd fa07 	bl	8000598 <__aeabi_f2d>
 800318a:	4680      	mov	r8, r0
 800318c:	4689      	mov	r9, r1
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	4618      	mov	r0, r3
 8003192:	f7fd fa01 	bl	8000598 <__aeabi_f2d>
 8003196:	4604      	mov	r4, r0
 8003198:	460d      	mov	r5, r1
 800319a:	69b8      	ldr	r0, [r7, #24]
 800319c:	f7fd f9fc 	bl	8000598 <__aeabi_f2d>
 80031a0:	4602      	mov	r2, r0
 80031a2:	460b      	mov	r3, r1
 80031a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80031a8:	e9cd 4500 	strd	r4, r5, [sp]
 80031ac:	4642      	mov	r2, r8
 80031ae:	464b      	mov	r3, r9
 80031b0:	f24f 4050 	movw	r0, #62544	; 0xf450
 80031b4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80031b8:	f001 fade 	bl	8004778 <PrintServerPrintf>
    /// Rotate voltage angle
    while(theta_ref < 360*2){       //rotate for 2 electrical cycles
 80031bc:	e04e      	b.n	800325c <order_phases+0x20e>
    	inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 80031be:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80031c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031c6:	ee17 3a90 	vmov	r3, s15
 80031ca:	b218      	sxth	r0, r3
 80031cc:	f640 6348 	movw	r3, #3656	; 0xe48
 80031d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	461a      	mov	r2, r3
 80031d8:	2164      	movs	r1, #100	; 0x64
 80031da:	f7ff fda3 	bl	8002d24 <inverter>
    	HAL_Delay(1);
 80031de:	2001      	movs	r0, #1
 80031e0:	f003 fa0c 	bl	80065fc <HAL_Delay>
       theta_actual = (float)ps->Encoder1_pos/1000; //sample position sensor
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	ee07 3a90 	vmov	s15, r3
 80031ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80031f0:	2300      	movs	r3, #0
 80031f2:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80031f6:	ee06 3a90 	vmov	s13, r3
 80031fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031fe:	edc7 7a07 	vstr	s15, [r7, #28]
       if(theta_ref==0){theta_start = theta_actual;}
 8003202:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003206:	eef5 7a40 	vcmp.f32	s15, #0.0
 800320a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800320e:	d101      	bne.n	8003214 <order_phases+0x1c6>
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	627b      	str	r3, [r7, #36]	; 0x24
       if(sample_counter >= 1){
 8003214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003216:	2b00      	cmp	r3, #0
 8003218:	dd15      	ble.n	8003246 <order_phases+0x1f8>
           sample_counter = 0 ;
 800321a:	2300      	movs	r3, #0
 800321c:	62bb      	str	r3, [r7, #40]	; 0x28
           PrintServerPrintf("%.4f %.4f\n\r", (float)theta_ref, theta_actual);
 800321e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003220:	f7fd f9ba 	bl	8000598 <__aeabi_f2d>
 8003224:	4604      	mov	r4, r0
 8003226:	460d      	mov	r5, r1
 8003228:	69f8      	ldr	r0, [r7, #28]
 800322a:	f7fd f9b5 	bl	8000598 <__aeabi_f2d>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	e9cd 2300 	strd	r2, r3, [sp]
 8003236:	4622      	mov	r2, r4
 8003238:	462b      	mov	r3, r5
 800323a:	f24f 4060 	movw	r0, #62560	; 0xf460
 800323e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003242:	f001 fa99 	bl	8004778 <PrintServerPrintf>
        }
        sample_counter++;
 8003246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003248:	3301      	adds	r3, #1
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28
       theta_ref += 1;
 800324c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003250:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003254:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003258:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    while(theta_ref < 360*2){       //rotate for 2 electrical cycles
 800325c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003260:	2300      	movs	r3, #0
 8003262:	f2c4 4334 	movt	r3, #17460	; 0x4434
 8003266:	ee07 3a10 	vmov	s14, r3
 800326a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800326e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003272:	d4a4      	bmi.n	80031be <order_phases+0x170>
        }
    float theta_end = (float)ps->Encoder1_pos/1000;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	ee07 3a90 	vmov	s15, r3
 800327c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003280:	2300      	movs	r3, #0
 8003282:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8003286:	ee06 3a90 	vmov	s13, r3
 800328a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800328e:	edc7 7a05 	vstr	s15, [r7, #20]
    int direction = (theta_end - theta_start)>0;
 8003292:	ed97 7a05 	vldr	s14, [r7, #20]
 8003296:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800329a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a6:	bfcc      	ite	gt
 80032a8:	2301      	movgt	r3, #1
 80032aa:	2300      	movle	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	623b      	str	r3, [r7, #32]
    if ((theta_end - theta_start) > 180) direction = 0;
 80032b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80032b4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80032b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032bc:	2300      	movs	r3, #0
 80032be:	f2c4 3334 	movt	r3, #17204	; 0x4334
 80032c2:	ee07 3a10 	vmov	s14, r3
 80032c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ce:	dd01      	ble.n	80032d4 <order_phases+0x286>
 80032d0:	2300      	movs	r3, #0
 80032d2:	623b      	str	r3, [r7, #32]
    if ((theta_end - theta_start) < -180) direction = 1;
 80032d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80032d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80032dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032e0:	2300      	movs	r3, #0
 80032e2:	f2cc 3334 	movt	r3, #49972	; 0xc334
 80032e6:	ee07 3a10 	vmov	s14, r3
 80032ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f2:	d501      	bpl.n	80032f8 <order_phases+0x2aa>
 80032f4:	2301      	movs	r3, #1
 80032f6:	623b      	str	r3, [r7, #32]
    PrintServerPrintf("Theta Start:   %f    Theta End:  %f\n\r", theta_start, theta_end);
 80032f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80032fa:	f7fd f94d 	bl	8000598 <__aeabi_f2d>
 80032fe:	4604      	mov	r4, r0
 8003300:	460d      	mov	r5, r1
 8003302:	6978      	ldr	r0, [r7, #20]
 8003304:	f7fd f948 	bl	8000598 <__aeabi_f2d>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	e9cd 2300 	strd	r2, r3, [sp]
 8003310:	4622      	mov	r2, r4
 8003312:	462b      	mov	r3, r5
 8003314:	f24f 406c 	movw	r0, #62572	; 0xf46c
 8003318:	f6c0 0000 	movt	r0, #2048	; 0x800
 800331c:	f001 fa2c 	bl	8004778 <PrintServerPrintf>
    PrintServerPrintf("Direction:  %d\n\r", direction);
 8003320:	6a39      	ldr	r1, [r7, #32]
 8003322:	f24f 4094 	movw	r0, #62612	; 0xf494
 8003326:	f6c0 0000 	movt	r0, #2048	; 0x800
 800332a:	f001 fa25 	bl	8004778 <PrintServerPrintf>
    if(direction){PrintServerPrintf("Phasing correct\n\r");}
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d006      	beq.n	8003342 <order_phases+0x2f4>
 8003334:	f24f 40a8 	movw	r0, #62632	; 0xf4a8
 8003338:	f6c0 0000 	movt	r0, #2048	; 0x800
 800333c:	f001 fa1c 	bl	8004778 <PrintServerPrintf>
 8003340:	e008      	b.n	8003354 <order_phases+0x306>
    else if(!direction){PrintServerPrintf("Phasing incorrect.  Swapping phases V and W\n\r");}
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d105      	bne.n	8003354 <order_phases+0x306>
 8003348:	f24f 40bc 	movw	r0, #62652	; 0xf4bc
 800334c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003350:	f001 fa12 	bl	8004778 <PrintServerPrintf>
    PHASE_ORDER = !direction;
 8003354:	6a3b      	ldr	r3, [r7, #32]
 8003356:	2b00      	cmp	r3, #0
 8003358:	bf0c      	ite	eq
 800335a:	2301      	moveq	r3, #1
 800335c:	2300      	movne	r3, #0
 800335e:	b2db      	uxtb	r3, r3
 8003360:	461a      	mov	r2, r3
 8003362:	f640 6348 	movw	r3, #3656	; 0xe48
 8003366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800336a:	701a      	strb	r2, [r3, #0]
    HAL_Delay(10);
 800336c:	200a      	movs	r0, #10
 800336e:	f003 f945 	bl	80065fc <HAL_Delay>
    }
 8003372:	bf00      	nop
 8003374:	3730      	adds	r7, #48	; 0x30
 8003376:	46bd      	mov	sp, r7
 8003378:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800337c <calibrate>:


void calibrate(Encoders *ps, Current *cs){ //, PositionSensor *ps, GPIOStruct *gpio, ControllerStruct *controller, PreferenceWriter *prefs
 800337c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003380:	b0cb      	sub	sp, #300	; 0x12c
 8003382:	af04      	add	r7, sp, #16
 8003384:	64f8      	str	r0, [r7, #76]	; 0x4c
 8003386:	64b9      	str	r1, [r7, #72]	; 0x48
 8003388:	466b      	mov	r3, sp
 800338a:	461e      	mov	r6, r3
    /// Measures the electrical angle offset of the position sensor
    /// and (in the future) corrects nonlinearity due to position sensor eccentricity
	PrintServerPrintf("Starting calibration procedure\n\r");
 800338c:	f24f 40ec 	movw	r0, #62700	; 0xf4ec
 8003390:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003394:	f001 f9f0 	bl	8004778 <PrintServerPrintf>

   const int n = SIZE*NPP;                                                      // number of positions to be sampled per mechanical rotation.  Multiple of NPP for filtering reasons (see later)
 8003398:	f44f 7388 	mov.w	r3, #272	; 0x110
 800339c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
   const int n2 = 40;                                                          // increments between saved samples (for smoothing motion)
 80033a0:	2328      	movs	r3, #40	; 0x28
 80033a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   float delta = 360.0f*NPP/(n*n2);                                              // change in angle between samples
 80033a6:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80033aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033ae:	fb02 f303 	mul.w	r3, r2, r3
 80033b2:	ee07 3a90 	vmov	s15, r3
 80033b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033be:	f2c4 53bf 	movt	r3, #17855	; 0x45bf
 80033c2:	ee06 3a90 	vmov	s13, r3
 80033c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033ca:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0
   const int  n_lut =  SIZE*NPP;
 80033ce:	f44f 7388 	mov.w	r3, #272	; 0x110
 80033d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
   const int window = WINDOW_SIZE;
 80033d6:	2310      	movs	r3, #16
 80033d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
   float cogging_current[WINDOW_SIZE] = {0};
 80033dc:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 80033e0:	2340      	movs	r3, #64	; 0x40
 80033e2:	461a      	mov	r2, r3
 80033e4:	2100      	movs	r1, #0
 80033e6:	f008 ff3d 	bl	800c264 <memset>


   float theta_ref = 0;
 80033ea:	2300      	movs	r3, #0
 80033ec:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   float theta_actual = 0;
 80033f0:	2300      	movs	r3, #0
 80033f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

   float d;
   float q;


    float error_f[n];
 80033f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80033fa:	3b01      	subs	r3, #1
 80033fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003400:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003404:	2200      	movs	r2, #0
 8003406:	461c      	mov	r4, r3
 8003408:	4615      	mov	r5, r2
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	f04f 0300 	mov.w	r3, #0
 8003412:	016b      	lsls	r3, r5, #5
 8003414:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003418:	0162      	lsls	r2, r4, #5
 800341a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800341e:	2200      	movs	r2, #0
 8003420:	4698      	mov	r8, r3
 8003422:	4691      	mov	r9, r2
 8003424:	f04f 0200 	mov.w	r2, #0
 8003428:	f04f 0300 	mov.w	r3, #0
 800342c:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003430:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003434:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003438:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	3307      	adds	r3, #7
 8003440:	08db      	lsrs	r3, r3, #3
 8003442:	00db      	lsls	r3, r3, #3
 8003444:	ebad 0d03 	sub.w	sp, sp, r3
 8003448:	ab04      	add	r3, sp, #16
 800344a:	3303      	adds	r3, #3
 800344c:	089b      	lsrs	r3, r3, #2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    float error_b[n];
 8003454:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003458:	3b01      	subs	r3, #1
 800345a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800345e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003462:	2200      	movs	r2, #0
 8003464:	469a      	mov	sl, r3
 8003466:	4693      	mov	fp, r2
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	f04f 0300 	mov.w	r3, #0
 8003470:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8003474:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8003478:	ea4f 124a 	mov.w	r2, sl, lsl #5
 800347c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003480:	2200      	movs	r2, #0
 8003482:	643b      	str	r3, [r7, #64]	; 0x40
 8003484:	647a      	str	r2, [r7, #68]	; 0x44
 8003486:	f04f 0200 	mov.w	r2, #0
 800348a:	f04f 0300 	mov.w	r3, #0
 800348e:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8003492:	4629      	mov	r1, r5
 8003494:	014b      	lsls	r3, r1, #5
 8003496:	4621      	mov	r1, r4
 8003498:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 800349c:	4621      	mov	r1, r4
 800349e:	014a      	lsls	r2, r1, #5
 80034a0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	3307      	adds	r3, #7
 80034a8:	08db      	lsrs	r3, r3, #3
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	ebad 0d03 	sub.w	sp, sp, r3
 80034b0:	ab04      	add	r3, sp, #16
 80034b2:	3303      	adds	r3, #3
 80034b4:	089b      	lsrs	r3, r3, #2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    int lut[n];
 80034bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034c0:	3b01      	subs	r3, #1
 80034c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034ca:	2200      	movs	r2, #0
 80034cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80034ce:	63fa      	str	r2, [r7, #60]	; 0x3c
 80034d0:	f04f 0200 	mov.w	r2, #0
 80034d4:	f04f 0300 	mov.w	r3, #0
 80034d8:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80034dc:	4629      	mov	r1, r5
 80034de:	014b      	lsls	r3, r1, #5
 80034e0:	4621      	mov	r1, r4
 80034e2:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 80034e6:	4621      	mov	r1, r4
 80034e8:	014a      	lsls	r2, r1, #5
 80034ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034ee:	2200      	movs	r2, #0
 80034f0:	633b      	str	r3, [r7, #48]	; 0x30
 80034f2:	637a      	str	r2, [r7, #52]	; 0x34
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003500:	4629      	mov	r1, r5
 8003502:	014b      	lsls	r3, r1, #5
 8003504:	4621      	mov	r1, r4
 8003506:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 800350a:	4621      	mov	r1, r4
 800350c:	014a      	lsls	r2, r1, #5
 800350e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	3307      	adds	r3, #7
 8003516:	08db      	lsrs	r3, r3, #3
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	ebad 0d03 	sub.w	sp, sp, r3
 800351e:	ab04      	add	r3, sp, #16
 8003520:	3303      	adds	r3, #3
 8003522:	089b      	lsrs	r3, r3, #2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    int raw_f[n];
 800352a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800352e:	3b01      	subs	r3, #1
 8003530:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003534:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003538:	2200      	movs	r2, #0
 800353a:	62bb      	str	r3, [r7, #40]	; 0x28
 800353c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800353e:	f04f 0200 	mov.w	r2, #0
 8003542:	f04f 0300 	mov.w	r3, #0
 8003546:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 800354a:	4629      	mov	r1, r5
 800354c:	014b      	lsls	r3, r1, #5
 800354e:	4621      	mov	r1, r4
 8003550:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003554:	4621      	mov	r1, r4
 8003556:	014a      	lsls	r2, r1, #5
 8003558:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800355c:	2200      	movs	r2, #0
 800355e:	623b      	str	r3, [r7, #32]
 8003560:	627a      	str	r2, [r7, #36]	; 0x24
 8003562:	f04f 0200 	mov.w	r2, #0
 8003566:	f04f 0300 	mov.w	r3, #0
 800356a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800356e:	4629      	mov	r1, r5
 8003570:	014b      	lsls	r3, r1, #5
 8003572:	4621      	mov	r1, r4
 8003574:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003578:	4621      	mov	r1, r4
 800357a:	014a      	lsls	r2, r1, #5
 800357c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	3307      	adds	r3, #7
 8003584:	08db      	lsrs	r3, r3, #3
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	ebad 0d03 	sub.w	sp, sp, r3
 800358c:	ab04      	add	r3, sp, #16
 800358e:	3303      	adds	r3, #3
 8003590:	089b      	lsrs	r3, r3, #2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    int raw_b[n];
 8003598:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800359c:	3b01      	subs	r3, #1
 800359e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80035a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80035a6:	2200      	movs	r2, #0
 80035a8:	61bb      	str	r3, [r7, #24]
 80035aa:	61fa      	str	r2, [r7, #28]
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	f04f 0300 	mov.w	r3, #0
 80035b4:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80035b8:	4629      	mov	r1, r5
 80035ba:	014b      	lsls	r3, r1, #5
 80035bc:	4621      	mov	r1, r4
 80035be:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 80035c2:	4621      	mov	r1, r4
 80035c4:	014a      	lsls	r2, r1, #5
 80035c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80035ca:	2200      	movs	r2, #0
 80035cc:	613b      	str	r3, [r7, #16]
 80035ce:	617a      	str	r2, [r7, #20]
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	f04f 0300 	mov.w	r3, #0
 80035d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80035dc:	4629      	mov	r1, r5
 80035de:	014b      	lsls	r3, r1, #5
 80035e0:	4621      	mov	r1, r4
 80035e2:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 80035e6:	4621      	mov	r1, r4
 80035e8:	014a      	lsls	r2, r1, #5
 80035ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	3307      	adds	r3, #7
 80035f2:	08db      	lsrs	r3, r3, #3
 80035f4:	00db      	lsls	r3, r3, #3
 80035f6:	ebad 0d03 	sub.w	sp, sp, r3
 80035fa:	ab04      	add	r3, sp, #16
 80035fc:	3303      	adds	r3, #3
 80035fe:	089b      	lsrs	r3, r3, #2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    float error[n];
 8003606:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800360a:	3b01      	subs	r3, #1
 800360c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003610:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003614:	2200      	movs	r2, #0
 8003616:	60bb      	str	r3, [r7, #8]
 8003618:	60fa      	str	r2, [r7, #12]
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	f04f 0300 	mov.w	r3, #0
 8003622:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003626:	4629      	mov	r1, r5
 8003628:	014b      	lsls	r3, r1, #5
 800362a:	4621      	mov	r1, r4
 800362c:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003630:	4621      	mov	r1, r4
 8003632:	014a      	lsls	r2, r1, #5
 8003634:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003638:	2200      	movs	r2, #0
 800363a:	603b      	str	r3, [r7, #0]
 800363c:	607a      	str	r2, [r7, #4]
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	e9d7 4500 	ldrd	r4, r5, [r7]
 800364a:	4629      	mov	r1, r5
 800364c:	014b      	lsls	r3, r1, #5
 800364e:	4621      	mov	r1, r4
 8003650:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003654:	4621      	mov	r1, r4
 8003656:	014a      	lsls	r2, r1, #5
 8003658:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	3307      	adds	r3, #7
 8003660:	08db      	lsrs	r3, r3, #3
 8003662:	00db      	lsls	r3, r3, #3
 8003664:	ebad 0d03 	sub.w	sp, sp, r3
 8003668:	ab04      	add	r3, sp, #16
 800366a:	3303      	adds	r3, #3
 800366c:	089b      	lsrs	r3, r3, #2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4




    ///Set voltage angle to zero, wait for rotor position to settle
    inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 8003674:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 8003678:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800367c:	ee17 3a90 	vmov	r3, s15
 8003680:	b218      	sxth	r0, r3
 8003682:	f640 6348 	movw	r3, #3656	; 0xe48
 8003686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	461a      	mov	r2, r3
 800368e:	2164      	movs	r1, #100	; 0x64
 8003690:	f7ff fb48 	bl	8002d24 <inverter>
    HAL_Delay(1000);
 8003694:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003698:	f002 ffb0 	bl	80065fc <HAL_Delay>

    dq0(theta_ref*pi/180, (float)cs->Current_M1/1000, (float)cs->Current_M2/1000, (float)cs->Current_M3/1000, &d, &q);
 800369c:	f240 03ac 	movw	r3, #172	; 0xac
 80036a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036a4:	ed93 7a00 	vldr	s14, [r3]
 80036a8:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80036ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b0:	2300      	movs	r3, #0
 80036b2:	f2c4 3334 	movt	r3, #17204	; 0x4334
 80036b6:	ee06 3a90 	vmov	s13, r3
 80036ba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	ee07 3a90 	vmov	s15, r3
 80036c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036ca:	2300      	movs	r3, #0
 80036cc:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80036d0:	ee06 3a10 	vmov	s12, r3
 80036d4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80036d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	ee07 3a90 	vmov	s15, r3
 80036e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036e4:	2300      	movs	r3, #0
 80036e6:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80036ea:	ee05 3a90 	vmov	s11, r3
 80036ee:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80036f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	ee07 3a90 	vmov	s15, r3
 80036fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036fe:	2300      	movs	r3, #0
 8003700:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8003704:	ee05 3a10 	vmov	s10, r3
 8003708:	eec7 5a85 	vdiv.f32	s11, s15, s10
 800370c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8003710:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003714:	4611      	mov	r1, r2
 8003716:	4618      	mov	r0, r3
 8003718:	eef0 1a65 	vmov.f32	s3, s11
 800371c:	eeb0 1a46 	vmov.f32	s2, s12
 8003720:	eef0 0a66 	vmov.f32	s1, s13
 8003724:	eeb0 0a47 	vmov.f32	s0, s14
 8003728:	f001 fc67 	bl	8004ffa <dq0>
    float current = sqrt((d*d + q*q));
 800372c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003730:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003734:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003738:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 800373c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003740:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003744:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003748:	ee17 0a90 	vmov	r0, s15
 800374c:	f7fc ff24 	bl	8000598 <__aeabi_f2d>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	ec43 2b10 	vmov	d0, r2, r3
 8003758:	f00a feaa 	bl	800e4b0 <sqrt>
 800375c:	ec53 2b10 	vmov	r2, r3, d0
 8003760:	4610      	mov	r0, r2
 8003762:	4619      	mov	r1, r3
 8003764:	f7fd fa68 	bl	8000c38 <__aeabi_d2f>
 8003768:	4603      	mov	r3, r0
 800376a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    PrintServerPrintf("Current Angle : Rotor Angle : Raw Encoder \n\r\n\r");
 800376e:	f24f 5010 	movw	r0, #62736	; 0xf510
 8003772:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003776:	f000 ffff 	bl	8004778 <PrintServerPrintf>
    for(int i = 0; i<n; i++){                                                   // rotate forwards
 800377a:	2300      	movs	r3, #0
 800377c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003780:	e0a0      	b.n	80038c4 <calibrate+0x548>
       for(int j = 0; j<n2; j++){
 8003782:	2300      	movs	r3, #0
 8003784:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003788:	e090      	b.n	80038ac <calibrate+0x530>
        theta_ref += delta;
 800378a:	ed97 7a45 	vldr	s14, [r7, #276]	; 0x114
 800378e:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8003792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003796:	edc7 7a45 	vstr	s15, [r7, #276]	; 0x114
        inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 800379a:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 800379e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037a2:	ee17 3a90 	vmov	r3, s15
 80037a6:	b218      	sxth	r0, r3
 80037a8:	f640 6348 	movw	r3, #3656	; 0xe48
 80037ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	2164      	movs	r1, #100	; 0x64
 80037b6:	f7ff fab5 	bl	8002d24 <inverter>
        HAL_Delay(1);
 80037ba:	2001      	movs	r0, #1
 80037bc:	f002 ff1e 	bl	80065fc <HAL_Delay>
       theta_actual = (float)ps->Encoder1_pos/1000; //fixed position
 80037c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	ee07 3a90 	vmov	s15, r3
 80037c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80037cc:	2300      	movs	r3, #0
 80037ce:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80037d2:	ee06 3a90 	vmov	s13, r3
 80037d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037da:	edc7 7a35 	vstr	s15, [r7, #212]	; 0xd4
       error_f[i] = theta_ref/NPP - theta_actual;
 80037de:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80037e2:	eef3 6a01 	vmov.f32	s13, #49	; 0x41880000  17.0
 80037e6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037ea:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 80037ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037f2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80037f6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	edc3 7a00 	vstr	s15, [r3]
	   if(error_f[i] < 0)error_f [i] = error_f[i]+ 360.0f;
 8003802:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003806:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	edd3 7a00 	vldr	s15, [r3]
 8003812:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800381a:	d516      	bpl.n	800384a <calibrate+0x4ce>
 800381c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003820:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4413      	add	r3, r2
 8003828:	edd3 7a00 	vldr	s15, [r3]
 800382c:	2300      	movs	r3, #0
 800382e:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8003832:	ee07 3a10 	vmov	s14, r3
 8003836:	ee77 7a87 	vadd.f32	s15, s15, s14
 800383a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800383e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	edc3 7a00 	vstr	s15, [r3]
       raw_f[i] = ps->Encoder1_pos_raw; //raw position
 800384a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	4619      	mov	r1, r3
 8003850:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003854:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
       PrintServerPrintf("%.4f %.4f%d\n\r", theta_ref/(NPP), theta_actual, raw_f[i]);
 800385c:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 8003860:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8003864:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003868:	ee16 0a90 	vmov	r0, s13
 800386c:	f7fc fe94 	bl	8000598 <__aeabi_f2d>
 8003870:	4604      	mov	r4, r0
 8003872:	460d      	mov	r5, r1
 8003874:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8003878:	f7fc fe8e 	bl	8000598 <__aeabi_f2d>
 800387c:	4602      	mov	r2, r0
 800387e:	460b      	mov	r3, r1
 8003880:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8003884:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 8003888:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800388c:	9102      	str	r1, [sp, #8]
 800388e:	e9cd 2300 	strd	r2, r3, [sp]
 8003892:	4622      	mov	r2, r4
 8003894:	462b      	mov	r3, r5
 8003896:	f24f 5040 	movw	r0, #62784	; 0xf540
 800389a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800389e:	f000 ff6b 	bl	8004778 <PrintServerPrintf>
       for(int j = 0; j<n2; j++){
 80038a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038a6:	3301      	adds	r3, #1
 80038a8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80038ac:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80038b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038b4:	429a      	cmp	r2, r3
 80038b6:	f6ff af68 	blt.w	800378a <calibrate+0x40e>
    for(int i = 0; i<n; i++){                                                   // rotate forwards
 80038ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80038be:	3301      	adds	r3, #1
 80038c0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80038c4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80038c8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80038cc:	429a      	cmp	r2, r3
 80038ce:	f6ff af58 	blt.w	8003782 <calibrate+0x406>
        }
    }

    for(int i = 0; i<n; i++){                                                   // rotate backwards
 80038d2:	2300      	movs	r3, #0
 80038d4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80038d8:	e0a0      	b.n	8003a1c <calibrate+0x6a0>
       for(int j = 0; j<n2; j++){
 80038da:	2300      	movs	r3, #0
 80038dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80038e0:	e090      	b.n	8003a04 <calibrate+0x688>
       theta_ref -= delta;
 80038e2:	ed97 7a45 	vldr	s14, [r7, #276]	; 0x114
 80038e6:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80038ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038ee:	edc7 7a45 	vstr	s15, [r7, #276]	; 0x114
       inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 80038f2:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80038f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038fa:	ee17 3a90 	vmov	r3, s15
 80038fe:	b218      	sxth	r0, r3
 8003900:	f640 6348 	movw	r3, #3656	; 0xe48
 8003904:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	461a      	mov	r2, r3
 800390c:	2164      	movs	r1, #100	; 0x64
 800390e:	f7ff fa09 	bl	8002d24 <inverter>
       HAL_Delay(1);                                                         // sample position sensor
 8003912:	2001      	movs	r0, #1
 8003914:	f002 fe72 	bl	80065fc <HAL_Delay>
       theta_actual = (float)ps->Encoder1_pos/1000;                                   // get mechanical position
 8003918:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	ee07 3a90 	vmov	s15, r3
 8003920:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003924:	2300      	movs	r3, #0
 8003926:	f2c4 437a 	movt	r3, #17530	; 0x447a
 800392a:	ee06 3a90 	vmov	s13, r3
 800392e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003932:	edc7 7a35 	vstr	s15, [r7, #212]	; 0xd4
       error_b[i] = theta_ref/NPP - theta_actual;
 8003936:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 800393a:	eef3 6a01 	vmov.f32	s13, #49	; 0x41880000  17.0
 800393e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003942:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 8003946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800394a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800394e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	4413      	add	r3, r2
 8003956:	edc3 7a00 	vstr	s15, [r3]
       if(error_b[i] < 0)error_b[i] = error_b[i]+ 360.0f;
 800395a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800395e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	4413      	add	r3, r2
 8003966:	edd3 7a00 	vldr	s15, [r3]
 800396a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800396e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003972:	d516      	bpl.n	80039a2 <calibrate+0x626>
 8003974:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003978:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	edd3 7a00 	vldr	s15, [r3]
 8003984:	2300      	movs	r3, #0
 8003986:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 800398a:	ee07 3a10 	vmov	s14, r3
 800398e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003992:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003996:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	4413      	add	r3, r2
 800399e:	edc3 7a00 	vstr	s15, [r3]
       raw_b[i] =  ps->Encoder1_pos_raw;
 80039a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	4619      	mov	r1, r3
 80039a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039ac:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80039b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
       PrintServerPrintf("%.4f %.4f %d\n\r", theta_ref/(NPP), theta_actual, raw_b[i]);
 80039b4:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80039b8:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 80039bc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80039c0:	ee16 0a90 	vmov	r0, s13
 80039c4:	f7fc fde8 	bl	8000598 <__aeabi_f2d>
 80039c8:	4604      	mov	r4, r0
 80039ca:	460d      	mov	r5, r1
 80039cc:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80039d0:	f7fc fde2 	bl	8000598 <__aeabi_f2d>
 80039d4:	4602      	mov	r2, r0
 80039d6:	460b      	mov	r3, r1
 80039d8:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 80039dc:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 80039e0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80039e4:	9102      	str	r1, [sp, #8]
 80039e6:	e9cd 2300 	strd	r2, r3, [sp]
 80039ea:	4622      	mov	r2, r4
 80039ec:	462b      	mov	r3, r5
 80039ee:	f24f 5050 	movw	r0, #62800	; 0xf550
 80039f2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039f6:	f000 febf 	bl	8004778 <PrintServerPrintf>
       for(int j = 0; j<n2; j++){
 80039fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039fe:	3301      	adds	r3, #1
 8003a00:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003a04:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8003a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	f6ff af68 	blt.w	80038e2 <calibrate+0x566>
    for(int i = 0; i<n; i++){                                                   // rotate backwards
 8003a12:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003a16:	3301      	adds	r3, #1
 8003a18:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003a1c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003a20:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003a24:	429a      	cmp	r2, r3
 8003a26:	f6ff af58 	blt.w	80038da <calibrate+0x55e>
       //theta_ref -= delta;
        }
    }

        electrical_offset = 0;
 8003a2a:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a32:	2200      	movs	r2, #0
 8003a34:	601a      	str	r2, [r3, #0]
        for(int i = 0; i<n; i++){
 8003a36:	2300      	movs	r3, #0
 8003a38:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003a3c:	e032      	b.n	8003aa4 <calibrate+0x728>
        	electrical_offset += (error_f[i] + error_b[n-1-i])/(2.0f*n);                   // calclate average position sensor offset
 8003a3e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003a42:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	ed93 7a00 	vldr	s14, [r3]
 8003a4e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003a52:	1e5a      	subs	r2, r3, #1
 8003a54:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	edd3 7a00 	vldr	s15, [r3]
 8003a66:	ee77 6a27 	vadd.f32	s13, s14, s15
 8003a6a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003a6e:	ee07 3a90 	vmov	s15, r3
 8003a72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a7e:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a86:	edd3 7a00 	vldr	s15, [r3]
 8003a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a8e:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a96:	edc3 7a00 	vstr	s15, [r3]
        for(int i = 0; i<n; i++){
 8003a9a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003aa4:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8003aa8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003aac:	429a      	cmp	r2, r3
 8003aae:	dbc6      	blt.n	8003a3e <calibrate+0x6c2>
            }
        electrical_offset = fmod(electrical_offset*NPP, 360);                                        // convert mechanical angle to electrical angle
 8003ab0:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ab8:	edd3 7a00 	vldr	s15, [r3]
 8003abc:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8003ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ac4:	ee17 0a90 	vmov	r0, s15
 8003ac8:	f7fc fd66 	bl	8000598 <__aeabi_f2d>
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ad4:	f2c4 0376 	movt	r3, #16502	; 0x4076
 8003ad8:	ec43 2b17 	vmov	d7, r2, r3
 8003adc:	eeb0 1a47 	vmov.f32	s2, s14
 8003ae0:	eef0 1a67 	vmov.f32	s3, s15
 8003ae4:	ec41 0b10 	vmov	d0, r0, r1
 8003ae8:	f00a fcb4 	bl	800e454 <fmod>
 8003aec:	ec53 2b10 	vmov	r2, r3, d0
 8003af0:	4610      	mov	r0, r2
 8003af2:	4619      	mov	r1, r3
 8003af4:	f7fd f8a0 	bl	8000c38 <__aeabi_d2f>
 8003af8:	4602      	mov	r2, r0
 8003afa:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b02:	601a      	str	r2, [r3, #0]
        /// FIR n-sample average, where n = number of samples in one electrical cycle
        /// This filter has zero gain at electrical frequency and all integer multiples
        /// So cogging effects should be completely filtered out.


        float mean = 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
        for (int i = 0; i<n; i++){                                              //Average the forward and back directions
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003b10:	e026      	b.n	8003b60 <calibrate+0x7e4>
            error[i] = 0.5f*(error_f[i] + error_b[n-i-1]);
 8003b12:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003b16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	4413      	add	r3, r2
 8003b1e:	ed93 7a00 	vldr	s14, [r3]
 8003b22:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8003b26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	edd3 7a00 	vldr	s15, [r3]
 8003b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b3e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b46:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003b4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i<n; i++){                                              //Average the forward and back directions
 8003b56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003b60:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8003b64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	dbd2      	blt.n	8003b12 <calibrate+0x796>
            }
        for (int i = 0; i<n; i++){
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003b72:	e0ab      	b.n	8003ccc <calibrate+0x950>
            for(int j = 0; j<window; j++){
 8003b74:	2300      	movs	r3, #0
 8003b76:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8003b7a:	e052      	b.n	8003c22 <calibrate+0x8a6>
                int ind = -window/2 + j + i;                                    // Indexes from -window/2 to + window/2
 8003b7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b80:	0fda      	lsrs	r2, r3, #31
 8003b82:	4413      	add	r3, r2
 8003b84:	105b      	asrs	r3, r3, #1
 8003b86:	425b      	negs	r3, r3
 8003b88:	461a      	mov	r2, r3
 8003b8a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003b8e:	4413      	add	r3, r2
 8003b90:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003b94:	4413      	add	r3, r2
 8003b96:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
                if(ind<0){
 8003b9a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	da07      	bge.n	8003bb2 <calibrate+0x836>
                    ind += n;}                                                  // Moving average wraps around
 8003ba2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003ba6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003baa:	4413      	add	r3, r2
 8003bac:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003bb0:	e00c      	b.n	8003bcc <calibrate+0x850>
                else if(ind > n-1) {
 8003bb2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8003bb6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	dc06      	bgt.n	8003bcc <calibrate+0x850>
                    ind -= n;}
 8003bbe:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003bc2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
                if(error[ind] == NAN)while(1);
                error_filt[i] += error[ind]/(float)window;
 8003bcc:	f640 2308 	movw	r3, #2568	; 0xa08
 8003bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bd4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003bd8:	0092      	lsls	r2, r2, #2
 8003bda:	4413      	add	r3, r2
 8003bdc:	ed93 7a00 	vldr	s14, [r3]
 8003be0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003be4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	ed93 6a00 	vldr	s12, [r3]
 8003bf0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bf4:	ee07 3a90 	vmov	s15, r3
 8003bf8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003bfc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003c00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c04:	f640 2308 	movw	r3, #2568	; 0xa08
 8003c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c0c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003c10:	0092      	lsls	r2, r2, #2
 8003c12:	4413      	add	r3, r2
 8003c14:	edc3 7a00 	vstr	s15, [r3]
            for(int j = 0; j<window; j++){
 8003c18:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8003c22:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8003c26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	dba6      	blt.n	8003b7c <calibrate+0x800>
                if(error_filt[i] == NAN)while(1);
                }
            if(i<window){
 8003c2e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003c32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c36:	429a      	cmp	r2, r3
 8003c38:	da2b      	bge.n	8003c92 <calibrate+0x916>
                cogging_current[i] = current*sinf((error[i] - error_filt[i])*NPP);
 8003c3a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	ed93 7a00 	vldr	s14, [r3]
 8003c4a:	f640 2308 	movw	r3, #2568	; 0xa08
 8003c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c52:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003c56:	0092      	lsls	r2, r2, #2
 8003c58:	4413      	add	r3, r2
 8003c5a:	edd3 7a00 	vldr	s15, [r3]
 8003c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c62:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8003c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c6a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c6e:	f00a fc8f 	bl	800e590 <sinf>
 8003c72:	eeb0 7a40 	vmov.f32	s14, s0
 8003c76:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	33d0      	adds	r3, #208	; 0xd0
 8003c86:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003c8a:	4413      	add	r3, r2
 8003c8c:	3bbc      	subs	r3, #188	; 0xbc
 8003c8e:	edc3 7a00 	vstr	s15, [r3]
                }
//            PrintServerPrintf("%.4f   %4f    %.4f   %.4f\n\r", error[i], error_filt[i], error_f[i], error_b[i]);
//            HAL_Delay(10);
            mean += error_filt[i]/n;
 8003c92:	f640 2308 	movw	r3, #2568	; 0xa08
 8003c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c9a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003c9e:	0092      	lsls	r2, r2, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	edd3 6a00 	vldr	s13, [r3]
 8003ca6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003caa:	ee07 3a90 	vmov	s15, r3
 8003cae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cb6:	ed97 7a3f 	vldr	s14, [r7, #252]	; 0xfc
 8003cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cbe:	edc7 7a3f 	vstr	s15, [r7, #252]	; 0xfc
        for (int i = 0; i<n; i++){
 8003cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003ccc:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003cd0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	f6ff af4d 	blt.w	8003b74 <calibrate+0x7f8>
            }
        int raw_offset = (raw_f[0] + raw_b[n-1])/2;                             //Insensitive to errors in this direction, so 2 points is plenty
 8003cda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003ce4:	1e59      	subs	r1, r3, #1
 8003ce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003cee:	4413      	add	r3, r2
 8003cf0:	0fda      	lsrs	r2, r3, #31
 8003cf2:	4413      	add	r3, r2
 8003cf4:	105b      	asrs	r3, r3, #1
 8003cf6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

//        ps->WriteLUT(lut);                                                      // write lookup table to position sensor object
        //memcpy(controller->cogging, cogging_current, sizeof(controller->cogging));  //compensation doesn't actually work yet....

//        memcpy(&ENCODER_LUT, lut, 128*4);                                 // copy the lookup table to the flash array
        PrintServerPrintf("\n\rEncoder Electrical Offset (deg) %f\n\r",  electrical_offset);
 8003cfa:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fc fc47 	bl	8000598 <__aeabi_f2d>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	f24f 5060 	movw	r0, #62816	; 0xf560
 8003d12:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003d16:	f000 fd2f 	bl	8004778 <PrintServerPrintf>
 8003d1a:	46b5      	mov	sp, r6
//        for (int i = 0; i<LUT_SIZE; i++){
//        	float wanted_pos = i *360.0f / LUT_SIZE;
//        	motor_lut[i] = find_closest(error_test, SIZE*NPP, wanted_pos);
//        	PrintServerPrintf("%d\n\r", motor_lut[i]);
//        }
    }
 8003d1c:	bf00      	nop
 8003d1e:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8003d22:	46bd      	mov	sp, r7
 8003d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003d28 <ORBIS_init>:
 *
 *  can transmit the command while receiving position
 *
 *  max 4MHz
 */
void ORBIS_init(Encoders_Callback __IRQ_callback){
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 1);
 8003d30:	2201      	movs	r2, #1
 8003d32:	2140      	movs	r1, #64	; 0x40
 8003d34:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d38:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d3c:	f004 fccc 	bl	80086d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 1);
 8003d40:	2201      	movs	r2, #1
 8003d42:	2104      	movs	r1, #4
 8003d44:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003d48:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d4c:	f004 fcc4 	bl	80086d8 <HAL_GPIO_WritePin>
	//setup callback
	Encoders_IRQ_callback = __IRQ_callback;
 8003d50:	f640 6370 	movw	r3, #3696	; 0xe70
 8003d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	601a      	str	r2, [r3, #0]

	//setup DMA
	SPI1_tx_buff[0] = ORBIS_NORNAL_OPERATION;
 8003d5c:	f640 6350 	movw	r3, #3664	; 0xe50
 8003d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d64:	2274      	movs	r2, #116	; 0x74
 8003d66:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 0);
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2140      	movs	r1, #64	; 0x40
 8003d6c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d70:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d74:	f004 fcb0 	bl	80086d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 0);
 8003d78:	2200      	movs	r2, #0
 8003d7a:	2104      	movs	r1, #4
 8003d7c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003d80:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d84:	f004 fca8 	bl	80086d8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, SPI1_tx_buff, SPI1_rx_buff, ORBIS_SPI_SIZE);
 8003d88:	2305      	movs	r3, #5
 8003d8a:	f640 6258 	movw	r2, #3672	; 0xe58
 8003d8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003d92:	f640 6150 	movw	r1, #3664	; 0xe50
 8003d96:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003d9a:	f641 2034 	movw	r0, #6708	; 0x1a34
 8003d9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003da2:	f005 fcaf 	bl	8009704 <HAL_SPI_TransmitReceive_DMA>
	HAL_SPI_TransmitReceive_DMA(&hspi3, SPI3_tx_buff, SPI3_rx_buff, ORBIS_SPI_SIZE);
 8003da6:	2305      	movs	r3, #5
 8003da8:	f640 6268 	movw	r2, #3688	; 0xe68
 8003dac:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003db0:	f640 6160 	movw	r1, #3680	; 0xe60
 8003db4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003db8:	f641 2098 	movw	r0, #6808	; 0x1a98
 8003dbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003dc0:	f005 fca0 	bl	8009704 <HAL_SPI_TransmitReceive_DMA>

	//setup timer
	HAL_TIM_Base_Start_IT(&htim3);
 8003dc4:	f641 304c 	movw	r0, #6988	; 0x1b4c
 8003dc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003dcc:	f006 f87e 	bl	8009ecc <HAL_TIM_Base_Start_IT>

}
 8003dd0:	bf00      	nop
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_SPI_TxRxCpltCallback>:
uint8_t velocity_index = 0;
float velocity_array[velocity_lpf_size] = {0};


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) {
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	f641 2334 	movw	r3, #6708	; 0x1a34
 8003de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dea:	429a      	cmp	r2, r3
 8003dec:	f040 813f 	bne.w	800406e <HAL_SPI_TxRxCpltCallback+0x296>
		HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 1);
 8003df0:	2201      	movs	r2, #1
 8003df2:	2140      	movs	r1, #64	; 0x40
 8003df4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003df8:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003dfc:	f004 fc6c 	bl	80086d8 <HAL_GPIO_WritePin>
		data_encoders.Calculated_pos = SPI1_rx_buff[0]; //(SPI1_rx_buff[3] << 8) | (SPI1_rx_buff[2]);
 8003e00:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e14:	611a      	str	r2, [r3, #16]
		data_encoders.Encoder1_pos = (uint32_t)(((uint32_t)(SPI1_rx_buff[0] << 6) | (SPI1_rx_buff[1] >> 2)) * 5625) >> 8;
 8003e16:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	019b      	lsls	r3, r3, #6
 8003e22:	461a      	mov	r2, r3
 8003e24:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e2c:	785b      	ldrb	r3, [r3, #1]
 8003e2e:	089b      	lsrs	r3, r3, #2
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f241 52f9 	movw	r2, #5625	; 0x15f9
 8003e38:	fb02 f303 	mul.w	r3, r2, r3
 8003e3c:	0a1a      	lsrs	r2, r3, #8
 8003e3e:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e46:	601a      	str	r2, [r3, #0]
		data_encoders.Encoder1_pos_raw = (uint32_t)(SPI1_rx_buff[0] << 6) | (SPI1_rx_buff[1] >> 2);
 8003e48:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	019b      	lsls	r3, r3, #6
 8003e54:	461a      	mov	r2, r3
 8003e56:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e5e:	785b      	ldrb	r3, [r3, #1]
 8003e60:	089b      	lsrs	r3, r3, #2
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	431a      	orrs	r2, r3
 8003e66:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e6e:	609a      	str	r2, [r3, #8]

		float velocity_temp;
		if(((int32_t)data_encoders.Encoder1_pos - last_pos) > 180000)velocity_temp = ((int32_t)data_encoders.Encoder1_pos-last_pos - 360000);
 8003e70:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	f640 6394 	movw	r3, #3732	; 0xe94
 8003e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	1ad2      	subs	r2, r2, r3
 8003e88:	f64b 7320 	movw	r3, #48928	; 0xbf20
 8003e8c:	f2c0 0302 	movt	r3, #2
 8003e90:	429a      	cmp	r2, r3
 8003e92:	dd16      	ble.n	8003ec2 <HAL_SPI_TxRxCpltCallback+0xea>
 8003e94:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	f640 6394 	movw	r3, #3732	; 0xe94
 8003ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	f5a3 23af 	sub.w	r3, r3, #358400	; 0x57800
 8003eb0:	f5a3 63c8 	sub.w	r3, r3, #1600	; 0x640
 8003eb4:	ee07 3a90 	vmov	s15, r3
 8003eb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ebc:	edc7 7a03 	vstr	s15, [r7, #12]
 8003ec0:	e03a      	b.n	8003f38 <HAL_SPI_TxRxCpltCallback+0x160>
		else if(((int32_t)data_encoders.Encoder1_pos - last_pos) < -180000)velocity_temp = ((int32_t)data_encoders.Encoder1_pos-last_pos + 360000);
 8003ec2:	f640 6374 	movw	r3, #3700	; 0xe74
 8003ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	461a      	mov	r2, r3
 8003ece:	f640 6394 	movw	r3, #3732	; 0xe94
 8003ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	1ad2      	subs	r2, r2, r3
 8003eda:	f244 03e0 	movw	r3, #16608	; 0x40e0
 8003ede:	f6cf 73fd 	movt	r3, #65533	; 0xfffd
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	da16      	bge.n	8003f14 <HAL_SPI_TxRxCpltCallback+0x13c>
 8003ee6:	f640 6374 	movw	r3, #3700	; 0xe74
 8003eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	f640 6394 	movw	r3, #3732	; 0xe94
 8003ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	f503 23af 	add.w	r3, r3, #358400	; 0x57800
 8003f02:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f0e:	edc7 7a03 	vstr	s15, [r7, #12]
 8003f12:	e011      	b.n	8003f38 <HAL_SPI_TxRxCpltCallback+0x160>
		else velocity_temp = ((int32_t)data_encoders.Encoder1_pos-last_pos);
 8003f14:	f640 6374 	movw	r3, #3700	; 0xe74
 8003f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	f640 6394 	movw	r3, #3732	; 0xe94
 8003f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	ee07 3a90 	vmov	s15, r3
 8003f30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f34:	edc7 7a03 	vstr	s15, [r7, #12]
		last_pos = (int32_t)data_encoders.Encoder1_pos;
 8003f38:	f640 6374 	movw	r3, #3700	; 0xe74
 8003f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	461a      	mov	r2, r3
 8003f44:	f640 6394 	movw	r3, #3732	; 0xe94
 8003f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f4c:	601a      	str	r2, [r3, #0]

		velocity_accumulate += velocity_temp;
 8003f4e:	f640 6390 	movw	r3, #3728	; 0xe90
 8003f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f56:	ed93 7a00 	vldr	s14, [r3]
 8003f5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f62:	f640 6390 	movw	r3, #3728	; 0xe90
 8003f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f6a:	edc3 7a00 	vstr	s15, [r3]
		velocity_accumulate -= velocity_array[velocity_index];
 8003f6e:	f640 6390 	movw	r3, #3728	; 0xe90
 8003f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f76:	ed93 7a00 	vldr	s14, [r3]
 8003f7a:	f640 6398 	movw	r3, #3736	; 0xe98
 8003f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	461a      	mov	r2, r3
 8003f86:	f640 639c 	movw	r3, #3740	; 0xe9c
 8003f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f8e:	0092      	lsls	r2, r2, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	edd3 7a00 	vldr	s15, [r3]
 8003f96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f9a:	f640 6390 	movw	r3, #3728	; 0xe90
 8003f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fa2:	edc3 7a00 	vstr	s15, [r3]
		velocity_array[velocity_index] = velocity_temp;
 8003fa6:	f640 6398 	movw	r3, #3736	; 0xe98
 8003faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	f640 639c 	movw	r3, #3740	; 0xe9c
 8003fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fba:	0092      	lsls	r2, r2, #2
 8003fbc:	4413      	add	r3, r2
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	601a      	str	r2, [r3, #0]
		velocity_index++;
 8003fc2:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	3301      	adds	r3, #1
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fd8:	701a      	strb	r2, [r3, #0]
		if (velocity_index == velocity_lpf_size)velocity_index = 0;
 8003fda:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	2b04      	cmp	r3, #4
 8003fe6:	d105      	bne.n	8003ff4 <HAL_SPI_TxRxCpltCallback+0x21c>
 8003fe8:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	701a      	strb	r2, [r3, #0]

		data_encoders.Velocity = (int32_t)((velocity_accumulate*10000.0f*60.0f)/360.0f/velocity_lpf_size);
 8003ff4:	f640 6390 	movw	r3, #3728	; 0xe90
 8003ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ffc:	edd3 7a00 	vldr	s15, [r3]
 8004000:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004004:	f2c4 631c 	movt	r3, #17948	; 0x461c
 8004008:	ee07 3a10 	vmov	s14, r3
 800400c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004010:	2300      	movs	r3, #0
 8004012:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8004016:	ee07 3a10 	vmov	s14, r3
 800401a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800401e:	2300      	movs	r3, #0
 8004020:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8004024:	ee06 3a90 	vmov	s13, r3
 8004028:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800402c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8004030:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004034:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004038:	ee17 2a90 	vmov	r2, s15
 800403c:	f640 6374 	movw	r3, #3700	; 0xe74
 8004040:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004044:	615a      	str	r2, [r3, #20]
		data_encoders.Encoder1_temp_x10 = (int16_t)(((uint16_t)(SPI1_rx_buff[2] << 8 | (SPI1_rx_buff[3]))));
 8004046:	f640 6358 	movw	r3, #3672	; 0xe58
 800404a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800404e:	789b      	ldrb	r3, [r3, #2]
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	b21a      	sxth	r2, r3
 8004054:	f640 6358 	movw	r3, #3672	; 0xe58
 8004058:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800405c:	78db      	ldrb	r3, [r3, #3]
 800405e:	b21b      	sxth	r3, r3
 8004060:	4313      	orrs	r3, r2
 8004062:	b21a      	sxth	r2, r3
 8004064:	f640 6374 	movw	r3, #3700	; 0xe74
 8004068:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800406c:	831a      	strh	r2, [r3, #24]
	}
	if (hspi == &hspi3) {
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	f641 2398 	movw	r3, #6808	; 0x1a98
 8004074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004078:	429a      	cmp	r2, r3
 800407a:	d12f      	bne.n	80040dc <HAL_SPI_TxRxCpltCallback+0x304>
		HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 1);
 800407c:	2201      	movs	r2, #1
 800407e:	2104      	movs	r1, #4
 8004080:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004084:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8004088:	f004 fb26 	bl	80086d8 <HAL_GPIO_WritePin>
		data_encoders.Encoder2_temp_x10 = (SPI3_rx_buff[3] << 8) | (SPI3_rx_buff[2]);
 800408c:	f640 6368 	movw	r3, #3688	; 0xe68
 8004090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004094:	78db      	ldrb	r3, [r3, #3]
 8004096:	021b      	lsls	r3, r3, #8
 8004098:	b21a      	sxth	r2, r3
 800409a:	f640 6368 	movw	r3, #3688	; 0xe68
 800409e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040a2:	789b      	ldrb	r3, [r3, #2]
 80040a4:	b21b      	sxth	r3, r3
 80040a6:	4313      	orrs	r3, r2
 80040a8:	b21a      	sxth	r2, r3
 80040aa:	f640 6374 	movw	r3, #3700	; 0xe74
 80040ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040b2:	835a      	strh	r2, [r3, #26]
		data_encoders.Encoder2_pos = (SPI3_rx_buff[0] << 6) | (SPI3_rx_buff[1] >> 2);
 80040b4:	f640 6368 	movw	r3, #3688	; 0xe68
 80040b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	019a      	lsls	r2, r3, #6
 80040c0:	f640 6368 	movw	r3, #3688	; 0xe68
 80040c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040c8:	785b      	ldrb	r3, [r3, #1]
 80040ca:	089b      	lsrs	r3, r3, #2
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	4313      	orrs	r3, r2
 80040d0:	461a      	mov	r2, r3
 80040d2:	f640 6374 	movw	r3, #3700	; 0xe74
 80040d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040da:	605a      	str	r2, [r3, #4]

	}
	//data_encoders.Calculated_pos = 10;

	Encoders_IRQ_callback(&data_encoders);
 80040dc:	f640 6370 	movw	r3, #3696	; 0xe70
 80040e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f640 6074 	movw	r0, #3700	; 0xe74
 80040ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80040ee:	4798      	blx	r3
}
 80040f0:	bf00      	nop
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 0);
 8004100:	2200      	movs	r2, #0
 8004102:	2140      	movs	r1, #64	; 0x40
 8004104:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004108:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800410c:	f004 fae4 	bl	80086d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 0);
 8004110:	2200      	movs	r2, #0
 8004112:	2104      	movs	r1, #4
 8004114:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004118:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800411c:	f004 fadc 	bl	80086d8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, SPI1_tx_buff, SPI1_rx_buff, ORBIS_SPI_SIZE);
 8004120:	2305      	movs	r3, #5
 8004122:	f640 6258 	movw	r2, #3672	; 0xe58
 8004126:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800412a:	f640 6150 	movw	r1, #3664	; 0xe50
 800412e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004132:	f641 2034 	movw	r0, #6708	; 0x1a34
 8004136:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800413a:	f005 fae3 	bl	8009704 <HAL_SPI_TransmitReceive_DMA>
	HAL_SPI_TransmitReceive_DMA(&hspi3, SPI3_tx_buff, SPI3_rx_buff, ORBIS_SPI_SIZE);
 800413e:	2305      	movs	r3, #5
 8004140:	f640 6268 	movw	r2, #3688	; 0xe68
 8004144:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004148:	f640 6160 	movw	r1, #3680	; 0xe60
 800414c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004150:	f641 2098 	movw	r0, #6808	; 0x1a98
 8004154:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004158:	f005 fad4 	bl	8009704 <HAL_SPI_TransmitReceive_DMA>

	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 1);
 800415c:	2201      	movs	r2, #1
 800415e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004162:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004166:	f004 fab7 	bl	80086d8 <HAL_GPIO_WritePin>
	run();
 800416a:	f7fd fc27 	bl	80019bc <run>
	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 0);
 800416e:	2200      	movs	r2, #0
 8004170:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004174:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004178:	f004 faae 	bl	80086d8 <HAL_GPIO_WritePin>
}
 800417c:	bf00      	nop
 800417e:	3708      	adds	r7, #8
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <flash_write>:

Flash* flash_read(uint32_t address){
    return (Flash*)address;
}

void flash_write(uint32_t page, uint64_t data[], uint32_t size){
 8004184:	b580      	push	{r7, lr}
 8004186:	b08c      	sub	sp, #48	; 0x30
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
	uint32_t PageError;
	FLASH_EraseInitTypeDef pEraseInit = {
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]
 8004194:	2301      	movs	r3, #1
 8004196:	61bb      	str	r3, [r7, #24]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	61fb      	str	r3, [r7, #28]
 800419c:	2301      	movs	r3, #1
 800419e:	623b      	str	r3, [r7, #32]
			.NbPages = 1,
			.Page = page,
			.TypeErase = FLASH_TYPEERASE_PAGES
	};

	HAL_FLASH_Unlock();
 80041a0:	f004 f82a 	bl	80081f8 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 80041a4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80041a8:	f107 0314 	add.w	r3, r7, #20
 80041ac:	4611      	mov	r1, r2
 80041ae:	4618      	mov	r0, r3
 80041b0:	f004 f870 	bl	8008294 <HAL_FLASHEx_Erase>

    for(int i = 0; i < size/sizeof(uint64_t); i++){
 80041b4:	2300      	movs	r3, #0
 80041b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041b8:	e014      	b.n	80041e4 <flash_write+0x60>
    	uint32_t address = FLASH_BASE + PAGE_SIZE*page + i*sizeof(uint64_t);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80041c0:	021a      	lsls	r2, r3, #8
 80041c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c4:	4413      	add	r3, r2
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	62bb      	str	r3, [r7, #40]	; 0x28
    	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,address, data[i]);
 80041ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	4413      	add	r3, r2
 80041d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041d8:	2000      	movs	r0, #0
 80041da:	f003 ff53 	bl	8008084 <HAL_FLASH_Program>
    for(int i = 0; i < size/sizeof(uint64_t); i++){
 80041de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e0:	3301      	adds	r3, #1
 80041e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	08da      	lsrs	r2, r3, #3
 80041e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d8e5      	bhi.n	80041ba <flash_write+0x36>
    }
    HAL_FLASH_Lock();
 80041ee:	f004 f819 	bl	8008224 <HAL_FLASH_Lock>
}
 80041f2:	bf00      	nop
 80041f4:	3730      	adds	r7, #48	; 0x30
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <Flash_init>:

void Flash_init(uint8_t RAM_CMP){
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b082      	sub	sp, #8
 80041fe:	af00      	add	r7, sp, #0
 8004200:	4603      	mov	r3, r0
 8004202:	71fb      	strb	r3, [r7, #7]
	if (memcmp(ptr, &RAM, RAM_COMPARE) && RAM_CMP){
 8004204:	f240 03b0 	movw	r3, #176	; 0xb0
 8004208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	225e      	movs	r2, #94	; 0x5e
 8004210:	f240 01b8 	movw	r1, #184	; 0xb8
 8004214:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004218:	4618      	mov	r0, r3
 800421a:	f008 f813 	bl	800c244 <memcmp>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d01e      	beq.n	8004262 <Flash_init+0x68>
 8004224:	79fb      	ldrb	r3, [r7, #7]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01b      	beq.n	8004262 <Flash_init+0x68>
		memcpy(&Stored_in_RAM, ptr, sizeof(Flash));
 800422a:	f240 03b0 	movw	r3, #176	; 0xb0
 800422e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f44f 6297 	mov.w	r2, #1208	; 0x4b8
 8004238:	4619      	mov	r1, r3
 800423a:	f640 60b0 	movw	r0, #3760	; 0xeb0
 800423e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004242:	f008 f88e 	bl	800c362 <memcpy>
		memcpy(&Stored_in_RAM, &RAM, RAM_COMPARE);
 8004246:	225e      	movs	r2, #94	; 0x5e
 8004248:	f240 01b8 	movw	r1, #184	; 0xb8
 800424c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004250:	f640 60b0 	movw	r0, #3760	; 0xeb0
 8004254:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004258:	f008 f883 	bl	800c362 <memcpy>
		Flash_save();
 800425c:	f000 f814 	bl	8004288 <Flash_save>
 8004260:	e00e      	b.n	8004280 <Flash_init+0x86>
	}
	else memcpy(&Stored_in_RAM, ptr, sizeof(Flash));
 8004262:	f240 03b0 	movw	r3, #176	; 0xb0
 8004266:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f44f 6297 	mov.w	r2, #1208	; 0x4b8
 8004270:	4619      	mov	r1, r3
 8004272:	f640 60b0 	movw	r0, #3760	; 0xeb0
 8004276:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800427a:	f008 f872 	bl	800c362 <memcpy>
}
 800427e:	bf00      	nop
 8004280:	bf00      	nop
 8004282:	3708      	adds	r7, #8
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <Flash_save>:

void Flash_save(){
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
	flash_write(PAGE_NUMBER, (uint64_t*)&Stored_in_RAM, sizeof(Flash));
 800428c:	f44f 6297 	mov.w	r2, #1208	; 0x4b8
 8004290:	f640 61b0 	movw	r1, #3760	; 0xeb0
 8004294:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004298:	203f      	movs	r0, #63	; 0x3f
 800429a:	f7ff ff73 	bl	8004184 <flash_write>
}
 800429e:	bf00      	nop
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <Flash_get_values>:

Flash *Flash_get_values(){
 80042a2:	b480      	push	{r7}
 80042a4:	af00      	add	r7, sp, #0
	return &Stored_in_RAM; //*ptr;// = flash_read(FLASH_BASE + PAGE_SIZE*PAGE_NUMBER);
 80042a6:	f640 63b0 	movw	r3, #3760	; 0xeb0
 80042aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <Compute>:
#include "PID.h"

#include <stdio.h>

void Compute(PID_instance *val)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
	if(!val->inAuto) return;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 80a1 	beq.w	800440e <Compute+0x156>
	/*Compute all the working error variables*/
	float error = val->Setpoint - val->Input;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	ed93 7a02 	vldr	s14, [r3, #8]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	edd3 7a00 	vldr	s15, [r3]
 80042d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042dc:	edc7 7a03 	vstr	s15, [r7, #12]
	float dInput = (val->Input - val->lastInput);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	ed93 7a00 	vldr	s14, [r3]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80042ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042f0:	edc7 7a02 	vstr	s15, [r7, #8]
	val->outputSum+= (val->ki * error);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	ed93 7a03 	vldr	s14, [r3, #12]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	edd3 6a06 	vldr	s13, [r3, #24]
 8004300:	edd7 7a03 	vldr	s15, [r7, #12]
 8004304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004308:	ee77 7a27 	vadd.f32	s15, s14, s15
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	edc3 7a03 	vstr	s15, [r3, #12]

	/*Add Proportional on Measurement, if P_ON_M is specified*/
	if(val->pOnM) val->outputSum-= val->pOnMKp * dInput;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00e      	beq.n	800433a <Compute+0x82>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8004328:	edd7 7a02 	vldr	s15, [r7, #8]
 800432c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004330:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	edc3 7a03 	vstr	s15, [r3, #12]

	if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	ed93 7a03 	vldr	s14, [r3, #12]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004346:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800434a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800434e:	dd04      	ble.n	800435a <Compute+0xa2>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	60da      	str	r2, [r3, #12]
 8004358:	e00e      	b.n	8004378 <Compute+0xc0>
	else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	ed93 7a03 	vldr	s14, [r3, #12]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	edd3 7a08 	vldr	s15, [r3, #32]
 8004366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800436a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436e:	d503      	bpl.n	8004378 <Compute+0xc0>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a1a      	ldr	r2, [r3, #32]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	60da      	str	r2, [r3, #12]

	/*Add Proportional on Error, if P_ON_E is specified*/
	if(val->pOnE) val->Output = val->pOnEKp * error;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00a      	beq.n	8004398 <Compute+0xe0>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8004388:	edd7 7a03 	vldr	s15, [r7, #12]
 800438c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	edc3 7a01 	vstr	s15, [r3, #4]
 8004396:	e002      	b.n	800439e <Compute+0xe6>
	else val->Output = 0;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	605a      	str	r2, [r3, #4]

	/*Compute Rest of PID Output*/
	val->Output += val->outputSum - val->kd * dInput;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	ed93 7a01 	vldr	s14, [r3, #4]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	edd3 6a03 	vldr	s13, [r3, #12]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	ed93 6a07 	vldr	s12, [r3, #28]
 80043b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80043b4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80043b8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80043bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	edc3 7a01 	vstr	s15, [r3, #4]

	if(val->Output > val->outMax) val->Output = val->outMax;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80043d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043da:	dd04      	ble.n	80043e6 <Compute+0x12e>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	605a      	str	r2, [r3, #4]
 80043e4:	e00e      	b.n	8004404 <Compute+0x14c>
	else if(val->Output < val->outMin) val->Output = val->outMin;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	edd3 7a08 	vldr	s15, [r3, #32]
 80043f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043fa:	d503      	bpl.n	8004404 <Compute+0x14c>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a1a      	ldr	r2, [r3, #32]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	605a      	str	r2, [r3, #4]

	/*Remember some variables for next time*/
	val->lastInput = val->Input;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	611a      	str	r2, [r3, #16]
 800440c:	e000      	b.n	8004410 <Compute+0x158>
	if(!val->inAuto) return;
 800440e:	bf00      	nop
}
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <SetTunings>:

void SetTunings(PID_instance *val, float Kp, float Ki, float Kd, float pOn)
{
 800441a:	b480      	push	{r7}
 800441c:	b089      	sub	sp, #36	; 0x24
 800441e:	af00      	add	r7, sp, #0
 8004420:	6178      	str	r0, [r7, #20]
 8004422:	ed87 0a04 	vstr	s0, [r7, #16]
 8004426:	edc7 0a03 	vstr	s1, [r7, #12]
 800442a:	ed87 1a02 	vstr	s2, [r7, #8]
 800442e:	edc7 1a01 	vstr	s3, [r7, #4]
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 8004432:	edd7 7a04 	vldr	s15, [r7, #16]
 8004436:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800443a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800443e:	f100 80a3 	bmi.w	8004588 <SetTunings+0x16e>
 8004442:	edd7 7a03 	vldr	s15, [r7, #12]
 8004446:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800444a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800444e:	f100 809b 	bmi.w	8004588 <SetTunings+0x16e>
 8004452:	edd7 7a02 	vldr	s15, [r7, #8]
 8004456:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800445a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800445e:	f100 8093 	bmi.w	8004588 <SetTunings+0x16e>
 8004462:	edd7 7a01 	vldr	s15, [r7, #4]
 8004466:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800446a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800446e:	f100 808b 	bmi.w	8004588 <SetTunings+0x16e>
 8004472:	edd7 7a01 	vldr	s15, [r7, #4]
 8004476:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800447a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800447e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004482:	f300 8081 	bgt.w	8004588 <SetTunings+0x16e>

   val->pOnE = pOn>0; //some p on error is desired;
 8004486:	edd7 7a01 	vldr	s15, [r7, #4]
 800448a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800448e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004492:	bfcc      	ite	gt
 8004494:	2301      	movgt	r3, #1
 8004496:	2300      	movle	r3, #0
 8004498:	b2db      	uxtb	r3, r3
 800449a:	461a      	mov	r2, r3
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
   val->pOnM = pOn<1; //some p on measurement is desired;
 80044a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80044a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80044aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044b2:	bf4c      	ite	mi
 80044b4:	2301      	movmi	r3, #1
 80044b6:	2300      	movpl	r3, #0
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	461a      	mov	r2, r3
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

   float SampleTimeInSec = ((float)val->SampleTime)/1000000;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c6:	ee07 3a90 	vmov	s15, r3
 80044ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044ce:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80044d2:	f6c4 1374 	movt	r3, #18804	; 0x4974
 80044d6:	ee06 3a90 	vmov	s13, r3
 80044da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044de:	edc7 7a07 	vstr	s15, [r7, #28]
   val->kp = Kp;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	615a      	str	r2, [r3, #20]
   val->ki = Ki * SampleTimeInSec;
 80044e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80044ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80044f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	edc3 7a06 	vstr	s15, [r3, #24]
   val->kd = Kd / SampleTimeInSec;
 80044fa:	edd7 6a02 	vldr	s13, [r7, #8]
 80044fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8004502:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	edc3 7a07 	vstr	s15, [r3, #28]

  if(val->controllerDirection ==REVERSE)
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004510:	2b01      	cmp	r3, #1
 8004512:	d120      	bne.n	8004556 <SetTunings+0x13c>
   {
	  val->kp = (0 - val->kp);
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	edd3 7a05 	vldr	s15, [r3, #20]
 800451a:	2300      	movs	r3, #0
 800451c:	ee07 3a10 	vmov	s14, r3
 8004520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	edc3 7a05 	vstr	s15, [r3, #20]
	  val->ki = (0 - val->ki);
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	edd3 7a06 	vldr	s15, [r3, #24]
 8004530:	2300      	movs	r3, #0
 8004532:	ee07 3a10 	vmov	s14, r3
 8004536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	edc3 7a06 	vstr	s15, [r3, #24]
	  val->kd = (0 - val->kd);
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	edd3 7a07 	vldr	s15, [r3, #28]
 8004546:	2300      	movs	r3, #0
 8004548:	ee07 3a10 	vmov	s14, r3
 800454c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	edc3 7a07 	vstr	s15, [r3, #28]
   }

  val->pOnEKp = pOn * val->kp;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	ed93 7a05 	vldr	s14, [r3, #20]
 800455c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  val->pOnMKp = (1 - pOn) * val->kp;
 800456a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800456e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004572:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	edd3 7a05 	vldr	s15, [r3, #20]
 800457c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8004586:	e000      	b.n	800458a <SetTunings+0x170>
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 8004588:	bf00      	nop
}
 800458a:	3724      	adds	r7, #36	; 0x24
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <SetSampleTime>:

void SetSampleTime(PID_instance *val, int NewSampleTime)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
   if (NewSampleTime > 0)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	dd25      	ble.n	80045f0 <SetSampleTime+0x5c>
   {
      float ratio  = (float)NewSampleTime
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	ee07 3a90 	vmov	s15, r3
 80045aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
                      / (float)val->SampleTime;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b2:	ee07 3a90 	vmov	s15, r3
 80045b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
      float ratio  = (float)NewSampleTime
 80045ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045be:	edc7 7a03 	vstr	s15, [r7, #12]
      val->ki *= ratio;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	ed93 7a06 	vldr	s14, [r3, #24]
 80045c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80045cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	edc3 7a06 	vstr	s15, [r3, #24]
      val->kd /= ratio;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	edd3 6a07 	vldr	s13, [r3, #28]
 80045dc:	ed97 7a03 	vldr	s14, [r7, #12]
 80045e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	edc3 7a07 	vstr	s15, [r3, #28]
      val->SampleTime = (unsigned long)NewSampleTime;
 80045ea:	683a      	ldr	r2, [r7, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	629a      	str	r2, [r3, #40]	; 0x28
   }
}
 80045f0:	bf00      	nop
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <SetOutputLimits>:

void SetOutputLimits(PID_instance *val, float Min, float Max)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	ed87 0a02 	vstr	s0, [r7, #8]
 8004608:	edc7 0a01 	vstr	s1, [r7, #4]
   if(Min > Max) return;
 800460c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004610:	edd7 7a01 	vldr	s15, [r7, #4]
 8004614:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800461c:	dc44      	bgt.n	80046a8 <SetOutputLimits+0xac>
   val->outMin = Min;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	621a      	str	r2, [r3, #32]
   val->outMax = Max;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	625a      	str	r2, [r3, #36]	; 0x24

   if(val->Output > val->outMax) val->Output = val->outMax;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	ed93 7a01 	vldr	s14, [r3, #4]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004636:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800463a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800463e:	dd04      	ble.n	800464a <SetOutputLimits+0x4e>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	605a      	str	r2, [r3, #4]
 8004648:	e00e      	b.n	8004668 <SetOutputLimits+0x6c>
   else if(val->Output < val->outMin) val->Output = val->outMin;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	ed93 7a01 	vldr	s14, [r3, #4]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	edd3 7a08 	vldr	s15, [r3, #32]
 8004656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800465a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800465e:	d503      	bpl.n	8004668 <SetOutputLimits+0x6c>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6a1a      	ldr	r2, [r3, #32]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	605a      	str	r2, [r3, #4]

   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	ed93 7a03 	vldr	s14, [r3, #12]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800467c:	dd04      	ble.n	8004688 <SetOutputLimits+0x8c>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	60da      	str	r2, [r3, #12]
 8004686:	e010      	b.n	80046aa <SetOutputLimits+0xae>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	ed93 7a03 	vldr	s14, [r3, #12]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	edd3 7a08 	vldr	s15, [r3, #32]
 8004694:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800469c:	d505      	bpl.n	80046aa <SetOutputLimits+0xae>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a1a      	ldr	r2, [r3, #32]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	60da      	str	r2, [r3, #12]
 80046a6:	e000      	b.n	80046aa <SetOutputLimits+0xae>
   if(Min > Max) return;
 80046a8:	bf00      	nop
}
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <SetMode>:

void SetMode(PID_instance *val, int Mode)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
    uint8_t newAuto = (Mode == AUTOMATIC);
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	bf0c      	ite	eq
 80046c4:	2301      	moveq	r3, #1
 80046c6:	2300      	movne	r3, #0
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	73fb      	strb	r3, [r7, #15]
    if(newAuto == !val->inAuto)
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80046d4:	2a00      	cmp	r2, #0
 80046d6:	bf0c      	ite	eq
 80046d8:	2201      	moveq	r2, #1
 80046da:	2200      	movne	r2, #0
 80046dc:	b2d2      	uxtb	r2, r2
 80046de:	4293      	cmp	r3, r2
 80046e0:	d102      	bne.n	80046e8 <SetMode+0x34>
    {  /*we just went from manual to auto*/
        Initialize(val);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f808 	bl	80046f8 <Initialize>
    }
    val->inAuto = newAuto;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	7bfa      	ldrb	r2, [r7, #15]
 80046ec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80046f0:	bf00      	nop
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <Initialize>:

void Initialize(PID_instance *val)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
	val->lastInput = val->Input;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	611a      	str	r2, [r3, #16]
	val->outputSum = val->Output;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	60da      	str	r2, [r3, #12]
   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	ed93 7a03 	vldr	s14, [r3, #12]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800471c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004724:	dd04      	ble.n	8004730 <Initialize+0x38>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	60da      	str	r2, [r3, #12]
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
}
 800472e:	e00f      	b.n	8004750 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	ed93 7a03 	vldr	s14, [r3, #12]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	edd3 7a08 	vldr	s15, [r3, #32]
 800473c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004744:	d400      	bmi.n	8004748 <Initialize+0x50>
}
 8004746:	e003      	b.n	8004750 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a1a      	ldr	r2, [r3, #32]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	60da      	str	r2, [r3, #12]
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <SetControllerDirection>:

void SetControllerDirection(PID_instance *val, int Direction)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
	val->controllerDirection = Direction;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <PrintServerPrintf>:
/* For convenience, define a pointer to UART handle */
UART_HandleTypeDef *uart_handle_p = &huart1;

volatile uint8_t buff[PRINT_BUFFER_SIZE];
void PrintServerPrintf(const char *fmt, ...)
{
 8004778:	b40f      	push	{r0, r1, r2, r3}
 800477a:	b590      	push	{r4, r7, lr}
 800477c:	b083      	sub	sp, #12
 800477e:	af00      	add	r7, sp, #0
/* local variable to store the final text string to be sent to UART */

/* va_list is a type to hold information about variable arguments */
va_list args;
/* va_start must be called before accessing variable argument list */
va_start(args, fmt);
 8004780:	f107 031c 	add.w	r3, r7, #28
 8004784:	607b      	str	r3, [r7, #4]
*
* The vsnprintf() function converts each entry in the argument list
* according to the corresponding format specifier in format. The format has
* the same form and function as the format string for the printf()
* function. */
vsnprintf((char *)buff, PRINT_BUFFER_SIZE, fmt, args);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800478e:	f241 3068 	movw	r0, #4968	; 0x1368
 8004792:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004796:	f007 fd47 	bl	800c228 <vsniprintf>
/* va_end should be executed before the function returns whenever
* va_start has been previously used in that function */
va_end(args);
HAL_UART_Transmit_DMA(uart_handle_p, (uint8_t *)buff, strlen((char *)buff));
 800479a:	f240 5370 	movw	r3, #1392	; 0x570
 800479e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047a2:	681c      	ldr	r4, [r3, #0]
 80047a4:	f241 3068 	movw	r0, #4968	; 0x1368
 80047a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80047ac:	f7fb fd88 	bl	80002c0 <strlen>
 80047b0:	4603      	mov	r3, r0
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	461a      	mov	r2, r3
 80047b6:	f241 3168 	movw	r1, #4968	; 0x1368
 80047ba:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80047be:	4620      	mov	r0, r4
 80047c0:	f006 f968 	bl	800aa94 <HAL_UART_Transmit_DMA>
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80047ce:	b004      	add	sp, #16
 80047d0:	4770      	bx	lr

080047d2 <dac_value>:
#define Vref 3000

uint16_t calibrating = 0;
volatile uint32_t Voltage_offset_temp[3] = {0};

void dac_value(uint16_t V_dac){
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b084      	sub	sp, #16
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	4603      	mov	r3, r0
 80047da:	80fb      	strh	r3, [r7, #6]
	uint16_t dac_value = ((V_dac*ADC_RES)/VDDA);
 80047dc:	88fa      	ldrh	r2, [r7, #6]
 80047de:	4613      	mov	r3, r2
 80047e0:	031b      	lsls	r3, r3, #12
 80047e2:	1a9a      	subs	r2, r3, r2
 80047e4:	f241 53b4 	movw	r3, #5556	; 0x15b4
 80047e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047ec:	881b      	ldrh	r3, [r3, #0]
 80047ee:	b21b      	sxth	r3, r3
 80047f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80047f4:	81fb      	strh	r3, [r7, #14]
	HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 80047f6:	89fb      	ldrh	r3, [r7, #14]
 80047f8:	2200      	movs	r2, #0
 80047fa:	2100      	movs	r1, #0
 80047fc:	f641 0004 	movw	r0, #6148	; 0x1804
 8004800:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004804:	f002 fe1e 	bl	8007444 <HAL_DAC_SetValue>
}
 8004808:	bf00      	nop
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <ADC_CAL>:

void ADC_CAL(){
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
	VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[3]/number_of_oversample);
 8004814:	f240 5374 	movw	r3, #1396	; 0x574
 8004818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	881b      	ldrh	r3, [r3, #0]
 8004820:	461a      	mov	r2, r3
 8004822:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004826:	fb02 f303 	mul.w	r3, r2, r3
 800482a:	461a      	mov	r2, r3
 800482c:	f241 5368 	movw	r3, #5480	; 0x1568
 8004830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	fbb2 f3f3 	udiv	r3, r2, r3
 800483c:	b21a      	sxth	r2, r3
 800483e:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004842:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004846:	801a      	strh	r2, [r3, #0]
	Voltage_offset_temp[0] += (int32_t)((adc_result_DMA[2]/number_of_oversample*VDDA)/4095)*153/100; //*153/100
 8004848:	f241 5368 	movw	r3, #5480	; 0x1568
 800484c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	091a      	lsrs	r2, r3, #4
 8004854:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004858:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800485c:	881b      	ldrh	r3, [r3, #0]
 800485e:	b21b      	sxth	r3, r3
 8004860:	fb03 f202 	mul.w	r2, r3, r2
 8004864:	f240 1301 	movw	r3, #257	; 0x101
 8004868:	f2c0 0310 	movt	r3, #16
 800486c:	fba3 1302 	umull	r1, r3, r3, r2
 8004870:	1ad2      	subs	r2, r2, r3
 8004872:	0852      	lsrs	r2, r2, #1
 8004874:	4413      	add	r3, r2
 8004876:	0adb      	lsrs	r3, r3, #11
 8004878:	461a      	mov	r2, r3
 800487a:	4613      	mov	r3, r2
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	4413      	add	r3, r2
 8004880:	011a      	lsls	r2, r3, #4
 8004882:	441a      	add	r2, r3
 8004884:	f248 531f 	movw	r3, #34079	; 0x851f
 8004888:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800488c:	fb83 1302 	smull	r1, r3, r3, r2
 8004890:	1159      	asrs	r1, r3, #5
 8004892:	17d3      	asrs	r3, r2, #31
 8004894:	1aca      	subs	r2, r1, r3
 8004896:	f241 53e0 	movw	r3, #5600	; 0x15e0
 800489a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	441a      	add	r2, r3
 80048a2:	f241 53e0 	movw	r3, #5600	; 0x15e0
 80048a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048aa:	601a      	str	r2, [r3, #0]
	Voltage_offset_temp[1] += (int32_t)((adc_result_DMA[1]/number_of_oversample*VDDA)/4095)*153/100;
 80048ac:	f241 5368 	movw	r3, #5480	; 0x1568
 80048b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	091a      	lsrs	r2, r3, #4
 80048b8:	f241 53b4 	movw	r3, #5556	; 0x15b4
 80048bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048c0:	881b      	ldrh	r3, [r3, #0]
 80048c2:	b21b      	sxth	r3, r3
 80048c4:	fb03 f202 	mul.w	r2, r3, r2
 80048c8:	f240 1301 	movw	r3, #257	; 0x101
 80048cc:	f2c0 0310 	movt	r3, #16
 80048d0:	fba3 1302 	umull	r1, r3, r3, r2
 80048d4:	1ad2      	subs	r2, r2, r3
 80048d6:	0852      	lsrs	r2, r2, #1
 80048d8:	4413      	add	r3, r2
 80048da:	0adb      	lsrs	r3, r3, #11
 80048dc:	461a      	mov	r2, r3
 80048de:	4613      	mov	r3, r2
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4413      	add	r3, r2
 80048e4:	011a      	lsls	r2, r3, #4
 80048e6:	441a      	add	r2, r3
 80048e8:	f248 531f 	movw	r3, #34079	; 0x851f
 80048ec:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80048f0:	fb83 1302 	smull	r1, r3, r3, r2
 80048f4:	1159      	asrs	r1, r3, #5
 80048f6:	17d3      	asrs	r3, r2, #31
 80048f8:	1aca      	subs	r2, r1, r3
 80048fa:	f241 53e0 	movw	r3, #5600	; 0x15e0
 80048fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	441a      	add	r2, r3
 8004906:	f241 53e0 	movw	r3, #5600	; 0x15e0
 800490a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800490e:	605a      	str	r2, [r3, #4]
	Voltage_offset_temp[2] += (int32_t)((adc_result_DMA[0]/number_of_oversample*VDDA)/4095)*153/100;
 8004910:	f241 5368 	movw	r3, #5480	; 0x1568
 8004914:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	091a      	lsrs	r2, r3, #4
 800491c:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004920:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004924:	881b      	ldrh	r3, [r3, #0]
 8004926:	b21b      	sxth	r3, r3
 8004928:	fb03 f202 	mul.w	r2, r3, r2
 800492c:	f240 1301 	movw	r3, #257	; 0x101
 8004930:	f2c0 0310 	movt	r3, #16
 8004934:	fba3 1302 	umull	r1, r3, r3, r2
 8004938:	1ad2      	subs	r2, r2, r3
 800493a:	0852      	lsrs	r2, r2, #1
 800493c:	4413      	add	r3, r2
 800493e:	0adb      	lsrs	r3, r3, #11
 8004940:	461a      	mov	r2, r3
 8004942:	4613      	mov	r3, r2
 8004944:	00db      	lsls	r3, r3, #3
 8004946:	4413      	add	r3, r2
 8004948:	011a      	lsls	r2, r3, #4
 800494a:	441a      	add	r2, r3
 800494c:	f248 531f 	movw	r3, #34079	; 0x851f
 8004950:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004954:	fb83 1302 	smull	r1, r3, r3, r2
 8004958:	1159      	asrs	r1, r3, #5
 800495a:	17d3      	asrs	r3, r2, #31
 800495c:	1aca      	subs	r2, r1, r3
 800495e:	f241 53e0 	movw	r3, #5600	; 0x15e0
 8004962:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	441a      	add	r2, r3
 800496a:	f241 53e0 	movw	r3, #5600	; 0x15e0
 800496e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004972:	609a      	str	r2, [r3, #8]
	calibrating--;
 8004974:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	3b01      	subs	r3, #1
 8004980:	b29a      	uxth	r2, r3
 8004982:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800498a:	801a      	strh	r2, [r3, #0]

	if(!calibrating){
 800498c:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004990:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004994:	881b      	ldrh	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d132      	bne.n	8004a00 <ADC_CAL+0x1f0>
		Voltage_offset[0] = Voltage_offset_temp[0]/number_of_calibration_points;
 800499a:	f241 53e0 	movw	r3, #5600	; 0x15e0
 800499e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80049a8:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80049ac:	fba3 2302 	umull	r2, r3, r3, r2
 80049b0:	099a      	lsrs	r2, r3, #6
 80049b2:	f241 53a8 	movw	r3, #5544	; 0x15a8
 80049b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049ba:	601a      	str	r2, [r3, #0]
		Voltage_offset[1] = Voltage_offset_temp[1]/number_of_calibration_points;
 80049bc:	f241 53e0 	movw	r3, #5600	; 0x15e0
 80049c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80049ca:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80049ce:	fba3 2302 	umull	r2, r3, r3, r2
 80049d2:	099a      	lsrs	r2, r3, #6
 80049d4:	f241 53a8 	movw	r3, #5544	; 0x15a8
 80049d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049dc:	605a      	str	r2, [r3, #4]
		Voltage_offset[2] = Voltage_offset_temp[2]/number_of_calibration_points;
 80049de:	f241 53e0 	movw	r3, #5600	; 0x15e0
 80049e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80049ec:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80049f0:	fba3 2302 	umull	r2, r3, r3, r2
 80049f4:	099a      	lsrs	r2, r3, #6
 80049f6:	f241 53a8 	movw	r3, #5544	; 0x15a8
 80049fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049fe:	609a      	str	r2, [r3, #8]
	}
}
 8004a00:	bf00      	nop
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <current_init>:

void current_init(Current_Callback __IRQ_callback){
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b082      	sub	sp, #8
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
	//ADC_CAL_init(&hadc1);
	calibrating = number_of_calibration_points;
 8004a12:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a1e:	801a      	strh	r2, [r3, #0]

	Curent_IRQ_callback = __IRQ_callback;
 8004a20:	f241 53b8 	movw	r3, #5560	; 0x15b8
 8004a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_result_DMA, number_of_channels*2);
 8004a2c:	2208      	movs	r2, #8
 8004a2e:	f241 5168 	movw	r1, #5480	; 0x1568
 8004a32:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004a36:	f241 6044 	movw	r0, #5700	; 0x1644
 8004a3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a3e:	f002 fb25 	bl	800708c <HAL_ADC_Start_DMA>


	HAL_DAC_Init(&hdac1);
 8004a42:	f641 0004 	movw	r0, #6148	; 0x1804
 8004a46:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a4a:	f002 fcaf 	bl	80073ac <HAL_DAC_Init>
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8004a4e:	2100      	movs	r1, #0
 8004a50:	f641 0004 	movw	r0, #6148	; 0x1804
 8004a54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a58:	f002 fcbe 	bl	80073d8 <HAL_DAC_Start>
}
 8004a5c:	bf00      	nop
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <voltage_temperature_init>:
void voltage_temperature_init(VT_Callback __IRQ_callback){
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
	VT_IRQ_callback = __IRQ_callback;
 8004a6c:	f241 53cc 	movw	r3, #5580	; 0x15cc
 8004a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)VT_adc_result_DMA, number_of_VT_channels*2);
 8004a78:	2208      	movs	r2, #8
 8004a7a:	f241 5188 	movw	r1, #5512	; 0x1588
 8004a7e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004a82:	f241 60b0 	movw	r0, #5808	; 0x16b0
 8004a86:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a8a:	f002 faff 	bl	800708c <HAL_ADC_Start_DMA>
}
 8004a8e:	bf00      	nop
 8004a90:	3708      	adds	r7, #8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b082      	sub	sp, #8
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	f241 6344 	movw	r3, #5700	; 0x1644
 8004aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	f040 80d6 	bne.w	8004c5a <HAL_ADC_ConvHalfCpltCallback+0x1c4>
		if(calibrating)ADC_CAL();
 8004aae:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ab6:	881b      	ldrh	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d002      	beq.n	8004ac2 <HAL_ADC_ConvHalfCpltCallback+0x2c>
 8004abc:	f7ff fea8 	bl	8004810 <ADC_CAL>
 8004ac0:	e0cb      	b.n	8004c5a <HAL_ADC_ConvHalfCpltCallback+0x1c4>
		else {
			VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[3]/number_of_oversample);
 8004ac2:	f240 5374 	movw	r3, #1396	; 0x574
 8004ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	881b      	ldrh	r3, [r3, #0]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004ad4:	fb02 f303 	mul.w	r3, r2, r3
 8004ad8:	461a      	mov	r2, r3
 8004ada:	f241 5368 	movw	r3, #5480	; 0x1568
 8004ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	091b      	lsrs	r3, r3, #4
 8004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aea:	b21a      	sxth	r2, r3
 8004aec:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004af4:	801a      	strh	r2, [r3, #0]
			data.Current_M1 = -(int32_t)(((((int32_t)adc_result_DMA[2]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[0])*50;
 8004af6:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4619      	mov	r1, r3
 8004b02:	f241 5368 	movw	r3, #5480	; 0x1568
 8004b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	da00      	bge.n	8004b12 <HAL_ADC_ConvHalfCpltCallback+0x7c>
 8004b10:	330f      	adds	r3, #15
 8004b12:	111b      	asrs	r3, r3, #4
 8004b14:	461a      	mov	r2, r3
 8004b16:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b1e:	881b      	ldrh	r3, [r3, #0]
 8004b20:	b21b      	sxth	r3, r3
 8004b22:	fb02 f303 	mul.w	r3, r2, r3
 8004b26:	2281      	movs	r2, #129	; 0x81
 8004b28:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004b2c:	fb82 0203 	smull	r0, r2, r2, r3
 8004b30:	441a      	add	r2, r3
 8004b32:	12d2      	asrs	r2, r2, #11
 8004b34:	17db      	asrs	r3, r3, #31
 8004b36:	1ad2      	subs	r2, r2, r3
 8004b38:	4613      	mov	r3, r2
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	4413      	add	r3, r2
 8004b3e:	011a      	lsls	r2, r3, #4
 8004b40:	441a      	add	r2, r3
 8004b42:	f248 531f 	movw	r3, #34079	; 0x851f
 8004b46:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004b4a:	fb83 0302 	smull	r0, r3, r3, r2
 8004b4e:	115b      	asrs	r3, r3, #5
 8004b50:	17d2      	asrs	r2, r2, #31
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	440b      	add	r3, r1
 8004b56:	2232      	movs	r2, #50	; 0x32
 8004b58:	fb03 f202 	mul.w	r2, r3, r2
 8004b5c:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b64:	601a      	str	r2, [r3, #0]
			data.Current_M2 = -(int32_t)(((((int32_t)adc_result_DMA[1]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[1])*50;
 8004b66:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	4619      	mov	r1, r3
 8004b72:	f241 5368 	movw	r3, #5480	; 0x1568
 8004b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	da00      	bge.n	8004b82 <HAL_ADC_ConvHalfCpltCallback+0xec>
 8004b80:	330f      	adds	r3, #15
 8004b82:	111b      	asrs	r3, r3, #4
 8004b84:	461a      	mov	r2, r3
 8004b86:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	b21b      	sxth	r3, r3
 8004b92:	fb02 f303 	mul.w	r3, r2, r3
 8004b96:	2281      	movs	r2, #129	; 0x81
 8004b98:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004b9c:	fb82 0203 	smull	r0, r2, r2, r3
 8004ba0:	441a      	add	r2, r3
 8004ba2:	12d2      	asrs	r2, r2, #11
 8004ba4:	17db      	asrs	r3, r3, #31
 8004ba6:	1ad2      	subs	r2, r2, r3
 8004ba8:	4613      	mov	r3, r2
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	4413      	add	r3, r2
 8004bae:	011a      	lsls	r2, r3, #4
 8004bb0:	441a      	add	r2, r3
 8004bb2:	f248 531f 	movw	r3, #34079	; 0x851f
 8004bb6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004bba:	fb83 0302 	smull	r0, r3, r3, r2
 8004bbe:	115b      	asrs	r3, r3, #5
 8004bc0:	17d2      	asrs	r2, r2, #31
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	440b      	add	r3, r1
 8004bc6:	2232      	movs	r2, #50	; 0x32
 8004bc8:	fb03 f202 	mul.w	r2, r3, r2
 8004bcc:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bd4:	605a      	str	r2, [r3, #4]
			data.Current_M3 = -(int32_t)(((((int32_t)adc_result_DMA[0]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[2])*50;
 8004bd6:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	4619      	mov	r1, r3
 8004be2:	f241 5368 	movw	r3, #5480	; 0x1568
 8004be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	da00      	bge.n	8004bf2 <HAL_ADC_ConvHalfCpltCallback+0x15c>
 8004bf0:	330f      	adds	r3, #15
 8004bf2:	111b      	asrs	r3, r3, #4
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bfe:	881b      	ldrh	r3, [r3, #0]
 8004c00:	b21b      	sxth	r3, r3
 8004c02:	fb02 f303 	mul.w	r3, r2, r3
 8004c06:	2281      	movs	r2, #129	; 0x81
 8004c08:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004c0c:	fb82 0203 	smull	r0, r2, r2, r3
 8004c10:	441a      	add	r2, r3
 8004c12:	12d2      	asrs	r2, r2, #11
 8004c14:	17db      	asrs	r3, r3, #31
 8004c16:	1ad2      	subs	r2, r2, r3
 8004c18:	4613      	mov	r3, r2
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	4413      	add	r3, r2
 8004c1e:	011a      	lsls	r2, r3, #4
 8004c20:	441a      	add	r2, r3
 8004c22:	f248 531f 	movw	r3, #34079	; 0x851f
 8004c26:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004c2a:	fb83 0302 	smull	r0, r3, r3, r2
 8004c2e:	115b      	asrs	r3, r3, #5
 8004c30:	17d2      	asrs	r2, r2, #31
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	440b      	add	r3, r1
 8004c36:	2232      	movs	r2, #50	; 0x32
 8004c38:	fb03 f202 	mul.w	r2, r3, r2
 8004c3c:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c44:	609a      	str	r2, [r3, #8]
			Curent_IRQ_callback(&data);
 8004c46:	f241 53b8 	movw	r3, #5560	; 0x15b8
 8004c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f241 50bc 	movw	r0, #5564	; 0x15bc
 8004c54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004c58:	4798      	blx	r3
		}
	}
	if (hadc == &hadc2){
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	f241 63b0 	movw	r3, #5808	; 0x16b0
 8004c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d169      	bne.n	8004d3c <HAL_ADC_ConvHalfCpltCallback+0x2a6>
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[1]/number_of_VT_oversample*VDDA)/ADC_RES;
 8004c68:	f241 5388 	movw	r3, #5512	; 0x1588
 8004c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	091a      	lsrs	r2, r3, #4
 8004c74:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c7c:	881b      	ldrh	r3, [r3, #0]
 8004c7e:	b21b      	sxth	r3, r3
 8004c80:	fb03 f202 	mul.w	r2, r3, r2
 8004c84:	f240 1301 	movw	r3, #257	; 0x101
 8004c88:	f2c0 0310 	movt	r3, #16
 8004c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c90:	1ad2      	subs	r2, r2, r3
 8004c92:	0852      	lsrs	r2, r2, #1
 8004c94:	4413      	add	r3, r2
 8004c96:	0adb      	lsrs	r3, r3, #11
 8004c98:	b21a      	sxth	r2, r3
 8004c9a:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ca2:	811a      	strh	r2, [r3, #8]
		VT_data.V_Bat = (VT_adc_result_DMA[2]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8004ca4:	f241 5388 	movw	r3, #5512	; 0x1588
 8004ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	091a      	lsrs	r2, r3, #4
 8004cb0:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cb8:	881b      	ldrh	r3, [r3, #0]
 8004cba:	b21b      	sxth	r3, r3
 8004cbc:	fb03 f202 	mul.w	r2, r3, r2
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	4413      	add	r3, r2
 8004cc6:	005b      	lsls	r3, r3, #1
 8004cc8:	461a      	mov	r2, r3
 8004cca:	f240 1301 	movw	r3, #257	; 0x101
 8004cce:	f2c0 0310 	movt	r3, #16
 8004cd2:	fba3 1302 	umull	r1, r3, r3, r2
 8004cd6:	1ad2      	subs	r2, r2, r3
 8004cd8:	0852      	lsrs	r2, r2, #1
 8004cda:	4413      	add	r3, r2
 8004cdc:	0ada      	lsrs	r2, r3, #11
 8004cde:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ce6:	601a      	str	r2, [r3, #0]
		VT_data.V_aux = (VT_adc_result_DMA[3]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8004ce8:	f241 5388 	movw	r3, #5512	; 0x1588
 8004cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	091a      	lsrs	r2, r3, #4
 8004cf4:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	b21b      	sxth	r3, r3
 8004d00:	fb03 f202 	mul.w	r2, r3, r2
 8004d04:	4613      	mov	r3, r2
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	441a      	add	r2, r3
 8004d0e:	f649 2367 	movw	r3, #39527	; 0x9a67
 8004d12:	f6cc 43d9 	movt	r3, #52441	; 0xccd9
 8004d16:	fba3 2302 	umull	r2, r3, r3, r2
 8004d1a:	0bdb      	lsrs	r3, r3, #15
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d26:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 8004d28:	f241 53cc 	movw	r3, #5580	; 0x15cc
 8004d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f241 50d0 	movw	r0, #5584	; 0x15d0
 8004d36:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004d3a:	4798      	blx	r3
	}
}
 8004d3c:	bf00      	nop
 8004d3e:	3708      	adds	r7, #8
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1 && !calibrating){
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	f241 6344 	movw	r3, #5700	; 0x1644
 8004d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d56:	429a      	cmp	r2, r3
 8004d58:	f040 80d4 	bne.w	8004f04 <HAL_ADC_ConvCpltCallback+0x1c0>
 8004d5c:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d64:	881b      	ldrh	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f040 80cc 	bne.w	8004f04 <HAL_ADC_ConvCpltCallback+0x1c0>
		VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[7]/number_of_oversample);
 8004d6c:	f240 5374 	movw	r3, #1396	; 0x574
 8004d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	881b      	ldrh	r3, [r3, #0]
 8004d78:	461a      	mov	r2, r3
 8004d7a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004d7e:	fb02 f303 	mul.w	r3, r2, r3
 8004d82:	461a      	mov	r2, r3
 8004d84:	f241 5368 	movw	r3, #5480	; 0x1568
 8004d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d8c:	69db      	ldr	r3, [r3, #28]
 8004d8e:	091b      	lsrs	r3, r3, #4
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	b21a      	sxth	r2, r3
 8004d96:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d9e:	801a      	strh	r2, [r3, #0]
		data.Current_M1 = -(int32_t)(((((int32_t)adc_result_DMA[6]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[0])*50;
 8004da0:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4619      	mov	r1, r3
 8004dac:	f241 5368 	movw	r3, #5480	; 0x1568
 8004db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	da00      	bge.n	8004dbc <HAL_ADC_ConvCpltCallback+0x78>
 8004dba:	330f      	adds	r3, #15
 8004dbc:	111b      	asrs	r3, r3, #4
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dc8:	881b      	ldrh	r3, [r3, #0]
 8004dca:	b21b      	sxth	r3, r3
 8004dcc:	fb02 f303 	mul.w	r3, r2, r3
 8004dd0:	2281      	movs	r2, #129	; 0x81
 8004dd2:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004dd6:	fb82 0203 	smull	r0, r2, r2, r3
 8004dda:	441a      	add	r2, r3
 8004ddc:	12d2      	asrs	r2, r2, #11
 8004dde:	17db      	asrs	r3, r3, #31
 8004de0:	1ad2      	subs	r2, r2, r3
 8004de2:	4613      	mov	r3, r2
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	4413      	add	r3, r2
 8004de8:	011a      	lsls	r2, r3, #4
 8004dea:	441a      	add	r2, r3
 8004dec:	f248 531f 	movw	r3, #34079	; 0x851f
 8004df0:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004df4:	fb83 0302 	smull	r0, r3, r3, r2
 8004df8:	115b      	asrs	r3, r3, #5
 8004dfa:	17d2      	asrs	r2, r2, #31
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	440b      	add	r3, r1
 8004e00:	2232      	movs	r2, #50	; 0x32
 8004e02:	fb03 f202 	mul.w	r2, r3, r2
 8004e06:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e0e:	601a      	str	r2, [r3, #0]
		data.Current_M2 = -(int32_t)(((((int32_t)adc_result_DMA[5]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[1])*50;
 8004e10:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	f241 5368 	movw	r3, #5480	; 0x1568
 8004e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	da00      	bge.n	8004e2c <HAL_ADC_ConvCpltCallback+0xe8>
 8004e2a:	330f      	adds	r3, #15
 8004e2c:	111b      	asrs	r3, r3, #4
 8004e2e:	461a      	mov	r2, r3
 8004e30:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e38:	881b      	ldrh	r3, [r3, #0]
 8004e3a:	b21b      	sxth	r3, r3
 8004e3c:	fb02 f303 	mul.w	r3, r2, r3
 8004e40:	2281      	movs	r2, #129	; 0x81
 8004e42:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004e46:	fb82 0203 	smull	r0, r2, r2, r3
 8004e4a:	441a      	add	r2, r3
 8004e4c:	12d2      	asrs	r2, r2, #11
 8004e4e:	17db      	asrs	r3, r3, #31
 8004e50:	1ad2      	subs	r2, r2, r3
 8004e52:	4613      	mov	r3, r2
 8004e54:	00db      	lsls	r3, r3, #3
 8004e56:	4413      	add	r3, r2
 8004e58:	011a      	lsls	r2, r3, #4
 8004e5a:	441a      	add	r2, r3
 8004e5c:	f248 531f 	movw	r3, #34079	; 0x851f
 8004e60:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004e64:	fb83 0302 	smull	r0, r3, r3, r2
 8004e68:	115b      	asrs	r3, r3, #5
 8004e6a:	17d2      	asrs	r2, r2, #31
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	440b      	add	r3, r1
 8004e70:	2232      	movs	r2, #50	; 0x32
 8004e72:	fb03 f202 	mul.w	r2, r3, r2
 8004e76:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e7e:	605a      	str	r2, [r3, #4]
		data.Current_M3 = -(int32_t)(((((int32_t)adc_result_DMA[4]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[2])*50;
 8004e80:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	f241 5368 	movw	r3, #5480	; 0x1568
 8004e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	da00      	bge.n	8004e9c <HAL_ADC_ConvCpltCallback+0x158>
 8004e9a:	330f      	adds	r3, #15
 8004e9c:	111b      	asrs	r3, r3, #4
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ea8:	881b      	ldrh	r3, [r3, #0]
 8004eaa:	b21b      	sxth	r3, r3
 8004eac:	fb02 f303 	mul.w	r3, r2, r3
 8004eb0:	2281      	movs	r2, #129	; 0x81
 8004eb2:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004eb6:	fb82 0203 	smull	r0, r2, r2, r3
 8004eba:	441a      	add	r2, r3
 8004ebc:	12d2      	asrs	r2, r2, #11
 8004ebe:	17db      	asrs	r3, r3, #31
 8004ec0:	1ad2      	subs	r2, r2, r3
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	4413      	add	r3, r2
 8004ec8:	011a      	lsls	r2, r3, #4
 8004eca:	441a      	add	r2, r3
 8004ecc:	f248 531f 	movw	r3, #34079	; 0x851f
 8004ed0:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004ed4:	fb83 0302 	smull	r0, r3, r3, r2
 8004ed8:	115b      	asrs	r3, r3, #5
 8004eda:	17d2      	asrs	r2, r2, #31
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	440b      	add	r3, r1
 8004ee0:	2232      	movs	r2, #50	; 0x32
 8004ee2:	fb03 f202 	mul.w	r2, r3, r2
 8004ee6:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eee:	609a      	str	r2, [r3, #8]
		Curent_IRQ_callback(&data);
 8004ef0:	f241 53b8 	movw	r3, #5560	; 0x15b8
 8004ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f241 50bc 	movw	r0, #5564	; 0x15bc
 8004efe:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004f02:	4798      	blx	r3
	}
	if (hadc == &hadc2){
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	f241 63b0 	movw	r3, #5808	; 0x16b0
 8004f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d16f      	bne.n	8004ff2 <HAL_ADC_ConvCpltCallback+0x2ae>
		VT_data.Temp_NTC1 = 0; //(VT_adc_result_DMA[4]/number_of_VT_oversample*VDDA)/ADC_RES * ;
 8004f12:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	80da      	strh	r2, [r3, #6]
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[5]/number_of_VT_oversample*VDDA)/ADC_RES;
 8004f1e:	f241 5388 	movw	r3, #5512	; 0x1588
 8004f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	091a      	lsrs	r2, r3, #4
 8004f2a:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f32:	881b      	ldrh	r3, [r3, #0]
 8004f34:	b21b      	sxth	r3, r3
 8004f36:	fb03 f202 	mul.w	r2, r3, r2
 8004f3a:	f240 1301 	movw	r3, #257	; 0x101
 8004f3e:	f2c0 0310 	movt	r3, #16
 8004f42:	fba3 1302 	umull	r1, r3, r3, r2
 8004f46:	1ad2      	subs	r2, r2, r3
 8004f48:	0852      	lsrs	r2, r2, #1
 8004f4a:	4413      	add	r3, r2
 8004f4c:	0adb      	lsrs	r3, r3, #11
 8004f4e:	b21a      	sxth	r2, r3
 8004f50:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f58:	811a      	strh	r2, [r3, #8]
		VT_data.V_Bat = (VT_adc_result_DMA[6]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8004f5a:	f241 5388 	movw	r3, #5512	; 0x1588
 8004f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	091a      	lsrs	r2, r3, #4
 8004f66:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f6e:	881b      	ldrh	r3, [r3, #0]
 8004f70:	b21b      	sxth	r3, r3
 8004f72:	fb03 f202 	mul.w	r2, r3, r2
 8004f76:	4613      	mov	r3, r2
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	4413      	add	r3, r2
 8004f7c:	005b      	lsls	r3, r3, #1
 8004f7e:	461a      	mov	r2, r3
 8004f80:	f240 1301 	movw	r3, #257	; 0x101
 8004f84:	f2c0 0310 	movt	r3, #16
 8004f88:	fba3 1302 	umull	r1, r3, r3, r2
 8004f8c:	1ad2      	subs	r2, r2, r3
 8004f8e:	0852      	lsrs	r2, r2, #1
 8004f90:	4413      	add	r3, r2
 8004f92:	0ada      	lsrs	r2, r3, #11
 8004f94:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f9c:	601a      	str	r2, [r3, #0]
		VT_data.V_aux = (VT_adc_result_DMA[7]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8004f9e:	f241 5388 	movw	r3, #5512	; 0x1588
 8004fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fa6:	69db      	ldr	r3, [r3, #28]
 8004fa8:	091a      	lsrs	r2, r3, #4
 8004faa:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fb2:	881b      	ldrh	r3, [r3, #0]
 8004fb4:	b21b      	sxth	r3, r3
 8004fb6:	fb03 f202 	mul.w	r2, r3, r2
 8004fba:	4613      	mov	r3, r2
 8004fbc:	00db      	lsls	r3, r3, #3
 8004fbe:	1a9b      	subs	r3, r3, r2
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	441a      	add	r2, r3
 8004fc4:	f649 2367 	movw	r3, #39527	; 0x9a67
 8004fc8:	f6cc 43d9 	movt	r3, #52441	; 0xccd9
 8004fcc:	fba3 2302 	umull	r2, r3, r3, r2
 8004fd0:	0bdb      	lsrs	r3, r3, #15
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fdc:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 8004fde:	f241 53cc 	movw	r3, #5580	; 0x15cc
 8004fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f241 50d0 	movw	r0, #5584	; 0x15d0
 8004fec:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004ff0:	4798      	blx	r3
	}
}
 8004ff2:	bf00      	nop
 8004ff4:	3708      	adds	r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <dq0>:

void dq0(float theta, float a, float b, float c, float *d, float *q){
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b088      	sub	sp, #32
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	ed87 0a05 	vstr	s0, [r7, #20]
 8005004:	edc7 0a04 	vstr	s1, [r7, #16]
 8005008:	ed87 1a03 	vstr	s2, [r7, #12]
 800500c:	edc7 1a02 	vstr	s3, [r7, #8]
 8005010:	6078      	str	r0, [r7, #4]
 8005012:	6039      	str	r1, [r7, #0]
	float cf = cosf(theta);
 8005014:	ed97 0a05 	vldr	s0, [r7, #20]
 8005018:	f009 fa76 	bl	800e508 <cosf>
 800501c:	ed87 0a07 	vstr	s0, [r7, #28]
	float sf = sinf(theta);
 8005020:	ed97 0a05 	vldr	s0, [r7, #20]
 8005024:	f009 fab4 	bl	800e590 <sinf>
 8005028:	ed87 0a06 	vstr	s0, [r7, #24]
//	RunCordic(theta, &cf, &sf);

    *d = 0.6666667f*(cf*a + (0.86602540378f*sf-.5f*cf)*b + (-0.86602540378f*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 800502c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005030:	edd7 7a04 	vldr	s15, [r7, #16]
 8005034:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005038:	edd7 7a06 	vldr	s15, [r7, #24]
 800503c:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 8005040:	f6c3 735d 	movt	r3, #16221	; 0x3f5d
 8005044:	ee06 3a90 	vmov	s13, r3
 8005048:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800504c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005050:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005054:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005058:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800505c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005060:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005064:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005068:	edd7 7a06 	vldr	s15, [r7, #24]
 800506c:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 8005070:	f6cb 735d 	movt	r3, #48989	; 0xbf5d
 8005074:	ee06 3a90 	vmov	s13, r3
 8005078:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800507c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005080:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005084:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005088:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800508c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005098:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 800509c:	f6c3 732a 	movt	r3, #16170	; 0x3f2a
 80050a0:	ee07 3a10 	vmov	s14, r3
 80050a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-0.86602540378f*cf-.5f*sf)*b - (0.86602540378f*cf-.5f*sf)*c);
 80050ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80050b2:	eeb1 7a67 	vneg.f32	s14, s15
 80050b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80050ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050be:	edd7 7a07 	vldr	s15, [r7, #28]
 80050c2:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 80050c6:	f6cb 735d 	movt	r3, #48989	; 0xbf5d
 80050ca:	ee06 3a90 	vmov	s13, r3
 80050ce:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80050d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80050d6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80050da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80050de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80050e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80050e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80050ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80050f2:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 80050f6:	f6c3 735d 	movt	r3, #16221	; 0x3f5d
 80050fa:	ee06 3a90 	vmov	s13, r3
 80050fe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005102:	edd7 7a06 	vldr	s15, [r7, #24]
 8005106:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800510a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800510e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005112:	edd7 7a02 	vldr	s15, [r7, #8]
 8005116:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800511a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800511e:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8005122:	f6c3 732a 	movt	r3, #16170	; 0x3f2a
 8005126:	ee07 3a10 	vmov	s14, r3
 800512a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	edc3 7a00 	vstr	s15, [r3]
    }
 8005134:	bf00      	nop
 8005136:	3720      	adds	r7, #32
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <FDCAN_Start>:
/*****************************************************************************/
/** Public API                                                              **/
/*****************************************************************************/

STATUS FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* Start the FDCAN bus */
  if (HAL_FDCAN_Start(hfdcan) != HAL_OK)
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f002 fd4b 	bl	8007be0 <HAL_FDCAN_Start>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <FDCAN_Start+0x18>
  {
    return FDCAN_STATUS_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e00a      	b.n	800516a <FDCAN_Start+0x2e>
  }

  /* Activate the FIFO interrupt for respective fdcan controller */
  if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8005154:	2200      	movs	r2, #0
 8005156:	2101      	movs	r1, #1
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f002 fe47 	bl	8007dec <HAL_FDCAN_ActivateNotification>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <FDCAN_Start+0x2c>
  {
    return FDCAN_STATUS_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e000      	b.n	800516a <FDCAN_Start+0x2e>
  }

  return FDCAN_STATUS_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <FDCAN_addCallback>:

STATUS FDCAN_addCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, FDCANCallback *processData)
{
 8005172:	b480      	push	{r7}
 8005174:	b089      	sub	sp, #36	; 0x24
 8005176:	af00      	add	r7, sp, #0
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	60b9      	str	r1, [r7, #8]
 800517c:	607a      	str	r2, [r7, #4]
  /* Check if we have space to add a new Callback */
  if (FDCAN_listCallbacksCount >= FDCAN_MAX_CALLBACKS) {
 800517e:	f241 633c 	movw	r3, #5692	; 0x163c
 8005182:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2b09      	cmp	r3, #9
 800518a:	d901      	bls.n	8005190 <FDCAN_addCallback+0x1e>
      return FDCAN_STATUS_MAX_LIMIT_REACHED;
 800518c:	2303      	movs	r3, #3
 800518e:	e03a      	b.n	8005206 <FDCAN_addCallback+0x94>
  }

  /* Check if identifier already exists */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8005190:	2300      	movs	r3, #0
 8005192:	61fb      	str	r3, [r7, #28]
 8005194:	e00f      	b.n	80051b6 <FDCAN_addCallback+0x44>
      if (FDCAN_listCallbacks[i].identifier == identifier) {
 8005196:	f241 52ec 	movw	r2, #5612	; 0x15ec
 800519a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	00db      	lsls	r3, r3, #3
 80051a2:	4413      	add	r3, r2
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d101      	bne.n	80051b0 <FDCAN_addCallback+0x3e>
          return FDCAN_STATUS_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e02a      	b.n	8005206 <FDCAN_addCallback+0x94>
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	3301      	adds	r3, #1
 80051b4:	61fb      	str	r3, [r7, #28]
 80051b6:	f241 633c 	movw	r3, #5692	; 0x163c
 80051ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	69fa      	ldr	r2, [r7, #28]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d3e7      	bcc.n	8005196 <FDCAN_addCallback+0x24>
      }
  }

  /* Add the callback to the list and update the count */
  FDCAN_listCallbacks[FDCAN_listCallbacksCount] = (FDCANCallback_internal_t) {
 80051c6:	f241 633c 	movw	r3, #5692	; 0x163c
 80051ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051ce:	6819      	ldr	r1, [r3, #0]
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	f241 53ec 	movw	r3, #5612	; 0x15ec
 80051d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051da:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
 80051de:	f241 52ec 	movw	r2, #5612	; 0x15ec
 80051e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80051e6:	00cb      	lsls	r3, r1, #3
 80051e8:	4413      	add	r3, r2
 80051ea:	68ba      	ldr	r2, [r7, #8]
 80051ec:	605a      	str	r2, [r3, #4]
      .fp = processData,
      .identifier = identifier
  };
  FDCAN_listCallbacksCount++;
 80051ee:	f241 633c 	movw	r3, #5692	; 0x163c
 80051f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	1c5a      	adds	r2, r3, #1
 80051fa:	f241 633c 	movw	r3, #5692	; 0x163c
 80051fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005202:	601a      	str	r2, [r3, #0]

  return FDCAN_STATUS_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3724      	adds	r7, #36	; 0x24
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <FDCAN_sendData>:

STATUS FDCAN_sendData(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, uint8_t TxData[64])
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b08e      	sub	sp, #56	; 0x38
 8005216:	af00      	add	r7, sp, #0
 8005218:	60f8      	str	r0, [r7, #12]
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	607a      	str	r2, [r7, #4]
  FDCAN_TxHeaderTypeDef TxHeader;

  /* Set the identifier to send */
  TxHeader.Identifier = identifier;
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	617b      	str	r3, [r7, #20]

  /* Set the data length to send */
  TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 8005222:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 8005226:	623b      	str	r3, [r7, #32]

  /* Set the identifier type to send */
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8005228:	2300      	movs	r3, #0
 800522a:	61bb      	str	r3, [r7, #24]

  /* Set the frame type to send */
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800522c:	2300      	movs	r3, #0
 800522e:	61fb      	str	r3, [r7, #28]

  /* Set the error state indicator to send */
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8005230:	2300      	movs	r3, #0
 8005232:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the bit rate switch to send */
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8005234:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005238:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set the FD format to send */
  TxHeader.FDFormat = FDCAN_FD_CAN;
 800523a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800523e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set the Tx event FIFO control to send */
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8005240:	2300      	movs	r3, #0
 8005242:	633b      	str	r3, [r7, #48]	; 0x30

  /* Set the message marker to send */
  TxHeader.MessageMarker = 0;
 8005244:	2300      	movs	r3, #0
 8005246:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set the message to send */
  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, TxData) != HAL_OK)
 8005248:	f107 0314 	add.w	r3, r7, #20
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	4619      	mov	r1, r3
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f002 fcdd 	bl	8007c10 <HAL_FDCAN_AddMessageToTxFifoQ>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d001      	beq.n	8005260 <FDCAN_sendData+0x4e>
  {
    return FDCAN_STATUS_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e000      	b.n	8005262 <FDCAN_sendData+0x50>
  }

  return FDCAN_STATUS_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3738      	adds	r7, #56	; 0x38
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <HAL_FDCAN_RxFifo0Callback>:
/** Local function definitions                                              **/
/*****************************************************************************/

/* This function overwrites _weak function definition in STM32 HAL FDCAN driver when linking project*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b09e      	sub	sp, #120	; 0x78
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
 8005272:	6039      	str	r1, [r7, #0]
  FDCAN_RxHeaderTypeDef RxHeader;
  uint8_t RxData[64];

  /* Fetch the CAN message from the FIFO buffer*/
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8005274:	f107 030c 	add.w	r3, r7, #12
 8005278:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800527c:	2140      	movs	r1, #64	; 0x40
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f002 fd2e 	bl	8007ce0 <HAL_FDCAN_GetRxMessage>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <HAL_FDCAN_RxFifo0Callback+0x24>
  {
    Error_Handler();
 800528a:	f000 fcd3 	bl	8005c34 <Error_Handler>
  }

  /* check if we have a callback for the identifier */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 800528e:	2300      	movs	r3, #0
 8005290:	677b      	str	r3, [r7, #116]	; 0x74
 8005292:	e018      	b.n	80052c6 <HAL_FDCAN_RxFifo0Callback+0x5c>
      if (FDCAN_listCallbacks[i].identifier == RxHeader.Identifier) {
 8005294:	f241 52ec 	movw	r2, #5612	; 0x15ec
 8005298:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800529c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800529e:	00db      	lsls	r3, r3, #3
 80052a0:	4413      	add	r3, r2
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d10a      	bne.n	80052c0 <HAL_FDCAN_RxFifo0Callback+0x56>
          FDCAN_listCallbacks[i].fp(RxData);
 80052aa:	f241 53ec 	movw	r3, #5612	; 0x15ec
 80052ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052b2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80052b4:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80052b8:	f107 020c 	add.w	r2, r7, #12
 80052bc:	4610      	mov	r0, r2
 80052be:	4798      	blx	r3
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 80052c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052c2:	3301      	adds	r3, #1
 80052c4:	677b      	str	r3, [r7, #116]	; 0x74
 80052c6:	f241 633c 	movw	r3, #5692	; 0x163c
 80052ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d3de      	bcc.n	8005294 <HAL_FDCAN_RxFifo0Callback+0x2a>
      }
  }
}
 80052d6:	bf00      	nop
 80052d8:	bf00      	nop
 80052da:	3778      	adds	r7, #120	; 0x78
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80052e0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80052e2:	2400      	movs	r4, #0
{
 80052e4:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80052e6:	2220      	movs	r2, #32
 80052e8:	4621      	mov	r1, r4
 80052ea:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 80052ec:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80052f0:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80052f2:	f006 ffb7 	bl	800c264 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80052f6:	f241 6044 	movw	r0, #5700	; 0x1644
 80052fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80052fe:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005302:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8005306:	e9c0 1200 	strd	r1, r2, [r0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800530a:	2208      	movs	r2, #8
 800530c:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800530e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005312:	8382      	strh	r2, [r0, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.NbrOfConversion = 4;
 8005314:	2204      	movs	r2, #4
 8005316:	6202      	str	r2, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005318:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800531c:	2301      	movs	r3, #1
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800531e:	63c2      	str	r2, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8005320:	220c      	movs	r2, #12
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005322:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005326:	e9c0 4304 	strd	r4, r3, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800532a:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 800532e:	e9c0 2411 	strd	r2, r4, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8005332:	e9c0 4313 	strd	r4, r3, [r0, #76]	; 0x4c
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005336:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800533a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 800533e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005342:	f001 f96f 	bl	8006624 <HAL_ADC_Init>
 8005346:	2800      	cmp	r0, #0
 8005348:	d14c      	bne.n	80053e4 <MX_ADC1_Init+0x104>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800534a:	f241 6044 	movw	r0, #5700	; 0x1644
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800534e:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005350:	a901      	add	r1, sp, #4
 8005352:	f2c2 0000 	movt	r0, #8192	; 0x2000
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005356:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005358:	f001 ff20 	bl	800719c <HAL_ADCEx_MultiModeConfigChannel>
 800535c:	2800      	cmp	r0, #0
 800535e:	d151      	bne.n	8005404 <MX_ADC1_Init+0x124>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005360:	2302      	movs	r3, #2
 8005362:	f2c0 4330 	movt	r3, #1072	; 0x430
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005366:	2206      	movs	r2, #6
 8005368:	e9cd 3204 	strd	r3, r2, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 800536c:	2103      	movs	r1, #3
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800536e:	237f      	movs	r3, #127	; 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005370:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005374:	e9cd 1306 	strd	r1, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005378:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 800537a:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800537c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005380:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 8005382:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005386:	f001 fbcf 	bl	8006b28 <HAL_ADC_ConfigChannel>
 800538a:	bbc0      	cbnz	r0, 80053fe <MX_ADC1_Init+0x11e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800538c:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800538e:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.Channel = ADC_CHANNEL_2;
 8005392:	f6c0 0360 	movt	r3, #2144	; 0x860
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005396:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005398:	a904      	add	r1, sp, #16
 800539a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800539e:	e9cd 3204 	strd	r3, r2, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053a2:	f001 fbc1 	bl	8006b28 <HAL_ADC_ConfigChannel>
 80053a6:	bb38      	cbnz	r0, 80053f8 <MX_ADC1_Init+0x118>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80053a8:	2308      	movs	r3, #8
  sConfig.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053aa:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.Channel = ADC_CHANNEL_3;
 80053ae:	f6c0 4390 	movt	r3, #3216	; 0xc90
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80053b2:	2212      	movs	r2, #18
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053b4:	a904      	add	r1, sp, #16
 80053b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80053ba:	e9cd 3204 	strd	r3, r2, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053be:	f001 fbb3 	bl	8006b28 <HAL_ADC_ConfigChannel>
 80053c2:	b9b0      	cbnz	r0, 80053f2 <MX_ADC1_Init+0x112>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80053c4:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053c6:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80053ca:	f6cc 3384 	movt	r3, #52100	; 0xcb84
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80053ce:	2218      	movs	r2, #24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053d0:	a904      	add	r1, sp, #16
 80053d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80053d6:	e9cd 3204 	strd	r3, r2, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053da:	f001 fba5 	bl	8006b28 <HAL_ADC_ConfigChannel>
 80053de:	b920      	cbnz	r0, 80053ea <MX_ADC1_Init+0x10a>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80053e0:	b00c      	add	sp, #48	; 0x30
 80053e2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80053e4:	f000 fc26 	bl	8005c34 <Error_Handler>
 80053e8:	e7af      	b.n	800534a <MX_ADC1_Init+0x6a>
    Error_Handler();
 80053ea:	f000 fc23 	bl	8005c34 <Error_Handler>
}
 80053ee:	b00c      	add	sp, #48	; 0x30
 80053f0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80053f2:	f000 fc1f 	bl	8005c34 <Error_Handler>
 80053f6:	e7e5      	b.n	80053c4 <MX_ADC1_Init+0xe4>
    Error_Handler();
 80053f8:	f000 fc1c 	bl	8005c34 <Error_Handler>
 80053fc:	e7d4      	b.n	80053a8 <MX_ADC1_Init+0xc8>
    Error_Handler();
 80053fe:	f000 fc19 	bl	8005c34 <Error_Handler>
 8005402:	e7c3      	b.n	800538c <MX_ADC1_Init+0xac>
    Error_Handler();
 8005404:	f000 fc16 	bl	8005c34 <Error_Handler>
 8005408:	e7aa      	b.n	8005360 <MX_ADC1_Init+0x80>
 800540a:	bf00      	nop

0800540c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800540c:	b510      	push	{r4, lr}
 800540e:	b088      	sub	sp, #32

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005410:	2220      	movs	r2, #32
 8005412:	2100      	movs	r1, #0
 8005414:	4668      	mov	r0, sp
 8005416:	f006 ff25 	bl	800c264 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800541a:	f241 60b0 	movw	r0, #5808	; 0x16b0
 800541e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005422:	2300      	movs	r3, #0
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.GainCompensation = 0;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005424:	2201      	movs	r2, #1
 8005426:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800542a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = ENABLE;
  hadc2.Init.NbrOfConversion = 4;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800542e:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  hadc2.Init.OversamplingMode = ENABLE;
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
  hadc2.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
  hadc2.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8005432:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
  hadc2.Instance = ADC2;
 8005436:	f44f 7180 	mov.w	r1, #256	; 0x100
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800543a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800543e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005442:	2304      	movs	r3, #4
  hadc2.Init.OversamplingMode = ENABLE;
 8005444:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hadc2.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8005448:	6502      	str	r2, [r0, #80]	; 0x50
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800544a:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc2.Instance = ADC2;
 800544e:	f2c5 0100 	movt	r1, #20480	; 0x5000
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005452:	f44f 3440 	mov.w	r4, #196608	; 0x30000
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005456:	6183      	str	r3, [r0, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8005458:	8382      	strh	r2, [r0, #28]
  hadc2.Init.NbrOfConversion = 4;
 800545a:	6203      	str	r3, [r0, #32]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800545c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8005460:	230c      	movs	r3, #12
  hadc2.Instance = ADC2;
 8005462:	e9c0 1400 	strd	r1, r4, [r0]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005466:	63c2      	str	r2, [r0, #60]	; 0x3c
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8005468:	6443      	str	r3, [r0, #68]	; 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800546a:	f001 f8db 	bl	8006624 <HAL_ADC_Init>
 800546e:	2800      	cmp	r0, #0
 8005470:	d146      	bne.n	8005500 <MX_ADC2_Init+0xf4>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005472:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005476:	f2c3 2360 	movt	r3, #12896	; 0x3260
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800547a:	2206      	movs	r2, #6
 800547c:	e9cd 3200 	strd	r3, r2, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8005480:	2107      	movs	r1, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005482:	237f      	movs	r3, #127	; 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005484:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005488:	e9cd 1302 	strd	r1, r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800548c:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 800548e:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005490:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005494:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 8005496:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800549a:	f001 fb45 	bl	8006b28 <HAL_ADC_ConfigChannel>
 800549e:	bbe0      	cbnz	r0, 800551a <MX_ADC2_Init+0x10e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80054a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80054a4:	210c      	movs	r1, #12
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054a6:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.Channel = ADC_CHANNEL_14;
 80054aa:	f6c3 23c0 	movt	r3, #15040	; 0x3ac0
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80054ae:	e9cd 3100 	strd	r3, r1, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80054b2:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80054b8:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80054ba:	9202      	str	r2, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054bc:	f001 fb34 	bl	8006b28 <HAL_ADC_ConfigChannel>
 80054c0:	bb40      	cbnz	r0, 8005514 <MX_ADC2_Init+0x108>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80054c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054c6:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.Channel = ADC_CHANNEL_13;
 80054ca:	f2c3 6390 	movt	r3, #13968	; 0x3690
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80054ce:	2212      	movs	r2, #18
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054d0:	4669      	mov	r1, sp
 80054d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80054d6:	e9cd 3200 	strd	r3, r2, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054da:	f001 fb25 	bl	8006b28 <HAL_ADC_ConfigChannel>
 80054de:	b9b0      	cbnz	r0, 800550e <MX_ADC2_Init+0x102>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80054e0:	2308      	movs	r3, #8
  sConfig.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054e2:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.Channel = ADC_CHANNEL_3;
 80054e6:	f6c0 4390 	movt	r3, #3216	; 0xc90
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80054ea:	2218      	movs	r2, #24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054ec:	4669      	mov	r1, sp
 80054ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80054f2:	e9cd 3200 	strd	r3, r2, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054f6:	f001 fb17 	bl	8006b28 <HAL_ADC_ConfigChannel>
 80054fa:	b920      	cbnz	r0, 8005506 <MX_ADC2_Init+0xfa>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80054fc:	b008      	add	sp, #32
 80054fe:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005500:	f000 fb98 	bl	8005c34 <Error_Handler>
 8005504:	e7b5      	b.n	8005472 <MX_ADC2_Init+0x66>
    Error_Handler();
 8005506:	f000 fb95 	bl	8005c34 <Error_Handler>
}
 800550a:	b008      	add	sp, #32
 800550c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800550e:	f000 fb91 	bl	8005c34 <Error_Handler>
 8005512:	e7e5      	b.n	80054e0 <MX_ADC2_Init+0xd4>
    Error_Handler();
 8005514:	f000 fb8e 	bl	8005c34 <Error_Handler>
 8005518:	e7d3      	b.n	80054c2 <MX_ADC2_Init+0xb6>
    Error_Handler();
 800551a:	f000 fb8b 	bl	8005c34 <Error_Handler>
 800551e:	e7bf      	b.n	80054a0 <MX_ADC2_Init+0x94>

08005520 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005520:	b570      	push	{r4, r5, r6, lr}
 8005522:	4604      	mov	r4, r0
 8005524:	b09c      	sub	sp, #112	; 0x70

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005526:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005528:	2244      	movs	r2, #68	; 0x44
 800552a:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800552c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8005530:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8005534:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005536:	f006 fe95 	bl	800c264 <memset>
  if(adcHandle->Instance==ADC1)
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005540:	d007      	beq.n	8005552 <HAL_ADC_MspInit+0x32>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8005542:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005546:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800554a:	4293      	cmp	r3, r2
 800554c:	d064      	beq.n	8005618 <HAL_ADC_MspInit+0xf8>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800554e:	b01c      	add	sp, #112	; 0x70
 8005550:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005552:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005556:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800555a:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800555c:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800555e:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005560:	f003 fd8a 	bl	8009078 <HAL_RCCEx_PeriphCLKConfig>
 8005564:	2800      	cmp	r0, #0
 8005566:	f040 80cd 	bne.w	8005704 <HAL_ADC_MspInit+0x1e4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800556a:	f241 6240 	movw	r2, #5696	; 0x1640
 800556e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005572:	6813      	ldr	r3, [r2, #0]
 8005574:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005576:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005578:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800557a:	d10c      	bne.n	8005596 <HAL_ADC_MspInit+0x76>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800557c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005580:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005584:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005586:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800558a:	64da      	str	r2, [r3, #76]	; 0x4c
 800558c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800558e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005592:	9301      	str	r3, [sp, #4]
 8005594:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800559a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800559e:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055a2:	f042 0201 	orr.w	r2, r2, #1
 80055a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80055a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055aa:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 80055b2:	2207      	movs	r2, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 80055b8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055ba:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 80055bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
    hdma_adc1.Instance = DMA1_Channel1;
 80055c0:	f241 751c 	movw	r5, #5916	; 0x171c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055c4:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055c6:	f002 ff79 	bl	80084bc <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80055ca:	2308      	movs	r3, #8
 80055cc:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80055d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80055d4:	2205      	movs	r2, #5
 80055d6:	e9c5 3200 	strd	r3, r2, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80055da:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80055dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055e0:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80055e4:	4628      	mov	r0, r5
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80055e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055ea:	2320      	movs	r3, #32
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80055ec:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80055f0:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80055f4:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80055f6:	f002 f82b 	bl	8007650 <HAL_DMA_Init>
 80055fa:	2800      	cmp	r0, #0
 80055fc:	f040 8085 	bne.w	800570a <HAL_ADC_MspInit+0x1ea>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005600:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005602:	6565      	str	r5, [r4, #84]	; 0x54
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005604:	4611      	mov	r1, r2
 8005606:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005608:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800560a:	f001 fe67 	bl	80072dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800560e:	2012      	movs	r0, #18
 8005610:	f001 fea4 	bl	800735c <HAL_NVIC_EnableIRQ>
}
 8005614:	b01c      	add	sp, #112	; 0x70
 8005616:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005618:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800561c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005620:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005622:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005624:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005626:	f003 fd27 	bl	8009078 <HAL_RCCEx_PeriphCLKConfig>
 800562a:	2800      	cmp	r0, #0
 800562c:	d170      	bne.n	8005710 <HAL_ADC_MspInit+0x1f0>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800562e:	f241 6240 	movw	r2, #5696	; 0x1640
 8005632:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005636:	6813      	ldr	r3, [r2, #0]
 8005638:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800563a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800563c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800563e:	d10c      	bne.n	800565a <HAL_ADC_MspInit+0x13a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005644:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005648:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800564a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800564e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005652:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005656:	9303      	str	r3, [sp, #12]
 8005658:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800565a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800565e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005662:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005664:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005666:	f042 0201 	orr.w	r2, r2, #1
 800566a:	64da      	str	r2, [r3, #76]	; 0x4c
 800566c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800566e:	f002 0201 	and.w	r2, r2, #1
 8005672:	9204      	str	r2, [sp, #16]
 8005674:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005678:	f042 0202 	orr.w	r2, r2, #2
 800567c:	64da      	str	r2, [r3, #76]	; 0x4c
 800567e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005680:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005682:	f003 0302 	and.w	r3, r3, #2
 8005686:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = V_BAT_ADC_Pin|V_AUX_ADC_Pin;
 8005688:	2260      	movs	r2, #96	; 0x60
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800568a:	a906      	add	r1, sp, #24
 800568c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = V_BAT_ADC_Pin|V_AUX_ADC_Pin;
 8005690:	2303      	movs	r3, #3
 8005692:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005696:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005698:	f002 ff10 	bl	80084bc <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800569c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    GPIO_InitStruct.Pin = ADC2_NTC1_Pin|ADC2_NTC2_Pin;
 80056a0:	f640 0204 	movw	r2, #2052	; 0x804
 80056a4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056a6:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80056aa:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = ADC2_NTC1_Pin|ADC2_NTC2_Pin;
 80056ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
    hdma_adc2.Instance = DMA1_Channel2;
 80056b0:	f241 757c 	movw	r5, #6012	; 0x177c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b4:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056b6:	f002 ff01 	bl	80084bc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80056ba:	231c      	movs	r3, #28
 80056bc:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80056c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80056c4:	2224      	movs	r2, #36	; 0x24
 80056c6:	e9c5 3200 	strd	r3, r2, [r5]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80056ca:	2280      	movs	r2, #128	; 0x80
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80056cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056d0:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80056d4:	4628      	mov	r0, r5
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80056d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056da:	2320      	movs	r3, #32
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80056dc:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80056e0:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80056e4:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80056e6:	f001 ffb3 	bl	8007650 <HAL_DMA_Init>
 80056ea:	b9a0      	cbnz	r0, 8005716 <HAL_ADC_MspInit+0x1f6>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80056ec:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80056ee:	6565      	str	r5, [r4, #84]	; 0x54
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80056f0:	4611      	mov	r1, r2
 80056f2:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80056f4:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80056f6:	f001 fdf1 	bl	80072dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80056fa:	2012      	movs	r0, #18
 80056fc:	f001 fe2e 	bl	800735c <HAL_NVIC_EnableIRQ>
}
 8005700:	b01c      	add	sp, #112	; 0x70
 8005702:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8005704:	f000 fa96 	bl	8005c34 <Error_Handler>
 8005708:	e72f      	b.n	800556a <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 800570a:	f000 fa93 	bl	8005c34 <Error_Handler>
 800570e:	e777      	b.n	8005600 <HAL_ADC_MspInit+0xe0>
      Error_Handler();
 8005710:	f000 fa90 	bl	8005c34 <Error_Handler>
 8005714:	e78b      	b.n	800562e <HAL_ADC_MspInit+0x10e>
      Error_Handler();
 8005716:	f000 fa8d 	bl	8005c34 <Error_Handler>
 800571a:	e7e7      	b.n	80056ec <HAL_ADC_MspInit+0x1cc>

0800571c <MX_CORDIC_Init>:
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 800571c:	f241 70dc 	movw	r0, #6108	; 0x17dc
{
 8005720:	b508      	push	{r3, lr}
  hcordic.Instance = CORDIC;
 8005722:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005726:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800572a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800572e:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8005730:	f001 fda8 	bl	8007284 <HAL_CORDIC_Init>
 8005734:	b900      	cbnz	r0, 8005738 <MX_CORDIC_Init+0x1c>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8005736:	bd08      	pop	{r3, pc}
 8005738:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800573c:	f000 ba7a 	b.w	8005c34 <Error_Handler>

08005740 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{

  if(cordicHandle->Instance==CORDIC)
 8005740:	6802      	ldr	r2, [r0, #0]
 8005742:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005746:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800574a:	429a      	cmp	r2, r3
 800574c:	d000      	beq.n	8005750 <HAL_CORDIC_MspInit+0x10>
 800574e:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8005750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005754:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 8005758:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800575a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800575c:	f042 0208 	orr.w	r2, r2, #8
 8005760:	649a      	str	r2, [r3, #72]	; 0x48
 8005762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	9301      	str	r3, [sp, #4]
 800576a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 800576c:	b002      	add	sp, #8
 800576e:	4770      	bx	lr

08005770 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8005770:	b500      	push	{lr}
 8005772:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8005774:	2230      	movs	r2, #48	; 0x30
 8005776:	2100      	movs	r1, #0
 8005778:	4668      	mov	r0, sp
 800577a:	f006 fd73 	bl	800c264 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800577e:	f641 0004 	movw	r0, #6148	; 0x1804
 8005782:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800578a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800578e:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005790:	f001 fe0c 	bl	80073ac <HAL_DAC_Init>
 8005794:	b9a8      	cbnz	r0, 80057c2 <MX_DAC1_Init+0x52>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005796:	f641 0004 	movw	r0, #6148	; 0x1804
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800579a:	2200      	movs	r2, #0
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800579c:	2301      	movs	r3, #1
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800579e:	4669      	mov	r1, sp
 80057a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80057a4:	e9cd 2202 	strd	r2, r2, [sp, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80057a8:	e9cd 2204 	strd	r2, r2, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80057ac:	e9cd 3206 	strd	r3, r2, [sp, #24]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80057b0:	9200      	str	r2, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80057b2:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80057b6:	f001 fe5d 	bl	8007474 <HAL_DAC_ConfigChannel>
 80057ba:	b928      	cbnz	r0, 80057c8 <MX_DAC1_Init+0x58>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80057bc:	b00d      	add	sp, #52	; 0x34
 80057be:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80057c2:	f000 fa37 	bl	8005c34 <Error_Handler>
 80057c6:	e7e6      	b.n	8005796 <MX_DAC1_Init+0x26>
    Error_Handler();
 80057c8:	f000 fa34 	bl	8005c34 <Error_Handler>
}
 80057cc:	b00d      	add	sp, #52	; 0x34
 80057ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80057d2:	bf00      	nop

080057d4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80057d4:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dacHandle->Instance==DAC1)
 80057d6:	6801      	ldr	r1, [r0, #0]
 80057d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
{
 80057dc:	b089      	sub	sp, #36	; 0x24
  if(dacHandle->Instance==DAC1)
 80057de:	f2c5 0200 	movt	r2, #20480	; 0x5000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057e2:	2300      	movs	r3, #0
  if(dacHandle->Instance==DAC1)
 80057e4:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80057ea:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80057ee:	9306      	str	r3, [sp, #24]
  if(dacHandle->Instance==DAC1)
 80057f0:	d001      	beq.n	80057f6 <HAL_DAC_MspInit+0x22>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80057f2:	b009      	add	sp, #36	; 0x24
 80057f4:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_DAC1_CLK_ENABLE();
 80057f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80057fe:	2410      	movs	r4, #16
    __HAL_RCC_DAC1_CLK_ENABLE();
 8005800:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005802:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005806:	64da      	str	r2, [r3, #76]	; 0x4c
 8005808:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800580a:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 800580e:	9200      	str	r2, [sp, #0]
 8005810:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005812:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005814:	f042 0201 	orr.w	r2, r2, #1
 8005818:	64da      	str	r2, [r3, #76]	; 0x4c
 800581a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005822:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005824:	a902      	add	r1, sp, #8
 8005826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800582a:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800582e:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005830:	f002 fe44 	bl	80084bc <HAL_GPIO_Init>
}
 8005834:	b009      	add	sp, #36	; 0x24
 8005836:	bd30      	pop	{r4, r5, pc}

08005838 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800583c:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 8005840:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005842:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005844:	f040 0004 	orr.w	r0, r0, #4
 8005848:	6498      	str	r0, [r3, #72]	; 0x48
 800584a:	6c9c      	ldr	r4, [r3, #72]	; 0x48
{
 800584c:	b084      	sub	sp, #16
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800584e:	f004 0404 	and.w	r4, r4, #4
 8005852:	9401      	str	r4, [sp, #4]
 8005854:	9c01      	ldr	r4, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005856:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8005858:	f044 0401 	orr.w	r4, r4, #1
 800585c:	649c      	str	r4, [r3, #72]	; 0x48
 800585e:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8005860:	f004 0401 	and.w	r4, r4, #1
 8005864:	9402      	str	r4, [sp, #8]
 8005866:	9c02      	ldr	r4, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005868:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800586a:	f044 0402 	orr.w	r4, r4, #2
 800586e:	649c      	str	r4, [r3, #72]	; 0x48
 8005870:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005872:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005874:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005878:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 800587a:	9303      	str	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800587c:	200b      	movs	r0, #11
  __HAL_RCC_DMA2_CLK_ENABLE();
 800587e:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005880:	f001 fd2c 	bl	80072dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005884:	200b      	movs	r0, #11
 8005886:	f001 fd69 	bl	800735c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800588a:	2200      	movs	r2, #0
 800588c:	4611      	mov	r1, r2
 800588e:	200c      	movs	r0, #12
 8005890:	f001 fd24 	bl	80072dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8005894:	200c      	movs	r0, #12
 8005896:	f001 fd61 	bl	800735c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800589a:	2200      	movs	r2, #0
 800589c:	4611      	mov	r1, r2
 800589e:	200d      	movs	r0, #13
 80058a0:	f001 fd1c 	bl	80072dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80058a4:	200d      	movs	r0, #13
 80058a6:	f001 fd59 	bl	800735c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80058aa:	2200      	movs	r2, #0
 80058ac:	4611      	mov	r1, r2
 80058ae:	200e      	movs	r0, #14
 80058b0:	f001 fd14 	bl	80072dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80058b4:	200e      	movs	r0, #14
 80058b6:	f001 fd51 	bl	800735c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80058ba:	2200      	movs	r2, #0
 80058bc:	4611      	mov	r1, r2
 80058be:	2038      	movs	r0, #56	; 0x38
 80058c0:	f001 fd0c 	bl	80072dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80058c4:	2038      	movs	r0, #56	; 0x38
 80058c6:	f001 fd49 	bl	800735c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 80058ca:	2200      	movs	r2, #0
 80058cc:	4611      	mov	r1, r2
 80058ce:	2039      	movs	r0, #57	; 0x39
 80058d0:	f001 fd04 	bl	80072dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80058d4:	2039      	movs	r0, #57	; 0x39
 80058d6:	f001 fd41 	bl	800735c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80058da:	2200      	movs	r2, #0
 80058dc:	203a      	movs	r0, #58	; 0x3a
 80058de:	4611      	mov	r1, r2
 80058e0:	f001 fcfc 	bl	80072dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80058e4:	203a      	movs	r0, #58	; 0x3a

}
 80058e6:	b004      	add	sp, #16
 80058e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80058ec:	f001 bd36 	b.w	800735c <HAL_NVIC_EnableIRQ>

080058f0 <MX_FDCAN1_Init>:
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80058f0:	f641 0018 	movw	r0, #6168	; 0x1818
 80058f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
{
 80058f8:	b538      	push	{r3, r4, r5, lr}
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = DISABLE;
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 1;
 80058fa:	2201      	movs	r2, #1
  hfdcan1.Instance = FDCAN1;
 80058fc:	f44f 44c8 	mov.w	r4, #25600	; 0x6400
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8005900:	2300      	movs	r3, #0
  hfdcan1.Instance = FDCAN1;
 8005902:	f2c4 0400 	movt	r4, #16384	; 0x4000
  hfdcan1.Init.NominalPrescaler = 1;
 8005906:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
  hfdcan1.Init.NominalTimeSeg1 = 42;
  hfdcan1.Init.NominalTimeSeg2 = 7;
  hfdcan1.Init.DataPrescaler = 1;
 8005908:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 9;
 800590a:	2209      	movs	r2, #9
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800590c:	e9c0 4300 	strd	r4, r3, [r0]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
 8005910:	2107      	movs	r1, #7
  hfdcan1.Init.DataTimeSeg1 = 10;
  hfdcan1.Init.DataTimeSeg2 = 9;
  hfdcan1.Init.StdFiltersNbr = 0;
 8005912:	e9c0 230c 	strd	r2, r3, [r0, #48]	; 0x30
  hfdcan1.Init.ExtFiltersNbr = 0;
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8005916:	e9c0 330e 	strd	r3, r3, [r0, #56]	; 0x38
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800591a:	f44f 7540 	mov.w	r5, #768	; 0x300
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800591e:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8005920:	8203      	strh	r3, [r0, #16]
  hfdcan1.Init.ProtocolException = DISABLE;
 8005922:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.DataTimeSeg1 = 10;
 8005924:	240a      	movs	r4, #10
  hfdcan1.Init.NominalTimeSeg1 = 42;
 8005926:	232a      	movs	r3, #42	; 0x2a
  hfdcan1.Init.DataTimeSeg1 = 10;
 8005928:	e9c0 240a 	strd	r2, r4, [r0, #40]	; 0x28
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800592c:	6085      	str	r5, [r0, #8]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
 800592e:	6181      	str	r1, [r0, #24]
  hfdcan1.Init.NominalTimeSeg2 = 7;
 8005930:	6201      	str	r1, [r0, #32]
  hfdcan1.Init.NominalTimeSeg1 = 42;
 8005932:	61c3      	str	r3, [r0, #28]
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8005934:	f002 f858 	bl	80079e8 <HAL_FDCAN_Init>
 8005938:	b900      	cbnz	r0, 800593c <MX_FDCAN1_Init+0x4c>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800593a:	bd38      	pop	{r3, r4, r5, pc}
 800593c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8005940:	f000 b978 	b.w	8005c34 <Error_Handler>

08005944 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8005944:	b530      	push	{r4, r5, lr}
 8005946:	4604      	mov	r4, r0
 8005948:	b099      	sub	sp, #100	; 0x64

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800594a:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800594c:	2244      	movs	r2, #68	; 0x44
 800594e:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005950:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8005954:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8005958:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800595a:	f006 fc83 	bl	800c264 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800595e:	6822      	ldr	r2, [r4, #0]
 8005960:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8005964:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005968:	429a      	cmp	r2, r3
 800596a:	d001      	beq.n	8005970 <HAL_FDCAN_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800596c:	b019      	add	sp, #100	; 0x64
 800596e:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8005970:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8005974:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005978:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800597a:	9207      	str	r2, [sp, #28]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800597c:	9313      	str	r3, [sp, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800597e:	f003 fb7b 	bl	8009078 <HAL_RCCEx_PeriphCLKConfig>
 8005982:	bb78      	cbnz	r0, 80059e4 <HAL_FDCAN_MspInit+0xa0>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005984:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005988:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800598c:	f44f 54c0 	mov.w	r4, #6144	; 0x1800
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005990:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005992:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8005996:	659a      	str	r2, [r3, #88]	; 0x58
 8005998:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800599a:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800599e:	9200      	str	r2, [sp, #0]
 80059a0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059a4:	f042 0201 	orr.w	r2, r2, #1
 80059a8:	64da      	str	r2, [r3, #76]	; 0x4c
 80059aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80059ac:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059ae:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80059b2:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059b6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059b8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80059ba:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80059c0:	2400      	movs	r4, #0
 80059c2:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80059c4:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059c6:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80059c8:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059cc:	f002 fd76 	bl	80084bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80059d0:	2200      	movs	r2, #0
 80059d2:	4611      	mov	r1, r2
 80059d4:	2015      	movs	r0, #21
 80059d6:	f001 fc81 	bl	80072dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80059da:	2015      	movs	r0, #21
 80059dc:	f001 fcbe 	bl	800735c <HAL_NVIC_EnableIRQ>
}
 80059e0:	b019      	add	sp, #100	; 0x64
 80059e2:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 80059e4:	f000 f926 	bl	8005c34 <Error_Handler>
 80059e8:	e7cc      	b.n	8005984 <HAL_FDCAN_MspInit+0x40>
 80059ea:	bf00      	nop

080059ec <MX_FMAC_Init>:
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 80059ec:	f641 007c 	movw	r0, #6268	; 0x187c
{
 80059f0:	b508      	push	{r3, lr}
  hfmac.Instance = FMAC;
 80059f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80059fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80059fe:	6003      	str	r3, [r0, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8005a00:	f002 fd10 	bl	8008424 <HAL_FMAC_Init>
 8005a04:	b900      	cbnz	r0, 8005a08 <MX_FMAC_Init+0x1c>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8005a06:	bd08      	pop	{r3, pc}
 8005a08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005a0c:	f000 b912 	b.w	8005c34 <Error_Handler>

08005a10 <HAL_FMAC_MspInit>:

void HAL_FMAC_MspInit(FMAC_HandleTypeDef* fmacHandle)
{

  if(fmacHandle->Instance==FMAC)
 8005a10:	6802      	ldr	r2, [r0, #0]
 8005a12:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005a16:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d000      	beq.n	8005a20 <HAL_FMAC_MspInit+0x10>
 8005a1e:	4770      	bx	lr
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* FMAC clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8005a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a24:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 8005a28:	b082      	sub	sp, #8
    __HAL_RCC_FMAC_CLK_ENABLE();
 8005a2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a2c:	f042 0210 	orr.w	r2, r2, #16
 8005a30:	649a      	str	r2, [r3, #72]	; 0x48
 8005a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }
}
 8005a3c:	b002      	add	sp, #8
 8005a3e:	4770      	bx	lr

08005a40 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8005a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a44:	2400      	movs	r4, #0
{
 8005a46:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a48:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8005a4c:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a54:	f2c4 0302 	movt	r3, #16386	; 0x4002
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a58:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005a5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a5c:	f042 0220 	orr.w	r2, r2, #32
 8005a60:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a64:	f002 0220 	and.w	r2, r2, #32
 8005a68:	9201      	str	r2, [sp, #4]
 8005a6a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a6e:	f042 0204 	orr.w	r2, r2, #4
 8005a72:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a76:	f002 0204 	and.w	r2, r2, #4
 8005a7a:	9202      	str	r2, [sp, #8]
 8005a7c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a80:	f042 0201 	orr.w	r2, r2, #1
 8005a84:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a88:	f002 0201 	and.w	r2, r2, #1
 8005a8c:	9203      	str	r2, [sp, #12]
 8005a8e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a92:	f042 0202 	orr.w	r2, r2, #2
 8005a96:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a9a:	f002 0202 	and.w	r2, r2, #2
 8005a9e:	9204      	str	r2, [sp, #16]
 8005aa0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005aa2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005aa4:	f042 0208 	orr.w	r2, r2, #8
 8005aa8:	64da      	str	r2, [r3, #76]	; 0x4c
 8005aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8005aac:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8005ab0:	f6c4 0600 	movt	r6, #18432	; 0x4800
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8005aba:	4630      	mov	r0, r6
 8005abc:	4622      	mov	r2, r4
 8005abe:	21c0      	movs	r1, #192	; 0xc0

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8005ac0:	f44f 6840 	mov.w	r8, #3072	; 0xc00
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ac4:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8005ac6:	f6c4 0800 	movt	r8, #18432	; 0x4800
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8005aca:	f002 fe05 	bl	80086d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8005ace:	f44f 6580 	mov.w	r5, #1024	; 0x400
  HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8005ad2:	4622      	mov	r2, r4
 8005ad4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005adc:	f002 fdfc 	bl	80086d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8005ae0:	f6c4 0500 	movt	r5, #18432	; 0x4800
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8005ae4:	4622      	mov	r2, r4
 8005ae6:	4640      	mov	r0, r8
 8005ae8:	2104      	movs	r1, #4
 8005aea:	f002 fdf5 	bl	80086d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8005aee:	4622      	mov	r2, r4
 8005af0:	4628      	mov	r0, r5
 8005af2:	2140      	movs	r1, #64	; 0x40
 8005af4:	f002 fdf0 	bl	80086d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RUNNING_LED_Pin|WARNING_LED_Pin;
 8005af8:	2700      	movs	r7, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005afa:	4630      	mov	r0, r6
 8005afc:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = RUNNING_LED_Pin|WARNING_LED_Pin;
 8005afe:	2600      	movs	r6, #0
 8005b00:	22c0      	movs	r2, #192	; 0xc0
 8005b02:	2301      	movs	r3, #1
 8005b04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b08:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b0c:	f002 fcd6 	bl	80084bc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b10:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005b12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b16:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005b1c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b20:	e9cd 6708 	strd	r6, r7, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005b24:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b26:	f002 fcc9 	bl	80084bc <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8005b2a:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
 8005b2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b30:	2301      	movs	r3, #1
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8005b32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
 8005b36:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b3a:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8005b3e:	f002 fcbd 	bl	80084bc <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER2_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ENCODER2_CS_GPIO_Port, &GPIO_InitStruct);
 8005b42:	4640      	mov	r0, r8
 8005b44:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = ENCODER2_CS_Pin;
 8005b46:	2204      	movs	r2, #4
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b4e:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(ENCODER2_CS_GPIO_Port, &GPIO_InitStruct);
 8005b52:	f002 fcb3 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER1_CS_Pin;
 8005b56:	2240      	movs	r2, #64	; 0x40
 8005b58:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ENCODER1_CS_GPIO_Port, &GPIO_InitStruct);
 8005b5a:	a906      	add	r1, sp, #24
 8005b5c:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = ENCODER1_CS_Pin;
 8005b5e:	e9cd 6708 	strd	r6, r7, [sp, #32]
 8005b62:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(ENCODER1_CS_GPIO_Port, &GPIO_InitStruct);
 8005b66:	f002 fca9 	bl	80084bc <HAL_GPIO_Init>

}
 8005b6a:	b00c      	add	sp, #48	; 0x30
 8005b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b70:	b530      	push	{r4, r5, lr}
 8005b72:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b74:	2238      	movs	r2, #56	; 0x38
 8005b76:	2100      	movs	r1, #0
 8005b78:	a806      	add	r0, sp, #24
 8005b7a:	f006 fb73 	bl	800c264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b7e:	2000      	movs	r0, #0
 8005b80:	e9cd 0000 	strd	r0, r0, [sp]
 8005b84:	e9cd 0002 	strd	r0, r0, [sp, #8]
 8005b88:	9004      	str	r0, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8005b8a:	f002 fdab 	bl	80086e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005b8e:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005b90:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005b94:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
  RCC_OscInitStruct.PLL.PLLN = 80;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005b96:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005b98:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8005b9a:	2350      	movs	r3, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005b9c:	f44f 7580 	mov.w	r5, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005ba0:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8005ba2:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLN = 80;
 8005ba4:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ba6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8005ba8:	2308      	movs	r3, #8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005baa:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8005bae:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8005bb0:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005bb2:	f002 fe23 	bl	80087fc <HAL_RCC_OscConfig>
 8005bb6:	b108      	cbz	r0, 8005bbc <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005bb8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005bba:	e7fe      	b.n	8005bba <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005bbc:	220f      	movs	r2, #15
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e9cd 2300 	strd	r2, r3, [sp]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005bc4:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005bca:	4621      	mov	r1, r4
 8005bcc:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005bce:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005bd2:	f003 f8f7 	bl	8008dc4 <HAL_RCC_ClockConfig>
 8005bd6:	b108      	cbz	r0, 8005bdc <SystemClock_Config+0x6c>
 8005bd8:	b672      	cpsid	i
  while (1)
 8005bda:	e7fe      	b.n	8005bda <SystemClock_Config+0x6a>
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_16);
 8005bdc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005be0:	f04f 7140 	mov.w	r1, #50331648	; 0x3000000
 8005be4:	4628      	mov	r0, r5
 8005be6:	f003 f88b 	bl	8008d00 <HAL_RCC_MCOConfig>
}
 8005bea:	b015      	add	sp, #84	; 0x54
 8005bec:	bd30      	pop	{r4, r5, pc}
 8005bee:	bf00      	nop

08005bf0 <main>:
{
 8005bf0:	b508      	push	{r3, lr}
  HAL_Init();
 8005bf2:	f000 fcdf 	bl	80065b4 <HAL_Init>
  SystemClock_Config();
 8005bf6:	f7ff ffbb 	bl	8005b70 <SystemClock_Config>
  MX_GPIO_Init();
 8005bfa:	f7ff ff21 	bl	8005a40 <MX_GPIO_Init>
  MX_DMA_Init();
 8005bfe:	f7ff fe1b 	bl	8005838 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8005c02:	f7ff fe75 	bl	80058f0 <MX_FDCAN1_Init>
  MX_SPI1_Init();
 8005c06:	f000 f817 	bl	8005c38 <MX_SPI1_Init>
  MX_SPI3_Init();
 8005c0a:	f000 f83f 	bl	8005c8c <MX_SPI3_Init>
  MX_TIM1_Init();
 8005c0e:	f000 fb1b 	bl	8006248 <MX_TIM1_Init>
  MX_ADC1_Init();
 8005c12:	f7ff fb65 	bl	80052e0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8005c16:	f7ff fbf9 	bl	800540c <MX_ADC2_Init>
  MX_DAC1_Init();
 8005c1a:	f7ff fda9 	bl	8005770 <MX_DAC1_Init>
  MX_USART1_UART_Init();
 8005c1e:	f000 fbc5 	bl	80063ac <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8005c22:	f000 fa3f 	bl	80060a4 <MX_TIM3_Init>
  MX_FMAC_Init();
 8005c26:	f7ff fee1 	bl	80059ec <MX_FMAC_Init>
  MX_CORDIC_Init();
 8005c2a:	f7ff fd77 	bl	800571c <MX_CORDIC_Init>
	BLDC_main();
 8005c2e:	f7fb fc23 	bl	8001478 <BLDC_main>
  while (1)
 8005c32:	e7fc      	b.n	8005c2e <main+0x3e>

08005c34 <Error_Handler>:
 8005c34:	b672      	cpsid	i
  while (1)
 8005c36:	e7fe      	b.n	8005c36 <Error_Handler+0x2>

08005c38 <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005c38:	f641 2034 	movw	r0, #6708	; 0x1a34
 8005c3c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
{
 8005c40:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 8005c42:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c46:	f2c4 0201 	movt	r2, #16385	; 0x4001
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005c4a:	f44f 7482 	mov.w	r4, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005c4e:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005c50:	e9c0 2400 	strd	r2, r4, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c54:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005c58:	2201      	movs	r2, #1
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c5a:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005c5e:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005c62:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005c66:	2128      	movs	r1, #40	; 0x28
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8005c68:	2207      	movs	r2, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005c6a:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005c6e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCPolynomial = 7;
 8005c72:	e9c0 320a 	strd	r3, r2, [r0, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005c76:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005c7a:	f003 fcc5 	bl	8009608 <HAL_SPI_Init>
 8005c7e:	b900      	cbnz	r0, 8005c82 <MX_SPI1_Init+0x4a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005c80:	bd10      	pop	{r4, pc}
 8005c82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005c86:	f7ff bfd5 	b.w	8005c34 <Error_Handler>
 8005c8a:	bf00      	nop

08005c8c <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005c8c:	f641 2098 	movw	r0, #6808	; 0x1a98
 8005c90:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
{
 8005c94:	b510      	push	{r4, lr}
  hspi3.Instance = SPI3;
 8005c96:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c9a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005c9e:	f44f 7482 	mov.w	r4, #260	; 0x104
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005ca2:	2300      	movs	r3, #0
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005ca4:	e9c0 2400 	strd	r2, r4, [r0]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005ca8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005cac:	2201      	movs	r2, #1
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005cae:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005cb2:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005cb6:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005cba:	2128      	movs	r1, #40	; 0x28
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi3.Init.CRCPolynomial = 7;
 8005cbc:	2207      	movs	r2, #7
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005cbe:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005cc2:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.CRCPolynomial = 7;
 8005cc6:	e9c0 320a 	strd	r3, r2, [r0, #40]	; 0x28
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005cca:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005cce:	f003 fc9b 	bl	8009608 <HAL_SPI_Init>
 8005cd2:	b900      	cbnz	r0, 8005cd6 <MX_SPI3_Init+0x4a>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005cd4:	bd10      	pop	{r4, pc}
 8005cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005cda:	f7ff bfab 	b.w	8005c34 <Error_Handler>
 8005cde:	bf00      	nop

08005ce0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005ce0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8005ce2:	6802      	ldr	r2, [r0, #0]
 8005ce4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
{
 8005ce8:	b08a      	sub	sp, #40	; 0x28
  if(spiHandle->Instance==SPI1)
 8005cea:	f2c4 0301 	movt	r3, #16385	; 0x4001
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cee:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI1)
 8005cf0:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cf2:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8005cf6:	e9cd 4406 	strd	r4, r4, [sp, #24]
{
 8005cfa:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cfc:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI1)
 8005cfe:	d007      	beq.n	8005d10 <HAL_SPI_MspInit+0x30>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI3)
 8005d00:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005d04:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d063      	beq.n	8005dd4 <HAL_SPI_MspInit+0xf4>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005d0c:	b00a      	add	sp, #40	; 0x28
 8005d0e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005d10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d14:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d18:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005d1c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005d1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d22:	661a      	str	r2, [r3, #96]	; 0x60
 8005d24:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005d26:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005d2a:	9200      	str	r2, [sp, #0]
 8005d2c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d30:	f042 0202 	orr.w	r2, r2, #2
 8005d34:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d38:	f003 0302 	and.w	r3, r3, #2
 8005d3c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005d3e:	2238      	movs	r2, #56	; 0x38
 8005d40:	2302      	movs	r3, #2
 8005d42:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d46:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005d4a:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d4c:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d4e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005d50:	9308      	str	r3, [sp, #32]
    hdma_spi1_rx.Instance = DMA1_Channel3;
 8005d52:	f641 06b4 	movw	r6, #6324	; 0x18b4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d56:	f002 fbb1 	bl	80084bc <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA1_Channel3;
 8005d5a:	2330      	movs	r3, #48	; 0x30
 8005d5c:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005d60:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8005d64:	220a      	movs	r2, #10
 8005d66:	e9c6 3200 	strd	r3, r2, [r6]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8005d6a:	4630      	mov	r0, r6
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005d6c:	2380      	movs	r3, #128	; 0x80
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d6e:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d72:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8005d76:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005d7a:	6234      	str	r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8005d7c:	f001 fc68 	bl	8007650 <HAL_DMA_Init>
 8005d80:	2800      	cmp	r0, #0
 8005d82:	f040 808c 	bne.w	8005e9e <HAL_SPI_MspInit+0x1be>
    hdma_spi1_tx.Instance = DMA1_Channel4;
 8005d86:	f641 1414 	movw	r4, #6420	; 0x1914
 8005d8a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005d8e:	2244      	movs	r2, #68	; 0x44
 8005d90:	f2c4 0202 	movt	r2, #16386	; 0x4002
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8005d94:	210b      	movs	r1, #11
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d96:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8005d98:	6061      	str	r1, [r4, #4]
    hdma_spi1_tx.Instance = DMA1_Channel4;
 8005d9a:	6022      	str	r2, [r4, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d9c:	2110      	movs	r1, #16
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d9e:	2280      	movs	r2, #128	; 0x80
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8005da0:	65ae      	str	r6, [r5, #88]	; 0x58
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005da2:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005da4:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005da8:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005dac:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8005db0:	62b5      	str	r5, [r6, #40]	; 0x28
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005db2:	6122      	str	r2, [r4, #16]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005db4:	f001 fc4c 	bl	8007650 <HAL_DMA_Init>
 8005db8:	2800      	cmp	r0, #0
 8005dba:	d16d      	bne.n	8005e98 <HAL_SPI_MspInit+0x1b8>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005dc0:	656c      	str	r4, [r5, #84]	; 0x54
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005dc2:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005dc4:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005dc6:	f001 fa89 	bl	80072dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005dca:	2023      	movs	r0, #35	; 0x23
 8005dcc:	f001 fac6 	bl	800735c <HAL_NVIC_EnableIRQ>
}
 8005dd0:	b00a      	add	sp, #40	; 0x28
 8005dd2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ddc:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005de0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005de2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005de6:	659a      	str	r2, [r3, #88]	; 0x58
 8005de8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005dea:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8005dee:	9202      	str	r2, [sp, #8]
 8005df0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005df2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005df4:	f042 0204 	orr.w	r2, r2, #4
 8005df8:	64da      	str	r2, [r3, #76]	; 0x4c
 8005dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dfc:	f003 0304 	and.w	r3, r3, #4
 8005e00:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005e02:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005e06:	2302      	movs	r3, #2
 8005e08:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e0c:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005e10:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e12:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e14:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005e16:	9308      	str	r3, [sp, #32]
    hdma_spi3_rx.Instance = DMA2_Channel1;
 8005e18:	f641 1674 	movw	r6, #6516	; 0x1974
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e1c:	f002 fb4e 	bl	80084bc <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA2_Channel1;
 8005e20:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8005e24:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005e28:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8005e2c:	220e      	movs	r2, #14
 8005e2e:	e9c6 3200 	strd	r3, r2, [r6]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8005e32:	4630      	mov	r0, r6
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005e34:	2380      	movs	r3, #128	; 0x80
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e36:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005e3a:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8005e3e:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005e42:	6234      	str	r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8005e44:	f001 fc04 	bl	8007650 <HAL_DMA_Init>
 8005e48:	bb60      	cbnz	r0, 8005ea4 <HAL_SPI_MspInit+0x1c4>
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8005e4a:	f641 14d4 	movw	r4, #6612	; 0x19d4
 8005e4e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005e52:	f240 421c 	movw	r2, #1052	; 0x41c
 8005e56:	f2c4 0202 	movt	r2, #16386	; 0x4002
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8005e5a:	210f      	movs	r1, #15
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e5c:	2300      	movs	r3, #0
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8005e5e:	6061      	str	r1, [r4, #4]
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8005e60:	6022      	str	r2, [r4, #0]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e62:	2110      	movs	r1, #16
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e64:	2280      	movs	r2, #128	; 0x80
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 8005e66:	65ae      	str	r6, [r5, #88]	; 0x58
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005e68:	4620      	mov	r0, r4
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e6a:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e6e:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005e72:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 8005e76:	62b5      	str	r5, [r6, #40]	; 0x28
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e78:	6122      	str	r2, [r4, #16]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005e7a:	f001 fbe9 	bl	8007650 <HAL_DMA_Init>
 8005e7e:	b9a0      	cbnz	r0, 8005eaa <HAL_SPI_MspInit+0x1ca>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8005e80:	2200      	movs	r2, #0
 8005e82:	4611      	mov	r1, r2
 8005e84:	2033      	movs	r0, #51	; 0x33
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8005e86:	656c      	str	r4, [r5, #84]	; 0x54
 8005e88:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8005e8a:	f001 fa27 	bl	80072dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005e8e:	2033      	movs	r0, #51	; 0x33
 8005e90:	f001 fa64 	bl	800735c <HAL_NVIC_EnableIRQ>
}
 8005e94:	b00a      	add	sp, #40	; 0x28
 8005e96:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8005e98:	f7ff fecc 	bl	8005c34 <Error_Handler>
 8005e9c:	e78e      	b.n	8005dbc <HAL_SPI_MspInit+0xdc>
      Error_Handler();
 8005e9e:	f7ff fec9 	bl	8005c34 <Error_Handler>
 8005ea2:	e770      	b.n	8005d86 <HAL_SPI_MspInit+0xa6>
      Error_Handler();
 8005ea4:	f7ff fec6 	bl	8005c34 <Error_Handler>
 8005ea8:	e7cf      	b.n	8005e4a <HAL_SPI_MspInit+0x16a>
      Error_Handler();
 8005eaa:	f7ff fec3 	bl	8005c34 <Error_Handler>
 8005eae:	e7e7      	b.n	8005e80 <HAL_SPI_MspInit+0x1a0>

08005eb0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005eb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 8005eb8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005ebc:	f042 0201 	orr.w	r2, r2, #1
 8005ec0:	661a      	str	r2, [r3, #96]	; 0x60
 8005ec2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005ec4:	f002 0201 	and.w	r2, r2, #1
 8005ec8:	9200      	str	r2, [sp, #0]
 8005eca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ecc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ece:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005ed2:	659a      	str	r2, [r3, #88]	; 0x58
 8005ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eda:	9301      	str	r3, [sp, #4]
 8005edc:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005ede:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8005ee0:	f002 bc82 	b.w	80087e8 <HAL_PWREx_DisableUCPDDeadBattery>

08005ee4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005ee4:	e7fe      	b.n	8005ee4 <NMI_Handler>
 8005ee6:	bf00      	nop

08005ee8 <HardFault_Handler>:

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  TIM1->CCR1 = 0;
 8005ee8:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8005eec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM1->CCR2 = 0;
 8005ef4:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM1->CCR3 = 0;
 8005ef6:	63da      	str	r2, [r3, #60]	; 0x3c
  while (1)
 8005ef8:	e7fb      	b.n	8005ef2 <HardFault_Handler+0xa>
 8005efa:	bf00      	nop

08005efc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005efc:	e7fe      	b.n	8005efc <MemManage_Handler>
 8005efe:	bf00      	nop

08005f00 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f00:	e7fe      	b.n	8005f00 <BusFault_Handler>
 8005f02:	bf00      	nop

08005f04 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005f04:	e7fe      	b.n	8005f04 <UsageFault_Handler>
 8005f06:	bf00      	nop

08005f08 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop

08005f0c <DebugMon_Handler>:
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop

08005f10 <PendSV_Handler>:
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop

08005f14 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f14:	f000 bb5e 	b.w	80065d4 <HAL_IncTick>

08005f18 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005f18:	f241 701c 	movw	r0, #5916	; 0x171c
 8005f1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f20:	f001 bd14 	b.w	800794c <HAL_DMA_IRQHandler>

08005f24 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005f24:	f241 707c 	movw	r0, #6012	; 0x177c
 8005f28:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f2c:	f001 bd0e 	b.w	800794c <HAL_DMA_IRQHandler>

08005f30 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005f30:	f641 00b4 	movw	r0, #6324	; 0x18b4
 8005f34:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f38:	f001 bd08 	b.w	800794c <HAL_DMA_IRQHandler>

08005f3c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005f3c:	f641 1014 	movw	r0, #6420	; 0x1914
 8005f40:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f44:	f001 bd02 	b.w	800794c <HAL_DMA_IRQHandler>

08005f48 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8005f48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005f4a:	f241 6044 	movw	r0, #5700	; 0x1644
 8005f4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f52:	f000 fc79 	bl	8006848 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8005f56:	f241 60b0 	movw	r0, #5808	; 0x16b0
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005f5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8005f5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f62:	f000 bc71 	b.w	8006848 <HAL_ADC_IRQHandler>
 8005f66:	bf00      	nop

08005f68 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8005f68:	f641 0018 	movw	r0, #6168	; 0x1818
 8005f6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f70:	f001 bfc4 	b.w	8007efc <HAL_FDCAN_IRQHandler>

08005f74 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005f74:	f641 304c 	movw	r0, #6988	; 0x1b4c
 8005f78:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f7c:	f004 ba14 	b.w	800a3a8 <HAL_TIM_IRQHandler>

08005f80 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005f80:	f641 2034 	movw	r0, #6708	; 0x1a34
 8005f84:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f88:	f003 bda2 	b.w	8009ad0 <HAL_SPI_IRQHandler>

08005f8c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005f8c:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 8005f90:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f94:	f004 be7a 	b.w	800ac8c <HAL_UART_IRQHandler>

08005f98 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8005f98:	f641 2098 	movw	r0, #6808	; 0x1a98
 8005f9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005fa0:	f003 bd96 	b.w	8009ad0 <HAL_SPI_IRQHandler>

08005fa4 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8005fa4:	f641 1074 	movw	r0, #6516	; 0x1974
 8005fa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005fac:	f001 bcce 	b.w	800794c <HAL_DMA_IRQHandler>

08005fb0 <DMA2_Channel2_IRQHandler>:
void DMA2_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005fb0:	f641 10d4 	movw	r0, #6612	; 0x19d4
 8005fb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005fb8:	f001 bcc8 	b.w	800794c <HAL_DMA_IRQHandler>

08005fbc <DMA2_Channel3_IRQHandler>:
void DMA2_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005fbc:	f641 3098 	movw	r0, #7064	; 0x1b98
 8005fc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005fc4:	f001 bcc2 	b.w	800794c <HAL_DMA_IRQHandler>

08005fc8 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8005fc8:	2001      	movs	r0, #1
 8005fca:	4770      	bx	lr

08005fcc <_kill>:

int _kill(int pid, int sig)
{
 8005fcc:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005fce:	f006 f99b 	bl	800c308 <__errno>
 8005fd2:	2316      	movs	r3, #22
 8005fd4:	6003      	str	r3, [r0, #0]
  return -1;
}
 8005fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fda:	bd08      	pop	{r3, pc}

08005fdc <_exit>:

void _exit (int status)
{
 8005fdc:	b508      	push	{r3, lr}
  errno = EINVAL;
 8005fde:	f006 f993 	bl	800c308 <__errno>
 8005fe2:	2316      	movs	r3, #22
 8005fe4:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8005fe6:	e7fe      	b.n	8005fe6 <_exit+0xa>

08005fe8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005fe8:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fea:	1e16      	subs	r6, r2, #0
 8005fec:	dd07      	ble.n	8005ffe <_read+0x16>
 8005fee:	460c      	mov	r4, r1
 8005ff0:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8005ff2:	f3af 8000 	nop.w
 8005ff6:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ffa:	42a5      	cmp	r5, r4
 8005ffc:	d1f9      	bne.n	8005ff2 <_read+0xa>
  }

  return len;
}
 8005ffe:	4630      	mov	r0, r6
 8006000:	bd70      	pop	{r4, r5, r6, pc}
 8006002:	bf00      	nop

08006004 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006004:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006006:	1e16      	subs	r6, r2, #0
 8006008:	dd07      	ble.n	800601a <_write+0x16>
 800600a:	460c      	mov	r4, r1
 800600c:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 800600e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006012:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006016:	42ac      	cmp	r4, r5
 8006018:	d1f9      	bne.n	800600e <_write+0xa>
  }
  return len;
}
 800601a:	4630      	mov	r0, r6
 800601c:	bd70      	pop	{r4, r5, r6, pc}
 800601e:	bf00      	nop

08006020 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8006020:	f04f 30ff 	mov.w	r0, #4294967295
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop

08006028 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8006028:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800602c:	604b      	str	r3, [r1, #4]
  return 0;
}
 800602e:	2000      	movs	r0, #0
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop

08006034 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8006034:	2001      	movs	r0, #1
 8006036:	4770      	bx	lr

08006038 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8006038:	2000      	movs	r0, #0
 800603a:	4770      	bx	lr

0800603c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800603c:	f641 21fc 	movw	r1, #6908	; 0x1afc
 8006040:	f2c2 0100 	movt	r1, #8192	; 0x2000
{
 8006044:	b508      	push	{r3, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006046:	f248 0200 	movw	r2, #32768	; 0x8000
 800604a:	f240 4c00 	movw	ip, #1024	; 0x400
  if (NULL == __sbrk_heap_end)
 800604e:	680b      	ldr	r3, [r1, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006050:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006054:	f2c0 0c00 	movt	ip, #0
 8006058:	eba2 020c 	sub.w	r2, r2, ip
  if (NULL == __sbrk_heap_end)
 800605c:	b12b      	cbz	r3, 800606a <_sbrk+0x2e>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800605e:	4418      	add	r0, r3
 8006060:	4290      	cmp	r0, r2
 8006062:	d80a      	bhi.n	800607a <_sbrk+0x3e>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8006064:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8006066:	4618      	mov	r0, r3
 8006068:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 800606a:	f641 53d8 	movw	r3, #7640	; 0x1dd8
 800606e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  if (__sbrk_heap_end + incr > max_heap)
 8006072:	4418      	add	r0, r3
 8006074:	4290      	cmp	r0, r2
    __sbrk_heap_end = &_end;
 8006076:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8006078:	d9f4      	bls.n	8006064 <_sbrk+0x28>
    errno = ENOMEM;
 800607a:	f006 f945 	bl	800c308 <__errno>
 800607e:	230c      	movs	r3, #12
 8006080:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8006082:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006086:	4618      	mov	r0, r3
 8006088:	bd08      	pop	{r3, pc}
 800608a:	bf00      	nop

0800608c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800608c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006090:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006094:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006098:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800609c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop

080060a4 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80060a4:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80060a6:	f641 304c 	movw	r0, #6988	; 0x1b4c
 80060aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80060ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80060b2:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80060b6:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 3;
 80060b8:	2203      	movs	r2, #3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80060ba:	2300      	movs	r3, #0
{
 80060bc:	b089      	sub	sp, #36	; 0x24
  htim3.Init.Prescaler = 3;
 80060be:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 3999;
 80060c0:	f640 729f 	movw	r2, #3999	; 0xf9f
 80060c4:	e9c0 3202 	strd	r3, r2, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80060c8:	2280      	movs	r2, #128	; 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80060ca:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80060ce:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80060d2:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80060d6:	9303      	str	r3, [sp, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80060d8:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80060da:	6182      	str	r2, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80060dc:	f003 fe60 	bl	8009da0 <HAL_TIM_Base_Init>
 80060e0:	b9c0      	cbnz	r0, 8006114 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80060e2:	f641 304c 	movw	r0, #6988	; 0x1b4c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80060e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80060ea:	a904      	add	r1, sp, #16
 80060ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80060f0:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80060f2:	f004 f87b 	bl	800a1ec <HAL_TIM_ConfigClockSource>
 80060f6:	b9a8      	cbnz	r0, 8006124 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80060f8:	f641 304c 	movw	r0, #6988	; 0x1b4c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060fc:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80060fe:	a901      	add	r1, sp, #4
 8006100:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006104:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006106:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006108:	f004 fc12 	bl	800a930 <HAL_TIMEx_MasterConfigSynchronization>
 800610c:	b928      	cbnz	r0, 800611a <MX_TIM3_Init+0x76>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800610e:	b009      	add	sp, #36	; 0x24
 8006110:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006114:	f7ff fd8e 	bl	8005c34 <Error_Handler>
 8006118:	e7e3      	b.n	80060e2 <MX_TIM3_Init+0x3e>
    Error_Handler();
 800611a:	f7ff fd8b 	bl	8005c34 <Error_Handler>
}
 800611e:	b009      	add	sp, #36	; 0x24
 8006120:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006124:	f7ff fd86 	bl	8005c34 <Error_Handler>
 8006128:	e7e6      	b.n	80060f8 <MX_TIM3_Init+0x54>
 800612a:	bf00      	nop

0800612c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800612c:	b500      	push	{lr}

  if(tim_baseHandle->Instance==TIM1)
 800612e:	6802      	ldr	r2, [r0, #0]
 8006130:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006134:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006138:	429a      	cmp	r2, r3
{
 800613a:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM1)
 800613c:	d008      	beq.n	8006150 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM3)
 800613e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006142:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8006146:	429a      	cmp	r2, r3
 8006148:	d012      	beq.n	8006170 <HAL_TIM_Base_MspInit+0x44>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800614a:	b003      	add	sp, #12
 800614c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006150:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006154:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006158:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800615a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800615e:	661a      	str	r2, [r3, #96]	; 0x60
 8006160:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006162:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006166:	9300      	str	r3, [sp, #0]
 8006168:	9b00      	ldr	r3, [sp, #0]
}
 800616a:	b003      	add	sp, #12
 800616c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006174:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006178:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800617a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800617c:	f041 0102 	orr.w	r1, r1, #2
 8006180:	6599      	str	r1, [r3, #88]	; 0x58
 8006182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800618a:	201d      	movs	r0, #29
 800618c:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 800618e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006190:	f001 f8a4 	bl	80072dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006194:	201d      	movs	r0, #29
}
 8006196:	b003      	add	sp, #12
 8006198:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800619c:	f001 b8de 	b.w	800735c <HAL_NVIC_EnableIRQ>

080061a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80061a0:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 80061a2:	6802      	ldr	r2, [r0, #0]
 80061a4:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
{
 80061a8:	b089      	sub	sp, #36	; 0x24
  if(timHandle->Instance==TIM1)
 80061aa:	f2c4 0301 	movt	r3, #16385	; 0x4001
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061ae:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 80061b0:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061b2:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80061b6:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80061ba:	9406      	str	r4, [sp, #24]
  if(timHandle->Instance==TIM1)
 80061bc:	d001      	beq.n	80061c2 <HAL_TIM_MspPostInit+0x22>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80061be:	b009      	add	sp, #36	; 0x24
 80061c0:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80061c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061ca:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80061ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061d0:	f042 0204 	orr.w	r2, r2, #4
 80061d4:	64da      	str	r2, [r3, #76]	; 0x4c
 80061d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061d8:	f002 0204 	and.w	r2, r2, #4
 80061dc:	9200      	str	r2, [sp, #0]
 80061de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061e2:	f042 0202 	orr.w	r2, r2, #2
 80061e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80061e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061ea:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80061ee:	2207      	movs	r2, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061f0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80061f2:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061f4:	a902      	add	r1, sp, #8
 80061f6:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80061fa:	2302      	movs	r3, #2
 80061fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8006200:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006202:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006204:	f002 f95a 	bl	80084bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8006208:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800620c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006210:	e9cd 3502 	strd	r3, r5, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006214:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8006216:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006218:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800621c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800621e:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006222:	f002 f94b 	bl	80084bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800622a:	f44f 6080 	mov.w	r0, #1024	; 0x400
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800622e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006230:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8006232:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006234:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006238:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800623c:	e9cd 4305 	strd	r4, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006240:	f002 f93c 	bl	80084bc <HAL_GPIO_Init>
}
 8006244:	b009      	add	sp, #36	; 0x24
 8006246:	bd30      	pop	{r4, r5, pc}

08006248 <MX_TIM1_Init>:
{
 8006248:	b510      	push	{r4, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800624a:	2400      	movs	r4, #0
{
 800624c:	b09c      	sub	sp, #112	; 0x70
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800624e:	2234      	movs	r2, #52	; 0x34
 8006250:	4621      	mov	r1, r4
 8006252:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006254:	e9cd 4405 	strd	r4, r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006258:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800625c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8006260:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8006264:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006268:	9404      	str	r4, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800626a:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800626c:	9408      	str	r4, [sp, #32]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800626e:	9407      	str	r4, [sp, #28]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006270:	f005 fff8 	bl	800c264 <memset>
  htim1.Instance = TIM1;
 8006274:	f641 3000 	movw	r0, #6912	; 0x1b00
 8006278:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800627c:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006280:	f2c4 0301 	movt	r3, #16385	; 0x4001
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8006284:	2220      	movs	r2, #32
  htim1.Init.Prescaler = 0;
 8006286:	e9c0 3400 	strd	r3, r4, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800628a:	6082      	str	r2, [r0, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800628c:	2380      	movs	r3, #128	; 0x80
  htim1.Init.Period = 1499;
 800628e:	f240 52db 	movw	r2, #1499	; 0x5db
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006292:	e9c0 2403 	strd	r2, r4, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006296:	e9c0 4305 	strd	r4, r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800629a:	f003 fd81 	bl	8009da0 <HAL_TIM_Base_Init>
 800629e:	2800      	cmp	r0, #0
 80062a0:	d16c      	bne.n	800637c <MX_TIM1_Init+0x134>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80062a2:	f641 3000 	movw	r0, #6912	; 0x1b00
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80062a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80062aa:	a904      	add	r1, sp, #16
 80062ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80062b0:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80062b2:	f003 ff9b 	bl	800a1ec <HAL_TIM_ConfigClockSource>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d175      	bne.n	80063a6 <MX_TIM1_Init+0x15e>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80062ba:	f641 3000 	movw	r0, #6912	; 0x1b00
 80062be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80062c2:	f003 fe47 	bl	8009f54 <HAL_TIM_PWM_Init>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	d16a      	bne.n	80063a0 <MX_TIM1_Init+0x158>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062ca:	2300      	movs	r3, #0
 80062cc:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062ce:	f641 3000 	movw	r0, #6912	; 0x1b00
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062d2:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062d6:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062d8:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062da:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062de:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062e0:	f004 fb26 	bl	800a930 <HAL_TIMEx_MasterConfigSynchronization>
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d158      	bne.n	800639a <MX_TIM1_Init+0x152>
  sConfigOC.Pulse = 0;
 80062e8:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062ea:	2160      	movs	r1, #96	; 0x60
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062ec:	2000      	movs	r0, #0
  sConfigOC.Pulse = 0;
 80062ee:	e9cd 1208 	strd	r1, r2, [sp, #32]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062f2:	2100      	movs	r1, #0
 80062f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80062f8:	2302      	movs	r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062fa:	f641 3000 	movw	r0, #6912	; 0x1b00
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80062fe:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006300:	a908      	add	r1, sp, #32
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8006302:	2308      	movs	r3, #8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006304:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8006308:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800630a:	920e      	str	r2, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800630c:	f004 f990 	bl	800a630 <HAL_TIM_PWM_ConfigChannel>
 8006310:	2800      	cmp	r0, #0
 8006312:	d13f      	bne.n	8006394 <MX_TIM1_Init+0x14c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006314:	f641 3000 	movw	r0, #6912	; 0x1b00
 8006318:	2204      	movs	r2, #4
 800631a:	a908      	add	r1, sp, #32
 800631c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006320:	f004 f986 	bl	800a630 <HAL_TIM_PWM_ConfigChannel>
 8006324:	bb98      	cbnz	r0, 800638e <MX_TIM1_Init+0x146>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006326:	f641 3000 	movw	r0, #6912	; 0x1b00
 800632a:	2208      	movs	r2, #8
 800632c:	a908      	add	r1, sp, #32
 800632e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006332:	f004 f97d 	bl	800a630 <HAL_TIM_PWM_ConfigChannel>
 8006336:	bb38      	cbnz	r0, 8006388 <MX_TIM1_Init+0x140>
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006338:	f641 3000 	movw	r0, #6912	; 0x1b00
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800633c:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800633e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006342:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006346:	a90f      	add	r1, sp, #60	; 0x3c
 8006348:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800634c:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 8006350:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006354:	e9cd 3413 	strd	r3, r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006358:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800635c:	e9cd 3217 	strd	r3, r2, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006360:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006364:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006366:	f004 fb35 	bl	800a9d4 <HAL_TIMEx_ConfigBreakDeadTime>
 800636a:	b950      	cbnz	r0, 8006382 <MX_TIM1_Init+0x13a>
  HAL_TIM_MspPostInit(&htim1);
 800636c:	f641 3000 	movw	r0, #6912	; 0x1b00
 8006370:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006374:	f7ff ff14 	bl	80061a0 <HAL_TIM_MspPostInit>
}
 8006378:	b01c      	add	sp, #112	; 0x70
 800637a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800637c:	f7ff fc5a 	bl	8005c34 <Error_Handler>
 8006380:	e78f      	b.n	80062a2 <MX_TIM1_Init+0x5a>
    Error_Handler();
 8006382:	f7ff fc57 	bl	8005c34 <Error_Handler>
 8006386:	e7f1      	b.n	800636c <MX_TIM1_Init+0x124>
    Error_Handler();
 8006388:	f7ff fc54 	bl	8005c34 <Error_Handler>
 800638c:	e7d4      	b.n	8006338 <MX_TIM1_Init+0xf0>
    Error_Handler();
 800638e:	f7ff fc51 	bl	8005c34 <Error_Handler>
 8006392:	e7c8      	b.n	8006326 <MX_TIM1_Init+0xde>
    Error_Handler();
 8006394:	f7ff fc4e 	bl	8005c34 <Error_Handler>
 8006398:	e7bc      	b.n	8006314 <MX_TIM1_Init+0xcc>
    Error_Handler();
 800639a:	f7ff fc4b 	bl	8005c34 <Error_Handler>
 800639e:	e7a3      	b.n	80062e8 <MX_TIM1_Init+0xa0>
    Error_Handler();
 80063a0:	f7ff fc48 	bl	8005c34 <Error_Handler>
 80063a4:	e791      	b.n	80062ca <MX_TIM1_Init+0x82>
    Error_Handler();
 80063a6:	f7ff fc45 	bl	8005c34 <Error_Handler>
 80063aa:	e786      	b.n	80062ba <MX_TIM1_Init+0x72>

080063ac <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80063ac:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 80063b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063b4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
{
 80063b8:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 921600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80063ba:	2300      	movs	r3, #0
  huart1.Instance = USART1;
 80063bc:	f2c4 0201 	movt	r2, #16385	; 0x4001
  huart1.Init.BaudRate = 921600;
 80063c0:	f44f 2461 	mov.w	r4, #921600	; 0xe1000
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80063c4:	210c      	movs	r1, #12
  huart1.Init.BaudRate = 921600;
 80063c6:	e9c0 2400 	strd	r2, r4, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80063ca:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80063ce:	e9c0 3104 	strd	r3, r1, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80063d2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80063d6:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80063da:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80063dc:	f005 f87a 	bl	800b4d4 <HAL_UART_Init>
 80063e0:	b9b8      	cbnz	r0, 8006412 <MX_USART1_UART_Init+0x66>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063e2:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 80063e6:	2100      	movs	r1, #0
 80063e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063ec:	f005 f902 	bl	800b5f4 <HAL_UARTEx_SetTxFifoThreshold>
 80063f0:	b9c8      	cbnz	r0, 8006426 <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063f2:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 80063f6:	2100      	movs	r1, #0
 80063f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063fc:	f005 f93c 	bl	800b678 <HAL_UARTEx_SetRxFifoThreshold>
 8006400:	b970      	cbnz	r0, 8006420 <MX_USART1_UART_Init+0x74>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8006402:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 8006406:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800640a:	f005 f8d5 	bl	800b5b8 <HAL_UARTEx_DisableFifoMode>
 800640e:	b918      	cbnz	r0, 8006418 <MX_USART1_UART_Init+0x6c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006410:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006412:	f7ff fc0f 	bl	8005c34 <Error_Handler>
 8006416:	e7e4      	b.n	80063e2 <MX_USART1_UART_Init+0x36>
}
 8006418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800641c:	f7ff bc0a 	b.w	8005c34 <Error_Handler>
    Error_Handler();
 8006420:	f7ff fc08 	bl	8005c34 <Error_Handler>
 8006424:	e7ed      	b.n	8006402 <MX_USART1_UART_Init+0x56>
    Error_Handler();
 8006426:	f7ff fc05 	bl	8005c34 <Error_Handler>
 800642a:	e7e2      	b.n	80063f2 <MX_USART1_UART_Init+0x46>

0800642c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800642c:	b530      	push	{r4, r5, lr}
 800642e:	4604      	mov	r4, r0
 8006430:	b099      	sub	sp, #100	; 0x64

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006432:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006434:	2244      	movs	r2, #68	; 0x44
 8006436:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006438:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800643c:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8006440:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006442:	f005 ff0f 	bl	800c264 <memset>
  if(uartHandle->Instance==USART1)
 8006446:	6822      	ldr	r2, [r4, #0]
 8006448:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800644c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006450:	429a      	cmp	r2, r3
 8006452:	d001      	beq.n	8006458 <HAL_UART_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006454:	b019      	add	sp, #100	; 0x64
 8006456:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006458:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800645a:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800645c:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800645e:	f002 fe0b 	bl	8009078 <HAL_RCCEx_PeriphCLKConfig>
 8006462:	2800      	cmp	r0, #0
 8006464:	d14b      	bne.n	80064fe <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8006466:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800646a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800646e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_RCC_USART1_CLK_ENABLE();
 8006472:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006474:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006478:	661a      	str	r2, [r3, #96]	; 0x60
 800647a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800647c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006480:	9200      	str	r2, [sp, #0]
 8006482:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006484:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006486:	f042 0204 	orr.w	r2, r2, #4
 800648a:	64da      	str	r2, [r3, #76]	; 0x4c
 800648c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006494:	2230      	movs	r2, #48	; 0x30
 8006496:	2302      	movs	r3, #2
 8006498:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800649c:	2200      	movs	r2, #0
 800649e:	2300      	movs	r3, #0
 80064a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064a4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80064a6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064a8:	f6c4 0000 	movt	r0, #18432	; 0x4800
    hdma_usart1_tx.Instance = DMA2_Channel3;
 80064ac:	f641 3598 	movw	r5, #7064	; 0x1b98
 80064b0:	f2c2 0500 	movt	r5, #8192	; 0x2000
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80064b4:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80064b6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064b8:	f002 f800 	bl	80084bc <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Channel3;
 80064bc:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80064c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80064c4:	2119      	movs	r1, #25
    hdma_usart1_tx.Instance = DMA2_Channel3;
 80064c6:	602a      	str	r2, [r5, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064c8:	2210      	movs	r2, #16
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80064ca:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064cc:	e9c5 1201 	strd	r1, r2, [r5, #4]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80064d0:	4628      	mov	r0, r5
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80064d2:	2280      	movs	r2, #128	; 0x80
 80064d4:	e9c5 3203 	strd	r3, r2, [r5, #12]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80064d8:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80064dc:	e9c5 3307 	strd	r3, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80064e0:	f001 f8b6 	bl	8007650 <HAL_DMA_Init>
 80064e4:	b970      	cbnz	r0, 8006504 <HAL_UART_MspInit+0xd8>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80064e6:	2200      	movs	r2, #0
 80064e8:	4611      	mov	r1, r2
 80064ea:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80064ec:	67a5      	str	r5, [r4, #120]	; 0x78
 80064ee:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80064f0:	f000 fef4 	bl	80072dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80064f4:	2025      	movs	r0, #37	; 0x25
 80064f6:	f000 ff31 	bl	800735c <HAL_NVIC_EnableIRQ>
}
 80064fa:	b019      	add	sp, #100	; 0x64
 80064fc:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 80064fe:	f7ff fb99 	bl	8005c34 <Error_Handler>
 8006502:	e7b0      	b.n	8006466 <HAL_UART_MspInit+0x3a>
      Error_Handler();
 8006504:	f7ff fb96 	bl	8005c34 <Error_Handler>
 8006508:	e7ed      	b.n	80064e6 <HAL_UART_MspInit+0xba>
 800650a:	bf00      	nop

0800650c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800650c:	480d      	ldr	r0, [pc, #52]	; (8006544 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800650e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006510:	480d      	ldr	r0, [pc, #52]	; (8006548 <LoopForever+0x6>)
  ldr r1, =_edata
 8006512:	490e      	ldr	r1, [pc, #56]	; (800654c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006514:	4a0e      	ldr	r2, [pc, #56]	; (8006550 <LoopForever+0xe>)
  movs r3, #0
 8006516:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006518:	e002      	b.n	8006520 <LoopCopyDataInit>

0800651a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800651a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800651c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800651e:	3304      	adds	r3, #4

08006520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006524:	d3f9      	bcc.n	800651a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006526:	4a0b      	ldr	r2, [pc, #44]	; (8006554 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006528:	4c0b      	ldr	r4, [pc, #44]	; (8006558 <LoopForever+0x16>)
  movs r3, #0
 800652a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800652c:	e001      	b.n	8006532 <LoopFillZerobss>

0800652e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800652e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006530:	3204      	adds	r2, #4

08006532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006534:	d3fb      	bcc.n	800652e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006536:	f7ff fda9 	bl	800608c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800653a:	f005 feeb 	bl	800c314 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800653e:	f7ff fb57 	bl	8005bf0 <main>

08006542 <LoopForever>:

LoopForever:
    b LoopForever
 8006542:	e7fe      	b.n	8006542 <LoopForever>
  ldr   r0, =_estack
 8006544:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800654c:	20000780 	.word	0x20000780
  ldr r2, =_sidata
 8006550:	0800fd50 	.word	0x0800fd50
  ldr r2, =_sbss
 8006554:	20000780 	.word	0x20000780
  ldr r4, =_ebss
 8006558:	20001dd8 	.word	0x20001dd8

0800655c <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800655c:	e7fe      	b.n	800655c <COMP1_2_3_IRQHandler>
	...

08006560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006560:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8006562:	f240 537c 	movw	r3, #1404	; 0x57c
 8006566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	b90b      	cbnz	r3, 8006572 <HAL_InitTick+0x12>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800656e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8006570:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006572:	f240 5178 	movw	r1, #1400	; 0x578
 8006576:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800657a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800657e:	4605      	mov	r5, r0
 8006580:	fbb2 f3f3 	udiv	r3, r2, r3
 8006584:	6808      	ldr	r0, [r1, #0]
 8006586:	fbb0 f0f3 	udiv	r0, r0, r3
 800658a:	f000 fef5 	bl	8007378 <HAL_SYSTICK_Config>
 800658e:	4604      	mov	r4, r0
 8006590:	2800      	cmp	r0, #0
 8006592:	d1ec      	bne.n	800656e <HAL_InitTick+0xe>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006594:	2d0f      	cmp	r5, #15
 8006596:	d8ea      	bhi.n	800656e <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006598:	4602      	mov	r2, r0
 800659a:	4629      	mov	r1, r5
 800659c:	f04f 30ff 	mov.w	r0, #4294967295
 80065a0:	f000 fe9c 	bl	80072dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80065a4:	f240 5380 	movw	r3, #1408	; 0x580
 80065a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065ac:	4620      	mov	r0, r4
 80065ae:	601d      	str	r5, [r3, #0]
}
 80065b0:	bd38      	pop	{r3, r4, r5, pc}
 80065b2:	bf00      	nop

080065b4 <HAL_Init>:
{
 80065b4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80065b6:	2003      	movs	r0, #3
 80065b8:	f000 fe7e 	bl	80072b8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80065bc:	200f      	movs	r0, #15
 80065be:	f7ff ffcf 	bl	8006560 <HAL_InitTick>
 80065c2:	b110      	cbz	r0, 80065ca <HAL_Init+0x16>
    status = HAL_ERROR;
 80065c4:	2401      	movs	r4, #1
}
 80065c6:	4620      	mov	r0, r4
 80065c8:	bd10      	pop	{r4, pc}
 80065ca:	4604      	mov	r4, r0
    HAL_MspInit();
 80065cc:	f7ff fc70 	bl	8005eb0 <HAL_MspInit>
}
 80065d0:	4620      	mov	r0, r4
 80065d2:	bd10      	pop	{r4, pc}

080065d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80065d4:	f641 4388 	movw	r3, #7304	; 0x1c88
 80065d8:	f240 517c 	movw	r1, #1404	; 0x57c
 80065dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	6809      	ldr	r1, [r1, #0]
 80065e8:	440a      	add	r2, r1
 80065ea:	601a      	str	r2, [r3, #0]
}
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop

080065f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80065f0:	f641 4388 	movw	r3, #7304	; 0x1c88
 80065f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065f8:	6818      	ldr	r0, [r3, #0]
}
 80065fa:	4770      	bx	lr

080065fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006600:	f7ff fff6 	bl	80065f0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006604:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8006606:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8006608:	d005      	beq.n	8006616 <HAL_Delay+0x1a>
  {
    wait += (uint32_t)(uwTickFreq);
 800660a:	f240 537c 	movw	r3, #1404	; 0x57c
 800660e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006616:	f7ff ffeb 	bl	80065f0 <HAL_GetTick>
 800661a:	1b43      	subs	r3, r0, r5
 800661c:	42a3      	cmp	r3, r4
 800661e:	d3fa      	bcc.n	8006616 <HAL_Delay+0x1a>
  {
  }
}
 8006620:	bd38      	pop	{r3, r4, r5, pc}
 8006622:	bf00      	nop

08006624 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006624:	b530      	push	{r4, r5, lr}
 8006626:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006628:	2300      	movs	r3, #0
 800662a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800662c:	2800      	cmp	r0, #0
 800662e:	f000 80d8 	beq.w	80067e2 <HAL_ADC_Init+0x1be>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006632:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8006634:	4604      	mov	r4, r0
 8006636:	2d00      	cmp	r5, #0
 8006638:	f000 80a1 	beq.w	800677e <HAL_ADC_Init+0x15a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800663c:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800663e:	6893      	ldr	r3, [r2, #8]
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	d505      	bpl.n	8006650 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006644:	6893      	ldr	r3, [r2, #8]
 8006646:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800664a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800664e:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006650:	6893      	ldr	r3, [r2, #8]
 8006652:	00dd      	lsls	r5, r3, #3
 8006654:	d41f      	bmi.n	8006696 <HAL_ADC_Init+0x72>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006656:	f240 5378 	movw	r3, #1400	; 0x578
 800665a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800665e:	f642 5063 	movw	r0, #11619	; 0x2d63
 8006662:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8006664:	6891      	ldr	r1, [r2, #8]
 8006666:	099b      	lsrs	r3, r3, #6
 8006668:	f2c0 503e 	movt	r0, #1342	; 0x53e
 800666c:	fba0 0303 	umull	r0, r3, r0, r3
 8006670:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8006674:	099b      	lsrs	r3, r3, #6
 8006676:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800667a:	3301      	adds	r3, #1
 800667c:	005b      	lsls	r3, r3, #1
 800667e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8006682:	6091      	str	r1, [r2, #8]
 8006684:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006686:	9b01      	ldr	r3, [sp, #4]
 8006688:	b12b      	cbz	r3, 8006696 <HAL_ADC_Init+0x72>
    {
      wait_loop_index--;
 800668a:	9b01      	ldr	r3, [sp, #4]
 800668c:	3b01      	subs	r3, #1
 800668e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006690:	9b01      	ldr	r3, [sp, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1f9      	bne.n	800668a <HAL_ADC_Init+0x66>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006696:	6893      	ldr	r3, [r2, #8]
 8006698:	00d8      	lsls	r0, r3, #3
 800669a:	d462      	bmi.n	8006762 <HAL_ADC_Init+0x13e>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800669c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800669e:	f043 0310 	orr.w	r3, r3, #16
 80066a2:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066a4:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80066a6:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066a8:	4303      	orrs	r3, r0
 80066aa:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80066ac:	6893      	ldr	r3, [r2, #8]
 80066ae:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80066b2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80066b4:	d15c      	bne.n	8006770 <HAL_ADC_Init+0x14c>
 80066b6:	06d9      	lsls	r1, r3, #27
 80066b8:	d45a      	bmi.n	8006770 <HAL_ADC_Init+0x14c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80066ba:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80066bc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80066c0:	f043 0302 	orr.w	r3, r3, #2
 80066c4:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80066c6:	6893      	ldr	r3, [r2, #8]
 80066c8:	07db      	lsls	r3, r3, #31
 80066ca:	d414      	bmi.n	80066f6 <HAL_ADC_Init+0xd2>
 80066cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80066d0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80066d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80066d8:	6889      	ldr	r1, [r1, #8]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	430b      	orrs	r3, r1
 80066de:	07dd      	lsls	r5, r3, #31
 80066e0:	d409      	bmi.n	80066f6 <HAL_ADC_Init+0xd2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80066e2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80066e6:	f2c5 0100 	movt	r1, #20480	; 0x5000
 80066ea:	6865      	ldr	r5, [r4, #4]
 80066ec:	688b      	ldr	r3, [r1, #8]
 80066ee:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80066f2:	432b      	orrs	r3, r5
 80066f4:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80066f6:	68e5      	ldr	r5, [r4, #12]
 80066f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80066fa:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 80066fe:	432b      	orrs	r3, r5
 8006700:	68a5      	ldr	r5, [r4, #8]
 8006702:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006704:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006706:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 8006708:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800670c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006710:	d062      	beq.n	80067d8 <HAL_ADC_Init+0x1b4>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006712:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006714:	b121      	cbz	r1, 8006720 <HAL_ADC_Init+0xfc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8006716:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006718:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800671c:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800671e:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006720:	68d5      	ldr	r5, [r2, #12]
 8006722:	f244 0107 	movw	r1, #16391	; 0x4007
 8006726:	f6cf 71f0 	movt	r1, #65520	; 0xfff0
 800672a:	4029      	ands	r1, r5
 800672c:	4319      	orrs	r1, r3
 800672e:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006730:	6913      	ldr	r3, [r2, #16]
 8006732:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006734:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8006738:	430b      	orrs	r3, r1
 800673a:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800673c:	6893      	ldr	r3, [r2, #8]
 800673e:	0759      	lsls	r1, r3, #29
 8006740:	d523      	bpl.n	800678a <HAL_ADC_Init+0x166>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006742:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006744:	6963      	ldr	r3, [r4, #20]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d04e      	beq.n	80067e8 <HAL_ADC_Init+0x1c4>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800674a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800674c:	f023 030f 	bic.w	r3, r3, #15
 8006750:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006752:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006754:	f023 0303 	bic.w	r3, r3, #3
 8006758:	f043 0301 	orr.w	r3, r3, #1
 800675c:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800675e:	b003      	add	sp, #12
 8006760:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006762:	6893      	ldr	r3, [r2, #8]
 8006764:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006768:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800676c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800676e:	d0a2      	beq.n	80066b6 <HAL_ADC_Init+0x92>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006770:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8006772:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006774:	f043 0310 	orr.w	r3, r3, #16
 8006778:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800677a:	b003      	add	sp, #12
 800677c:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800677e:	f7fe fecf 	bl	8005520 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006782:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8006784:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8006788:	e758      	b.n	800663c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800678a:	6893      	ldr	r3, [r2, #8]
 800678c:	071b      	lsls	r3, r3, #28
 800678e:	d4d9      	bmi.n	8006744 <HAL_ADC_Init+0x120>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006790:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006792:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006796:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006798:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800679c:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800679e:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80067a2:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80067a6:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 80067a8:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80067aa:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80067ac:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80067ae:	bb19      	cbnz	r1, 80067f8 <HAL_ADC_Init+0x1d4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80067b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067b4:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80067b6:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80067ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80067be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80067c2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 80067c6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d021      	beq.n	8006812 <HAL_ADC_Init+0x1ee>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80067ce:	6913      	ldr	r3, [r2, #16]
 80067d0:	f023 0301 	bic.w	r3, r3, #1
 80067d4:	6113      	str	r3, [r2, #16]
 80067d6:	e7b5      	b.n	8006744 <HAL_ADC_Init+0x120>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067d8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80067da:	3901      	subs	r1, #1
 80067dc:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80067e0:	e797      	b.n	8006712 <HAL_ADC_Init+0xee>
    return HAL_ERROR;
 80067e2:	2001      	movs	r0, #1
}
 80067e4:	b003      	add	sp, #12
 80067e6:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80067e8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80067ea:	6a23      	ldr	r3, [r4, #32]
 80067ec:	f021 010f 	bic.w	r1, r1, #15
 80067f0:	3b01      	subs	r3, #1
 80067f2:	430b      	orrs	r3, r1
 80067f4:	6313      	str	r3, [r2, #48]	; 0x30
 80067f6:	e7ac      	b.n	8006752 <HAL_ADC_Init+0x12e>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80067f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067fc:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80067fe:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006802:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006806:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800680a:	430b      	orrs	r3, r1
 800680c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006810:	e7d9      	b.n	80067c6 <HAL_ADC_Init+0x1a2>
        MODIFY_REG(hadc->Instance->CFGR2,
 8006812:	6911      	ldr	r1, [r2, #16]
 8006814:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006816:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8006818:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 800681c:	f021 0104 	bic.w	r1, r1, #4
 8006820:	432b      	orrs	r3, r5
 8006822:	430b      	orrs	r3, r1
 8006824:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006826:	430b      	orrs	r3, r1
 8006828:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800682a:	430b      	orrs	r3, r1
 800682c:	f043 0301 	orr.w	r3, r3, #1
 8006830:	6113      	str	r3, [r2, #16]
 8006832:	e787      	b.n	8006744 <HAL_ADC_Init+0x120>

08006834 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006834:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006836:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8006838:	f7fe f92d 	bl	8004a96 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800683c:	bd08      	pop	{r3, pc}
 800683e:	bf00      	nop

08006840 <HAL_ADC_LevelOutOfWindowCallback>:
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop

08006844 <HAL_ADC_ErrorCallback>:
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop

08006848 <HAL_ADC_IRQHandler>:
{
 8006848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800684a:	f44f 7240 	mov.w	r2, #768	; 0x300
  uint32_t tmp_isr = hadc->Instance->ISR;
 800684e:	6803      	ldr	r3, [r0, #0]
 8006850:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006854:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006856:	685e      	ldr	r6, [r3, #4]
 8006858:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800685a:	07a9      	lsls	r1, r5, #30
{
 800685c:	4604      	mov	r4, r0
 800685e:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006862:	d502      	bpl.n	800686a <HAL_ADC_IRQHandler+0x22>
 8006864:	07b2      	lsls	r2, r6, #30
 8006866:	f100 80a9 	bmi.w	80069bc <HAL_ADC_IRQHandler+0x174>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800686a:	0769      	lsls	r1, r5, #29
 800686c:	d57f      	bpl.n	800696e <HAL_ADC_IRQHandler+0x126>
 800686e:	0772      	lsls	r2, r6, #29
 8006870:	d57d      	bpl.n	800696e <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006872:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006874:	06d2      	lsls	r2, r2, #27
 8006876:	d403      	bmi.n	8006880 <HAL_ADC_IRQHandler+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006878:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800687a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800687e:	65e2      	str	r2, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006880:	68da      	ldr	r2, [r3, #12]
 8006882:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006886:	d11f      	bne.n	80068c8 <HAL_ADC_IRQHandler+0x80>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006888:	f44f 7280 	mov.w	r2, #256	; 0x100
 800688c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006890:	4293      	cmp	r3, r2
 8006892:	f000 80e4 	beq.w	8006a5e <HAL_ADC_IRQHandler+0x216>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006896:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006898:	0490      	lsls	r0, r2, #18
 800689a:	d415      	bmi.n	80068c8 <HAL_ADC_IRQHandler+0x80>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	0711      	lsls	r1, r2, #28
 80068a0:	d512      	bpl.n	80068c8 <HAL_ADC_IRQHandler+0x80>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	0752      	lsls	r2, r2, #29
 80068a6:	f100 80e8 	bmi.w	8006a7a <HAL_ADC_IRQHandler+0x232>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	f022 020c 	bic.w	r2, r2, #12
 80068b0:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80068b2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80068b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068b8:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80068ba:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80068bc:	04db      	lsls	r3, r3, #19
 80068be:	d403      	bmi.n	80068c8 <HAL_ADC_IRQHandler+0x80>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80068c0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80068c2:	f043 0301 	orr.w	r3, r3, #1
 80068c6:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 80068c8:	4620      	mov	r0, r4
 80068ca:	f7fe fa3b 	bl	8004d44 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	220c      	movs	r2, #12
 80068d2:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80068d4:	06a8      	lsls	r0, r5, #26
 80068d6:	d551      	bpl.n	800697c <HAL_ADC_IRQHandler+0x134>
 80068d8:	06b1      	lsls	r1, r6, #26
 80068da:	d54f      	bpl.n	800697c <HAL_ADC_IRQHandler+0x134>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80068dc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80068de:	06d1      	lsls	r1, r2, #27
 80068e0:	d403      	bmi.n	80068ea <HAL_ADC_IRQHandler+0xa2>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80068e2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80068e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068e8:	65e2      	str	r2, [r4, #92]	; 0x5c
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80068ea:	f44f 7180 	mov.w	r1, #256	; 0x100
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80068ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80068f0:	68d8      	ldr	r0, [r3, #12]
 80068f2:	f2c5 0100 	movt	r1, #20480	; 0x5000
 80068f6:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80068f8:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 80068fc:	d06c      	beq.n	80069d8 <HAL_ADC_IRQHandler+0x190>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80068fe:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006900:	b9d2      	cbnz	r2, 8006938 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006902:	018a      	lsls	r2, r1, #6
 8006904:	f100 80a3 	bmi.w	8006a4e <HAL_ADC_IRQHandler+0x206>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	0650      	lsls	r0, r2, #25
 800690c:	d514      	bpl.n	8006938 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800690e:	0289      	lsls	r1, r1, #10
 8006910:	d412      	bmi.n	8006938 <HAL_ADC_IRQHandler+0xf0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006912:	689a      	ldr	r2, [r3, #8]
 8006914:	0712      	lsls	r2, r2, #28
 8006916:	f100 80b9 	bmi.w	8006a8c <HAL_ADC_IRQHandler+0x244>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006920:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006922:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006924:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006928:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800692a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800692c:	05d8      	lsls	r0, r3, #23
 800692e:	d403      	bmi.n	8006938 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006930:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006932:	f043 0301 	orr.w	r3, r3, #1
 8006936:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006938:	4620      	mov	r0, r4
 800693a:	f000 fc25 	bl	8007188 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	2260      	movs	r2, #96	; 0x60
 8006942:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006944:	0629      	lsls	r1, r5, #24
 8006946:	d501      	bpl.n	800694c <HAL_ADC_IRQHandler+0x104>
 8006948:	0632      	lsls	r2, r6, #24
 800694a:	d459      	bmi.n	8006a00 <HAL_ADC_IRQHandler+0x1b8>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800694c:	05e8      	lsls	r0, r5, #23
 800694e:	d501      	bpl.n	8006954 <HAL_ADC_IRQHandler+0x10c>
 8006950:	05f1      	lsls	r1, r6, #23
 8006952:	d460      	bmi.n	8006a16 <HAL_ADC_IRQHandler+0x1ce>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006954:	05aa      	lsls	r2, r5, #22
 8006956:	d501      	bpl.n	800695c <HAL_ADC_IRQHandler+0x114>
 8006958:	05b0      	lsls	r0, r6, #22
 800695a:	d445      	bmi.n	80069e8 <HAL_ADC_IRQHandler+0x1a0>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800695c:	06e9      	lsls	r1, r5, #27
 800695e:	d501      	bpl.n	8006964 <HAL_ADC_IRQHandler+0x11c>
 8006960:	06f2      	lsls	r2, r6, #27
 8006962:	d410      	bmi.n	8006986 <HAL_ADC_IRQHandler+0x13e>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006964:	056d      	lsls	r5, r5, #21
 8006966:	d501      	bpl.n	800696c <HAL_ADC_IRQHandler+0x124>
 8006968:	0570      	lsls	r0, r6, #21
 800696a:	d460      	bmi.n	8006a2e <HAL_ADC_IRQHandler+0x1e6>
}
 800696c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800696e:	0728      	lsls	r0, r5, #28
 8006970:	d5b0      	bpl.n	80068d4 <HAL_ADC_IRQHandler+0x8c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006972:	0731      	lsls	r1, r6, #28
 8006974:	f53f af7d 	bmi.w	8006872 <HAL_ADC_IRQHandler+0x2a>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006978:	06a8      	lsls	r0, r5, #26
 800697a:	d4ad      	bmi.n	80068d8 <HAL_ADC_IRQHandler+0x90>
 800697c:	066a      	lsls	r2, r5, #25
 800697e:	d5e1      	bpl.n	8006944 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006980:	0670      	lsls	r0, r6, #25
 8006982:	d5df      	bpl.n	8006944 <HAL_ADC_IRQHandler+0xfc>
 8006984:	e7aa      	b.n	80068dc <HAL_ADC_IRQHandler+0x94>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006986:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006988:	b14a      	cbz	r2, 800699e <HAL_ADC_IRQHandler+0x156>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800698a:	2f00      	cmp	r7, #0
 800698c:	d071      	beq.n	8006a72 <HAL_ADC_IRQHandler+0x22a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800698e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006992:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006996:	6892      	ldr	r2, [r2, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006998:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 800699c:	d00b      	beq.n	80069b6 <HAL_ADC_IRQHandler+0x16e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800699e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80069a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80069a4:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80069a6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80069a8:	f043 0302 	orr.w	r3, r3, #2
 80069ac:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 80069ae:	4620      	mov	r0, r4
 80069b0:	f7ff ff48 	bl	8006844 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	2210      	movs	r2, #16
 80069b8:	601a      	str	r2, [r3, #0]
 80069ba:	e7d3      	b.n	8006964 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80069bc:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80069be:	06d8      	lsls	r0, r3, #27
 80069c0:	d403      	bmi.n	80069ca <HAL_ADC_IRQHandler+0x182>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80069c2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80069c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80069c8:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80069ca:	4620      	mov	r0, r4
 80069cc:	f000 fbe4 	bl	8007198 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	2202      	movs	r2, #2
 80069d4:	601a      	str	r2, [r3, #0]
 80069d6:	e748      	b.n	800686a <HAL_ADC_IRQHandler+0x22>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80069d8:	21c1      	movs	r1, #193	; 0xc1
 80069da:	40f9      	lsrs	r1, r7
 80069dc:	07c9      	lsls	r1, r1, #31
 80069de:	d48e      	bmi.n	80068fe <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80069e0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80069e4:	68c9      	ldr	r1, [r1, #12]
 80069e6:	e78b      	b.n	8006900 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80069e8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80069ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069ee:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80069f0:	4620      	mov	r0, r4
 80069f2:	f000 fbcf 	bl	8007194 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069fc:	601a      	str	r2, [r3, #0]
 80069fe:	e7ad      	b.n	800695c <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006a00:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a06:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006a08:	4620      	mov	r0, r4
 8006a0a:	f7ff ff19 	bl	8006840 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	2280      	movs	r2, #128	; 0x80
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	e79a      	b.n	800694c <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006a16:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006a18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a1c:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006a1e:	4620      	mov	r0, r4
 8006a20:	f000 fbb6 	bl	8007190 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	e792      	b.n	8006954 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006a2e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006a30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a34:	65e2      	str	r2, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006a36:	6e22      	ldr	r2, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006a38:	f44f 6180 	mov.w	r1, #1024	; 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006a3c:	f042 0208 	orr.w	r2, r2, #8
 8006a40:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006a42:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006a44:	6019      	str	r1, [r3, #0]
}
 8006a46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006a4a:	f000 bb9f 	b.w	800718c <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006a4e:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006a52:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006a56:	4302      	orrs	r2, r0
 8006a58:	f47f af6e 	bne.w	8006938 <HAL_ADC_IRQHandler+0xf0>
 8006a5c:	e754      	b.n	8006908 <HAL_ADC_IRQHandler+0xc0>
 8006a5e:	f240 2221 	movw	r2, #545	; 0x221
 8006a62:	40fa      	lsrs	r2, r7
 8006a64:	07d2      	lsls	r2, r2, #31
 8006a66:	f53f af16 	bmi.w	8006896 <HAL_ADC_IRQHandler+0x4e>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006a6a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006a6e:	68d2      	ldr	r2, [r2, #12]
 8006a70:	e712      	b.n	8006898 <HAL_ADC_IRQHandler+0x50>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006a72:	68da      	ldr	r2, [r3, #12]
 8006a74:	07d7      	lsls	r7, r2, #31
 8006a76:	d59e      	bpl.n	80069b6 <HAL_ADC_IRQHandler+0x16e>
 8006a78:	e791      	b.n	800699e <HAL_ADC_IRQHandler+0x156>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a7a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006a7c:	f043 0310 	orr.w	r3, r3, #16
 8006a80:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a82:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006a84:	f043 0301 	orr.w	r3, r3, #1
 8006a88:	6623      	str	r3, [r4, #96]	; 0x60
 8006a8a:	e71d      	b.n	80068c8 <HAL_ADC_IRQHandler+0x80>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a8c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006a8e:	f043 0310 	orr.w	r3, r3, #16
 8006a92:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a94:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006a96:	f043 0301 	orr.w	r3, r3, #1
 8006a9a:	6623      	str	r3, [r4, #96]	; 0x60
 8006a9c:	e74c      	b.n	8006938 <HAL_ADC_IRQHandler+0xf0>
 8006a9e:	bf00      	nop

08006aa0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aa0:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006aa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006aa4:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8006aa8:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006aaa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006aac:	d11d      	bne.n	8006aea <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006aae:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab4:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006ab6:	680a      	ldr	r2, [r1, #0]
 8006ab8:	f012 0f08 	tst.w	r2, #8
 8006abc:	68ca      	ldr	r2, [r1, #12]
 8006abe:	d01b      	beq.n	8006af8 <ADC_DMAConvCplt+0x58>
 8006ac0:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006ac4:	d10d      	bne.n	8006ae2 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006ac6:	68ca      	ldr	r2, [r1, #12]
 8006ac8:	0494      	lsls	r4, r2, #18
 8006aca:	d40a      	bmi.n	8006ae2 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006acc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006ace:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ad2:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006ad4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006ad6:	04d1      	lsls	r1, r2, #19
 8006ad8:	d403      	bmi.n	8006ae2 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ada:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006adc:	f042 0201 	orr.w	r2, r2, #1
 8006ae0:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7fe f92e 	bl	8004d44 <HAL_ADC_ConvCpltCallback>
}
 8006ae8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006aea:	06d2      	lsls	r2, r2, #27
 8006aec:	d40a      	bmi.n	8006b04 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006af6:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006af8:	0790      	lsls	r0, r2, #30
 8006afa:	d5e7      	bpl.n	8006acc <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8006afc:	4618      	mov	r0, r3
 8006afe:	f7fe f921 	bl	8004d44 <HAL_ADC_ConvCpltCallback>
 8006b02:	e7f1      	b.n	8006ae8 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7ff fe9d 	bl	8006844 <HAL_ADC_ErrorCallback>
}
 8006b0a:	bd10      	pop	{r4, pc}

08006b0c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b0c:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8006b0e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006b10:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8006b12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b16:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006b18:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006b1a:	f043 0304 	orr.w	r3, r3, #4
 8006b1e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006b20:	f7ff fe90 	bl	8006844 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006b24:	bd08      	pop	{r3, pc}
 8006b26:	bf00      	nop

08006b28 <HAL_ADC_ConfigChannel>:
{
 8006b28:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8006b2a:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8006b2e:	b083      	sub	sp, #12
 8006b30:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8006b32:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8006b34:	f04f 0000 	mov.w	r0, #0
 8006b38:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8006b3a:	f000 8156 	beq.w	8006dea <HAL_ADC_ConfigChannel+0x2c2>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b3e:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8006b40:	2001      	movs	r0, #1
 8006b42:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b46:	68a2      	ldr	r2, [r4, #8]
 8006b48:	0752      	lsls	r2, r2, #29
 8006b4a:	d45b      	bmi.n	8006c04 <HAL_ADC_ConfigChannel+0xdc>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006b4c:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 8006b4e:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006b50:	ea4f 1c90 	mov.w	ip, r0, lsr #6
 8006b54:	f00c 0c0c 	and.w	ip, ip, #12
 8006b58:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8006b5c:	f000 001f 	and.w	r0, r0, #31
 8006b60:	f85e 500c 	ldr.w	r5, [lr, ip]
 8006b64:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8006b68:	261f      	movs	r6, #31
 8006b6a:	4082      	lsls	r2, r0
 8006b6c:	fa06 f000 	lsl.w	r0, r6, r0
 8006b70:	ea25 0000 	bic.w	r0, r5, r0
 8006b74:	4302      	orrs	r2, r0
 8006b76:	f84e 200c 	str.w	r2, [lr, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b7a:	68a2      	ldr	r2, [r4, #8]
 8006b7c:	0757      	lsls	r7, r2, #29
 8006b7e:	d552      	bpl.n	8006c26 <HAL_ADC_ConfigChannel+0xfe>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006b80:	68a2      	ldr	r2, [r4, #8]
 8006b82:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006b84:	68a0      	ldr	r0, [r4, #8]
 8006b86:	07c6      	lsls	r6, r0, #31
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006b88:	4615      	mov	r5, r2
 8006b8a:	d40e      	bmi.n	8006baa <HAL_ADC_ConfigChannel+0x82>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8006b8c:	68ce      	ldr	r6, [r1, #12]
 8006b8e:	2000      	movs	r0, #0
 8006b90:	f2c4 007f 	movt	r0, #16511	; 0x407f
 8006b94:	4286      	cmp	r6, r0
 8006b96:	f000 80d0 	beq.w	8006d3a <HAL_ADC_ConfigChannel+0x212>
    CLEAR_BIT(ADCx->DIFSEL,
 8006b9a:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8006b9e:	f3c5 0112 	ubfx	r1, r5, #0, #19
 8006ba2:	ea22 0201 	bic.w	r2, r2, r1
 8006ba6:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006baa:	2200      	movs	r2, #0
 8006bac:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8006bb0:	4215      	tst	r5, r2
 8006bb2:	d036      	beq.n	8006c22 <HAL_ADC_ConfigChannel+0xfa>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006bb4:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006bb8:	f2c5 0200 	movt	r2, #20480	; 0x5000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	6890      	ldr	r0, [r2, #8]
 8006bc0:	f2cc 3121 	movt	r1, #49953	; 0xc321
 8006bc4:	428d      	cmp	r5, r1
 8006bc6:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8006bca:	d024      	beq.n	8006c16 <HAL_ADC_ConfigChannel+0xee>
 8006bcc:	2110      	movs	r1, #16
 8006bce:	f2c9 01c0 	movt	r1, #37056	; 0x90c0
 8006bd2:	428d      	cmp	r5, r1
 8006bd4:	d01f      	beq.n	8006c16 <HAL_ADC_ConfigChannel+0xee>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	f2cc 7152 	movt	r1, #51026	; 0xc752
 8006bdc:	428d      	cmp	r5, r1
 8006bde:	f040 813f 	bne.w	8006e60 <HAL_ADC_ConfigChannel+0x338>
 8006be2:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8006be6:	d11c      	bne.n	8006c22 <HAL_ADC_ConfigChannel+0xfa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006be8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006bec:	f2c5 0100 	movt	r1, #20480	; 0x5000
 8006bf0:	428c      	cmp	r4, r1
 8006bf2:	d016      	beq.n	8006c22 <HAL_ADC_ConfigChannel+0xfa>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006bf4:	6891      	ldr	r1, [r2, #8]
 8006bf6:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006bfa:	4331      	orrs	r1, r6
 8006bfc:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8006c00:	6091      	str	r1, [r2, #8]
}
 8006c02:	e003      	b.n	8006c0c <HAL_ADC_ConfigChannel+0xe4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c04:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006c06:	f042 0220 	orr.w	r2, r2, #32
 8006c0a:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006c12:	b003      	add	sp, #12
 8006c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006c16:	0202      	lsls	r2, r0, #8
 8006c18:	d403      	bmi.n	8006c22 <HAL_ADC_ConfigChannel+0xfa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006c1a:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8006c1e:	f000 80f7 	beq.w	8006e10 <HAL_ADC_ConfigChannel+0x2e8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c22:	2000      	movs	r0, #0
 8006c24:	e7f2      	b.n	8006c0c <HAL_ADC_ConfigChannel+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006c26:	68a2      	ldr	r2, [r4, #8]
 8006c28:	0710      	lsls	r0, r2, #28
 8006c2a:	f100 8084 	bmi.w	8006d36 <HAL_ADC_ConfigChannel+0x20e>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006c2e:	688a      	ldr	r2, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006c30:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006c32:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8006c36:	f000 812c 	beq.w	8006e92 <HAL_ADC_ConfigChannel+0x36a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006c3a:	0dee      	lsrs	r6, r5, #23
 8006c3c:	f104 0c14 	add.w	ip, r4, #20
 8006c40:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8006c44:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8006c48:	f85c 0006 	ldr.w	r0, [ip, r6]
 8006c4c:	f04f 0e07 	mov.w	lr, #7
 8006c50:	40aa      	lsls	r2, r5
 8006c52:	fa0e f505 	lsl.w	r5, lr, r5
 8006c56:	ea20 0005 	bic.w	r0, r0, r5
 8006c5a:	4302      	orrs	r2, r0
 8006c5c:	f84c 2006 	str.w	r2, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006c60:	6962      	ldr	r2, [r4, #20]
 8006c62:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006c66:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c68:	e9d1 5004 	ldrd	r5, r0, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006c6c:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c6e:	68e2      	ldr	r2, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006c70:	d031      	beq.n	8006cd6 <HAL_ADC_ConfigChannel+0x1ae>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c72:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006c76:	0052      	lsls	r2, r2, #1
 8006c78:	fa00 fc02 	lsl.w	ip, r0, r2
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c7c:	f104 0060 	add.w	r0, r4, #96	; 0x60
  MODIFY_REG(*preg,
 8006c80:	680a      	ldr	r2, [r1, #0]
 8006c82:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8006c86:	f44f 4670 	mov.w	r6, #61440	; 0xf000
 8006c8a:	f2c0 36ff 	movt	r6, #1023	; 0x3ff
 8006c8e:	403e      	ands	r6, r7
 8006c90:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8006c94:	4332      	orrs	r2, r6
 8006c96:	ea42 020c 	orr.w	r2, r2, ip
 8006c9a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006c9e:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ca2:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8006ca4:	698e      	ldr	r6, [r1, #24]
 8006ca6:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
 8006caa:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006cae:	4332      	orrs	r2, r6
 8006cb0:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006cb4:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006cb6:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8006cb8:	f850 2026 	ldr.w	r2, [r0, r6, lsl #2]
 8006cbc:	f1a5 0501 	sub.w	r5, r5, #1
 8006cc0:	fab5 f585 	clz	r5, r5
 8006cc4:	096d      	lsrs	r5, r5, #5
 8006cc6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8006cca:	ea42 6245 	orr.w	r2, r2, r5, lsl #25
 8006cce:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8006cd2:	680a      	ldr	r2, [r1, #0]
}
 8006cd4:	e756      	b.n	8006b84 <HAL_ADC_ConfigChannel+0x5c>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006cd6:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006cd8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8006cda:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8006cdc:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006ce0:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ce4:	2d00      	cmp	r5, #0
 8006ce6:	f040 80f4 	bne.w	8006ed2 <HAL_ADC_ConfigChannel+0x3aa>
 8006cea:	f3c2 6584 	ubfx	r5, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006cee:	42a8      	cmp	r0, r5
 8006cf0:	f000 8168 	beq.w	8006fc4 <HAL_ADC_ConfigChannel+0x49c>
 8006cf4:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8006cf6:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006cf8:	f104 0060 	add.w	r0, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006cfc:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006d00:	f104 0764 	add.w	r7, r4, #100	; 0x64
 8006d04:	42ae      	cmp	r6, r5
 8006d06:	f000 814b 	beq.w	8006fa0 <HAL_ADC_ConfigChannel+0x478>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006d0a:	6886      	ldr	r6, [r0, #8]
 8006d0c:	6886      	ldr	r6, [r0, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d0e:	f100 0708 	add.w	r7, r0, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006d12:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006d16:	42ae      	cmp	r6, r5
 8006d18:	f000 8130 	beq.w	8006f7c <HAL_ADC_ConfigChannel+0x454>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006d1c:	68c6      	ldr	r6, [r0, #12]
 8006d1e:	68c6      	ldr	r6, [r0, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d20:	f100 070c 	add.w	r7, r0, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006d24:	f3c6 6084 	ubfx	r0, r6, #26, #5
 8006d28:	4285      	cmp	r5, r0
 8006d2a:	f47f af2b 	bne.w	8006b84 <HAL_ADC_ConfigChannel+0x5c>
  MODIFY_REG(*preg,
 8006d2e:	683a      	ldr	r2, [r7, #0]
 8006d30:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006d34:	603a      	str	r2, [r7, #0]
 8006d36:	680a      	ldr	r2, [r1, #0]
}
 8006d38:	e724      	b.n	8006b84 <HAL_ADC_ConfigChannel+0x5c>
    SET_BIT(ADCx->DIFSEL,
 8006d3a:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8006d3e:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8006d42:	4328      	orrs	r0, r5
 8006d44:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006d48:	2d00      	cmp	r5, #0
 8006d4a:	d051      	beq.n	8006df0 <HAL_ADC_ConfigChannel+0x2c8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d4c:	fa92 f0a2 	rbit	r0, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006d50:	2800      	cmp	r0, #0
 8006d52:	f000 80ef 	beq.w	8006f34 <HAL_ADC_ConfigChannel+0x40c>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8006d56:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	f000 001f 	and.w	r0, r0, #31
 8006d60:	2809      	cmp	r0, #9
 8006d62:	f240 80e7 	bls.w	8006f34 <HAL_ADC_ConfigChannel+0x40c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d66:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	f000 8146 	beq.w	8006ffc <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 8006d70:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006d74:	3001      	adds	r0, #1
 8006d76:	0680      	lsls	r0, r0, #26
 8006d78:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d7c:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006d80:	2d00      	cmp	r5, #0
 8006d82:	f000 8142 	beq.w	800700a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8006d86:	fab5 f585 	clz	r5, r5
 8006d8a:	3501      	adds	r5, #1
 8006d8c:	f005 051f 	and.w	r5, r5, #31
 8006d90:	2601      	movs	r6, #1
 8006d92:	fa06 f505 	lsl.w	r5, r6, r5
 8006d96:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d98:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8006d9c:	2a00      	cmp	r2, #0
 8006d9e:	f000 8130 	beq.w	8007002 <HAL_ADC_ConfigChannel+0x4da>
  return __builtin_clz(value);
 8006da2:	fab2 f282 	clz	r2, r2
 8006da6:	1c55      	adds	r5, r2, #1
 8006da8:	f005 051f 	and.w	r5, r5, #31
 8006dac:	2203      	movs	r2, #3
 8006dae:	f06f 061d 	mvn.w	r6, #29
 8006db2:	fb12 6205 	smlabb	r2, r2, r5, r6
 8006db6:	0512      	lsls	r2, r2, #20
 8006db8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006dbc:	4302      	orrs	r2, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006dbe:	0dd5      	lsrs	r5, r2, #23
  MODIFY_REG(*preg,
 8006dc0:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006dc2:	f005 0504 	and.w	r5, r5, #4
 8006dc6:	f104 0614 	add.w	r6, r4, #20
  MODIFY_REG(*preg,
 8006dca:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8006dce:	fa00 fc02 	lsl.w	ip, r0, r2
 8006dd2:	f04f 0e07 	mov.w	lr, #7
 8006dd6:	5970      	ldr	r0, [r6, r5]
 8006dd8:	fa0e f202 	lsl.w	r2, lr, r2
 8006ddc:	ea20 0202 	bic.w	r2, r0, r2
 8006de0:	ea42 020c 	orr.w	r2, r2, ip
 8006de4:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006de6:	680d      	ldr	r5, [r1, #0]
}
 8006de8:	e6df      	b.n	8006baa <HAL_ADC_ConfigChannel+0x82>
  __HAL_LOCK(hadc);
 8006dea:	2002      	movs	r0, #2
}
 8006dec:	b003      	add	sp, #12
 8006dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006df0:	0e92      	lsrs	r2, r2, #26
 8006df2:	3201      	adds	r2, #1
 8006df4:	f002 051f 	and.w	r5, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006df8:	2d09      	cmp	r5, #9
 8006dfa:	d85c      	bhi.n	8006eb6 <HAL_ADC_ConfigChannel+0x38e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006dfc:	0690      	lsls	r0, r2, #26
 8006dfe:	2201      	movs	r2, #1
 8006e00:	40aa      	lsls	r2, r5
 8006e02:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006e06:	4310      	orrs	r0, r2
 8006e08:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8006e0c:	0512      	lsls	r2, r2, #20
 8006e0e:	e7d5      	b.n	8006dbc <HAL_ADC_ConfigChannel+0x294>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006e10:	f44f 7040 	mov.w	r0, #768	; 0x300
 8006e14:	f2c5 0000 	movt	r0, #20480	; 0x5000
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e18:	f240 5178 	movw	r1, #1400	; 0x578
 8006e1c:	6882      	ldr	r2, [r0, #8]
 8006e1e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8006e22:	4332      	orrs	r2, r6
 8006e24:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006e28:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006e2c:	6082      	str	r2, [r0, #8]
 8006e2e:	680a      	ldr	r2, [r1, #0]
 8006e30:	f642 5163 	movw	r1, #11619	; 0x2d63
 8006e34:	0992      	lsrs	r2, r2, #6
 8006e36:	f2c0 513e 	movt	r1, #1342	; 0x53e
 8006e3a:	fba1 1202 	umull	r1, r2, r1, r2
 8006e3e:	0992      	lsrs	r2, r2, #6
 8006e40:	3201      	adds	r2, #1
 8006e42:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006e46:	0092      	lsls	r2, r2, #2
 8006e48:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8006e4a:	9a01      	ldr	r2, [sp, #4]
 8006e4c:	2a00      	cmp	r2, #0
 8006e4e:	f43f aee8 	beq.w	8006c22 <HAL_ADC_ConfigChannel+0xfa>
            wait_loop_index--;
 8006e52:	9a01      	ldr	r2, [sp, #4]
 8006e54:	3a01      	subs	r2, #1
 8006e56:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8006e58:	9a01      	ldr	r2, [sp, #4]
 8006e5a:	2a00      	cmp	r2, #0
 8006e5c:	d1f9      	bne.n	8006e52 <HAL_ADC_ConfigChannel+0x32a>
 8006e5e:	e6e0      	b.n	8006c22 <HAL_ADC_ConfigChannel+0xfa>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006e60:	2100      	movs	r1, #0
 8006e62:	f6cc 3184 	movt	r1, #52100	; 0xcb84
 8006e66:	428d      	cmp	r5, r1
 8006e68:	f47f aedb 	bne.w	8006c22 <HAL_ADC_ConfigChannel+0xfa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e6c:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8006e70:	f47f aed7 	bne.w	8006c22 <HAL_ADC_ConfigChannel+0xfa>
        if (ADC_VREFINT_INSTANCE(hadc))
 8006e74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e78:	f2c5 0100 	movt	r1, #20480	; 0x5000
 8006e7c:	428c      	cmp	r4, r1
 8006e7e:	f43f aed0 	beq.w	8006c22 <HAL_ADC_ConfigChannel+0xfa>
 8006e82:	6891      	ldr	r1, [r2, #8]
 8006e84:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006e88:	4331      	orrs	r1, r6
 8006e8a:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8006e8e:	6091      	str	r1, [r2, #8]
}
 8006e90:	e6bc      	b.n	8006c0c <HAL_ADC_ConfigChannel+0xe4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006e92:	0dea      	lsrs	r2, r5, #23
 8006e94:	f002 0204 	and.w	r2, r2, #4
 8006e98:	f104 0014 	add.w	r0, r4, #20
  MODIFY_REG(*preg,
 8006e9c:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8006ea0:	2607      	movs	r6, #7
 8006ea2:	40ae      	lsls	r6, r5
 8006ea4:	5885      	ldr	r5, [r0, r2]
 8006ea6:	ea25 0506 	bic.w	r5, r5, r6
 8006eaa:	5085      	str	r5, [r0, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006eac:	6962      	ldr	r2, [r4, #20]
 8006eae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006eb2:	6162      	str	r2, [r4, #20]
}
 8006eb4:	e6d8      	b.n	8006c68 <HAL_ADC_ConfigChannel+0x140>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006eb6:	0690      	lsls	r0, r2, #26
 8006eb8:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8006ebc:	3a1e      	subs	r2, #30
 8006ebe:	2601      	movs	r6, #1
 8006ec0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006ec4:	0512      	lsls	r2, r2, #20
 8006ec6:	fa06 f505 	lsl.w	r5, r6, r5
 8006eca:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8006ece:	4328      	orrs	r0, r5
 8006ed0:	e774      	b.n	8006dbc <HAL_ADC_ConfigChannel+0x294>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ed2:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006ed6:	b11d      	cbz	r5, 8006ee0 <HAL_ADC_ConfigChannel+0x3b8>
  return __builtin_clz(value);
 8006ed8:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006edc:	42a8      	cmp	r0, r5
 8006ede:	d071      	beq.n	8006fc4 <HAL_ADC_ConfigChannel+0x49c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006ee0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8006ee2:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ee4:	f104 0060 	add.w	r0, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006ee8:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006eec:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ef0:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006ef4:	b11d      	cbz	r5, 8006efe <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006ef6:	fab5 f585 	clz	r5, r5
 8006efa:	42ae      	cmp	r6, r5
 8006efc:	d050      	beq.n	8006fa0 <HAL_ADC_ConfigChannel+0x478>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006efe:	6885      	ldr	r5, [r0, #8]
 8006f00:	6886      	ldr	r6, [r0, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006f02:	f100 0708 	add.w	r7, r0, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f06:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f0a:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006f0e:	b11d      	cbz	r5, 8006f18 <HAL_ADC_ConfigChannel+0x3f0>
  return __builtin_clz(value);
 8006f10:	fab5 f585 	clz	r5, r5
 8006f14:	42ae      	cmp	r6, r5
 8006f16:	d031      	beq.n	8006f7c <HAL_ADC_ConfigChannel+0x454>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006f18:	68c5      	ldr	r5, [r0, #12]
 8006f1a:	68c5      	ldr	r5, [r0, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006f1c:	f100 070c 	add.w	r7, r0, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006f20:	f3c5 6084 	ubfx	r0, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f24:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006f28:	2d00      	cmp	r5, #0
 8006f2a:	f43f ae2b 	beq.w	8006b84 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 8006f2e:	fab5 f585 	clz	r5, r5
 8006f32:	e6f9      	b.n	8006d28 <HAL_ADC_ConfigChannel+0x200>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f34:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	d059      	beq.n	8006ff0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8006f3c:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006f40:	3001      	adds	r0, #1
 8006f42:	0680      	lsls	r0, r0, #26
 8006f44:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f48:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006f4c:	2d00      	cmp	r5, #0
 8006f4e:	d04d      	beq.n	8006fec <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8006f50:	fab5 f585 	clz	r5, r5
 8006f54:	3501      	adds	r5, #1
 8006f56:	f005 051f 	and.w	r5, r5, #31
 8006f5a:	2601      	movs	r6, #1
 8006f5c:	fa06 f505 	lsl.w	r5, r6, r5
 8006f60:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f62:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8006f66:	2a00      	cmp	r2, #0
 8006f68:	d045      	beq.n	8006ff6 <HAL_ADC_ConfigChannel+0x4ce>
  return __builtin_clz(value);
 8006f6a:	fab2 f282 	clz	r2, r2
 8006f6e:	3201      	adds	r2, #1
 8006f70:	f002 021f 	and.w	r2, r2, #31
 8006f74:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006f78:	0512      	lsls	r2, r2, #20
 8006f7a:	e71f      	b.n	8006dbc <HAL_ADC_ConfigChannel+0x294>
  MODIFY_REG(*preg,
 8006f7c:	683a      	ldr	r2, [r7, #0]
 8006f7e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006f82:	603a      	str	r2, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006f84:	68c2      	ldr	r2, [r0, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f86:	680a      	ldr	r2, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006f88:	f100 070c 	add.w	r7, r0, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006f8c:	68c0      	ldr	r0, [r0, #12]
 8006f8e:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006f92:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f96:	2d00      	cmp	r5, #0
 8006f98:	d1c4      	bne.n	8006f24 <HAL_ADC_ConfigChannel+0x3fc>
 8006f9a:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8006f9e:	e6c3      	b.n	8006d28 <HAL_ADC_ConfigChannel+0x200>
  MODIFY_REG(*preg,
 8006fa0:	683a      	ldr	r2, [r7, #0]
 8006fa2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006fa6:	603a      	str	r2, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006fa8:	6882      	ldr	r2, [r0, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006faa:	680a      	ldr	r2, [r1, #0]
 8006fac:	6886      	ldr	r6, [r0, #8]
 8006fae:	f3c2 0512 	ubfx	r5, r2, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006fb2:	f100 0708 	add.w	r7, r0, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006fb6:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006fba:	2d00      	cmp	r5, #0
 8006fbc:	d1a5      	bne.n	8006f0a <HAL_ADC_ConfigChannel+0x3e2>
 8006fbe:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8006fc2:	e6a8      	b.n	8006d16 <HAL_ADC_ConfigChannel+0x1ee>
  MODIFY_REG(*preg,
 8006fc4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006fcc:	f840 2f60 	str.w	r2, [r0, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006fd0:	6e62      	ldr	r2, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006fd2:	680a      	ldr	r2, [r1, #0]
 8006fd4:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8006fd6:	f3c2 0512 	ubfx	r5, r2, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006fda:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006fde:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006fe2:	2d00      	cmp	r5, #0
 8006fe4:	d184      	bne.n	8006ef0 <HAL_ADC_ConfigChannel+0x3c8>
 8006fe6:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8006fea:	e68b      	b.n	8006d04 <HAL_ADC_ConfigChannel+0x1dc>
 8006fec:	2502      	movs	r5, #2
 8006fee:	e7b7      	b.n	8006f60 <HAL_ADC_ConfigChannel+0x438>
 8006ff0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8006ff4:	e7a8      	b.n	8006f48 <HAL_ADC_ConfigChannel+0x420>
 8006ff6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8006ffa:	e6df      	b.n	8006dbc <HAL_ADC_ConfigChannel+0x294>
 8006ffc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8007000:	e6bc      	b.n	8006d7c <HAL_ADC_ConfigChannel+0x254>
 8007002:	2200      	movs	r2, #0
 8007004:	f6cf 6250 	movt	r2, #65104	; 0xfe50
 8007008:	e6d8      	b.n	8006dbc <HAL_ADC_ConfigChannel+0x294>
 800700a:	2502      	movs	r5, #2
 800700c:	e6c3      	b.n	8006d96 <HAL_ADC_ConfigChannel+0x26e>
 800700e:	bf00      	nop

08007010 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007010:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007012:	689a      	ldr	r2, [r3, #8]
 8007014:	07d2      	lsls	r2, r2, #31
 8007016:	d501      	bpl.n	800701c <ADC_Enable+0xc>
  return HAL_OK;
 8007018:	2000      	movs	r0, #0
}
 800701a:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800701c:	6899      	ldr	r1, [r3, #8]
 800701e:	223f      	movs	r2, #63	; 0x3f
 8007020:	f2c8 0200 	movt	r2, #32768	; 0x8000
 8007024:	4211      	tst	r1, r2
{
 8007026:	b570      	push	{r4, r5, r6, lr}
 8007028:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800702a:	d008      	beq.n	800703e <ADC_Enable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800702c:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 800702e:	f043 0310 	orr.w	r3, r3, #16
 8007032:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007034:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 8007036:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007038:	4303      	orrs	r3, r0
 800703a:	6633      	str	r3, [r6, #96]	; 0x60
}
 800703c:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	f64f 75c0 	movw	r5, #65472	; 0xffc0
 8007044:	f6c7 75ff 	movt	r5, #32767	; 0x7fff
 8007048:	402a      	ands	r2, r5
 800704a:	f042 0201 	orr.w	r2, r2, #1
 800704e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8007050:	f7ff face 	bl	80065f0 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007054:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8007056:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	07d0      	lsls	r0, r2, #31
 800705c:	d413      	bmi.n	8007086 <ADC_Enable+0x76>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	07d1      	lsls	r1, r2, #31
 8007062:	d404      	bmi.n	800706e <ADC_Enable+0x5e>
  MODIFY_REG(ADCx->CR,
 8007064:	689a      	ldr	r2, [r3, #8]
 8007066:	402a      	ands	r2, r5
 8007068:	f042 0201 	orr.w	r2, r2, #1
 800706c:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800706e:	f7ff fabf 	bl	80065f0 <HAL_GetTick>
 8007072:	1b03      	subs	r3, r0, r4
 8007074:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007076:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007078:	d9ee      	bls.n	8007058 <ADC_Enable+0x48>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	07d2      	lsls	r2, r2, #31
 800707e:	d5d5      	bpl.n	800702c <ADC_Enable+0x1c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	07d0      	lsls	r0, r2, #31
 8007084:	d5eb      	bpl.n	800705e <ADC_Enable+0x4e>
  return HAL_OK;
 8007086:	2000      	movs	r0, #0
}
 8007088:	bd70      	pop	{r4, r5, r6, pc}
 800708a:	bf00      	nop

0800708c <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800708c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007090:	f2c5 0300 	movt	r3, #20480	; 0x5000
{
 8007094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007098:	f8d3 8008 	ldr.w	r8, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800709c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800709e:	689d      	ldr	r5, [r3, #8]
 80070a0:	f015 0504 	ands.w	r5, r5, #4
 80070a4:	d116      	bne.n	80070d4 <HAL_ADC_Start_DMA+0x48>
    __HAL_LOCK(hadc);
 80070a6:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	4604      	mov	r4, r0
 80070ae:	d011      	beq.n	80070d4 <HAL_ADC_Start_DMA+0x48>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80070b0:	f008 081f 	and.w	r8, r8, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80070b4:	f240 2321 	movw	r3, #545	; 0x221
    __HAL_LOCK(hadc);
 80070b8:	f04f 0c01 	mov.w	ip, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80070bc:	fa23 f308 	lsr.w	r3, r3, r8
 80070c0:	ea13 030c 	ands.w	r3, r3, ip
    __HAL_LOCK(hadc);
 80070c4:	f880 c058 	strb.w	ip, [r0, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80070c8:	d107      	bne.n	80070da <HAL_ADC_Start_DMA+0x4e>
      __HAL_UNLOCK(hadc);
 80070ca:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 80070ce:	4660      	mov	r0, ip
}
 80070d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 80070d4:	2002      	movs	r0, #2
}
 80070d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80070da:	460e      	mov	r6, r1
 80070dc:	4617      	mov	r7, r2
 80070de:	f7ff ff97 	bl	8007010 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80070e2:	2800      	cmp	r0, #0
 80070e4:	d148      	bne.n	8007178 <HAL_ADC_Start_DMA+0xec>
        ADC_STATE_CLR_SET(hadc->State,
 80070e6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80070e8:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80070ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80070ee:	f023 0301 	bic.w	r3, r3, #1
 80070f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070f6:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80070f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007100:	4299      	cmp	r1, r3
 8007102:	d03d      	beq.n	8007180 <HAL_ADC_Start_DMA+0xf4>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007104:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007106:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800710a:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800710c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800710e:	6d60      	ldr	r0, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007110:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007114:	bf18      	it	ne
 8007116:	6e23      	ldrne	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007118:	f646 25a1 	movw	r5, #27297	; 0x6aa1
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800711c:	bf18      	it	ne
 800711e:	f023 0306 	bicne.w	r3, r3, #6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007122:	f6c0 0500 	movt	r5, #2048	; 0x800
          ADC_CLEAR_ERRORCODE(hadc);
 8007126:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007128:	62c5      	str	r5, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800712a:	f646 0535 	movw	r5, #26677	; 0x6835
 800712e:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007132:	6305      	str	r5, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007134:	f646 350d 	movw	r5, #27405	; 0x6b0d
 8007138:	f6c0 0500 	movt	r5, #2048	; 0x800
 800713c:	6345      	str	r5, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800713e:	251c      	movs	r5, #28
 8007140:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8007142:	2500      	movs	r5, #0
 8007144:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007148:	684d      	ldr	r5, [r1, #4]
 800714a:	f045 0510 	orr.w	r5, r5, #16
 800714e:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007150:	68cd      	ldr	r5, [r1, #12]
 8007152:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007156:	463b      	mov	r3, r7
 8007158:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800715a:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800715c:	3140      	adds	r1, #64	; 0x40
 800715e:	f000 fb23 	bl	80077a8 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007162:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8007164:	6893      	ldr	r3, [r2, #8]
 8007166:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800716a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800716e:	f043 0304 	orr.w	r3, r3, #4
 8007172:	6093      	str	r3, [r2, #8]
}
 8007174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8007178:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
}
 800717c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007180:	f1b8 0f00 	cmp.w	r8, #0
 8007184:	d0be      	beq.n	8007104 <HAL_ADC_Start_DMA+0x78>
 8007186:	e7c1      	b.n	800710c <HAL_ADC_Start_DMA+0x80>

08007188 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop

0800718c <HAL_ADCEx_InjectedQueueOverflowCallback>:
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop

08007190 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop

08007194 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop

08007198 <HAL_ADCEx_EndOfSamplingCallback>:
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop

0800719c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800719c:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800719e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071a2:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 80071a4:	2a01      	cmp	r2, #1
{
 80071a6:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 80071a8:	d04e      	beq.n	8007248 <HAL_ADCEx_MultiModeConfigChannel+0xac>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80071aa:	6804      	ldr	r4, [r0, #0]
 80071ac:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80071ae:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80071b0:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80071b2:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80071b6:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 80071b8:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80071bc:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80071be:	d007      	beq.n	80071d0 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071c0:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80071c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071c6:	f041 0120 	orr.w	r1, r1, #32
 80071ca:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80071cc:	b01c      	add	sp, #112	; 0x70
 80071ce:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80071d0:	f44f 7c80 	mov.w	ip, #256	; 0x100
 80071d4:	f2c5 0c00 	movt	ip, #20480	; 0x5000
 80071d8:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80071dc:	0752      	lsls	r2, r2, #29
 80071de:	d50a      	bpl.n	80071f6 <HAL_ADCEx_MultiModeConfigChannel+0x5a>
 80071e0:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071e4:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80071e8:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071ea:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 80071f2:	b01c      	add	sp, #112	; 0x70
 80071f4:	bd70      	pop	{r4, r5, r6, pc}
 80071f6:	68a0      	ldr	r0, [r4, #8]
 80071f8:	f010 0004 	ands.w	r0, r0, #4
 80071fc:	d1f1      	bne.n	80071e2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071fe:	b335      	cbz	r5, 800724e <HAL_ADCEx_MultiModeConfigChannel+0xb2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007200:	f44f 7e40 	mov.w	lr, #768	; 0x300
 8007204:	f2c5 0e00 	movt	lr, #20480	; 0x5000
 8007208:	684e      	ldr	r6, [r1, #4]
 800720a:	f8de 2008 	ldr.w	r2, [lr, #8]
 800720e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007212:	4332      	orrs	r2, r6
 8007214:	f893 6038 	ldrb.w	r6, [r3, #56]	; 0x38
 8007218:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 800721c:	f8ce 2008 	str.w	r2, [lr, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007220:	68a2      	ldr	r2, [r4, #8]
 8007222:	07d4      	lsls	r4, r2, #31
 8007224:	d42b      	bmi.n	800727e <HAL_ADCEx_MultiModeConfigChannel+0xe2>
 8007226:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800722a:	f010 0001 	ands.w	r0, r0, #1
 800722e:	d11d      	bne.n	800726c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
        MODIFY_REG(tmpADC_Common->CCR,
 8007230:	688a      	ldr	r2, [r1, #8]
 8007232:	f8de 1008 	ldr.w	r1, [lr, #8]
 8007236:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 800723a:	432a      	orrs	r2, r5
 800723c:	f021 010f 	bic.w	r1, r1, #15
 8007240:	430a      	orrs	r2, r1
 8007242:	f8ce 2008 	str.w	r2, [lr, #8]
 8007246:	e7d1      	b.n	80071ec <HAL_ADCEx_MultiModeConfigChannel+0x50>
  __HAL_LOCK(hadc);
 8007248:	2002      	movs	r0, #2
}
 800724a:	b01c      	add	sp, #112	; 0x70
 800724c:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800724e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007252:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007256:	6891      	ldr	r1, [r2, #8]
 8007258:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800725c:	6091      	str	r1, [r2, #8]
 800725e:	68a1      	ldr	r1, [r4, #8]
 8007260:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8007264:	4308      	orrs	r0, r1
 8007266:	f010 0001 	ands.w	r0, r0, #1
 800726a:	d001      	beq.n	8007270 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800726c:	2000      	movs	r0, #0
 800726e:	e7bd      	b.n	80071ec <HAL_ADCEx_MultiModeConfigChannel+0x50>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007270:	6891      	ldr	r1, [r2, #8]
 8007272:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 8007276:	f021 010f 	bic.w	r1, r1, #15
 800727a:	6091      	str	r1, [r2, #8]
 800727c:	e7b6      	b.n	80071ec <HAL_ADCEx_MultiModeConfigChannel+0x50>
 800727e:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8007282:	e7b3      	b.n	80071ec <HAL_ADCEx_MultiModeConfigChannel+0x50>

08007284 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8007284:	b1b0      	cbz	r0, 80072b4 <HAL_CORDIC_Init+0x30>
{
 8007286:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8007288:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800728c:	4604      	mov	r4, r0
 800728e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007292:	b153      	cbz	r3, 80072aa <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8007294:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8007296:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8007298:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 800729a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 800729e:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 80072a2:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80072a6:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 80072a8:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 80072aa:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 80072ae:	f7fe fa47 	bl	8005740 <HAL_CORDIC_MspInit>
 80072b2:	e7ef      	b.n	8007294 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 80072b4:	2001      	movs	r0, #1
}
 80072b6:	4770      	bx	lr

080072b8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80072b8:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80072bc:	f2ce 0200 	movt	r2, #57344	; 0xe000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80072c0:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80072c2:	68d1      	ldr	r1, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80072c4:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80072c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80072cc:	4001      	ands	r1, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80072ce:	430b      	orrs	r3, r1
  reg_value  =  (reg_value                                   |
 80072d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80072d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80072d8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80072da:	4770      	bx	lr

080072dc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80072dc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80072e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072e4:	b500      	push	{lr}
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072ec:	f1c3 0e07 	rsb	lr, r3, #7
 80072f0:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072f4:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072f8:	bf28      	it	cs
 80072fa:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072fe:	f1bc 0f06 	cmp.w	ip, #6
 8007302:	d91b      	bls.n	800733c <HAL_NVIC_SetPriority+0x60>
 8007304:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007306:	f04f 3cff 	mov.w	ip, #4294967295
 800730a:	fa0c fc03 	lsl.w	ip, ip, r3
 800730e:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007312:	f04f 3cff 	mov.w	ip, #4294967295
 8007316:	fa0c fc0e 	lsl.w	ip, ip, lr
 800731a:	ea21 010c 	bic.w	r1, r1, ip
 800731e:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8007320:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007322:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8007326:	db0c      	blt.n	8007342 <HAL_NVIC_SetPriority+0x66>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007328:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800732c:	0109      	lsls	r1, r1, #4
 800732e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8007332:	b2c9      	uxtb	r1, r1
 8007334:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8007338:	f85d fb04 	ldr.w	pc, [sp], #4
 800733c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800733e:	4613      	mov	r3, r2
 8007340:	e7e7      	b.n	8007312 <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007342:	f64e 43fc 	movw	r3, #60668	; 0xecfc
 8007346:	f000 000f 	and.w	r0, r0, #15
 800734a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800734e:	0109      	lsls	r1, r1, #4
 8007350:	4403      	add	r3, r0
 8007352:	b2c9      	uxtb	r1, r1
 8007354:	7619      	strb	r1, [r3, #24]
 8007356:	f85d fb04 	ldr.w	pc, [sp], #4
 800735a:	bf00      	nop

0800735c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800735c:	2800      	cmp	r0, #0
 800735e:	db0a      	blt.n	8007376 <HAL_NVIC_EnableIRQ+0x1a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007360:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8007364:	0941      	lsrs	r1, r0, #5
 8007366:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800736a:	f000 001f 	and.w	r0, r0, #31
 800736e:	2301      	movs	r3, #1
 8007370:	4083      	lsls	r3, r0
 8007372:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007376:	4770      	bx	lr

08007378 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007378:	3801      	subs	r0, #1
 800737a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800737e:	d213      	bcs.n	80073a8 <HAL_SYSTICK_Config+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007380:	f44f 416d 	mov.w	r1, #60672	; 0xed00
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007384:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007388:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800738c:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007390:	b410      	push	{r4}
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007392:	2200      	movs	r2, #0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007394:	6158      	str	r0, [r3, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007396:	2407      	movs	r4, #7
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007398:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800739c:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800739e:	619a      	str	r2, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80073a0:	611c      	str	r4, [r3, #16]
   return SysTick_Config(TicksNumb);
}
 80073a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073a6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80073a8:	2001      	movs	r0, #1
 80073aa:	4770      	bx	lr

080073ac <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80073ac:	b188      	cbz	r0, 80073d2 <HAL_DAC_Init+0x26>
{
 80073ae:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80073b0:	7903      	ldrb	r3, [r0, #4]
 80073b2:	4604      	mov	r4, r0
 80073b4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80073b8:	b13b      	cbz	r3, 80073ca <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80073ba:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80073bc:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80073be:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80073c0:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80073c2:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80073c4:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80073c6:	4618      	mov	r0, r3
}
 80073c8:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80073ca:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80073cc:	f7fe fa02 	bl	80057d4 <HAL_DAC_MspInit>
 80073d0:	e7f3      	b.n	80073ba <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80073d2:	2001      	movs	r0, #1
}
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop

080073d8 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80073d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80073da:	7943      	ldrb	r3, [r0, #5]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d02e      	beq.n	800743e <HAL_DAC_Start+0x66>
 80073e0:	4604      	mov	r4, r0

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80073e2:	2602      	movs	r6, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80073e4:	6822      	ldr	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 80073e6:	7126      	strb	r6, [r4, #4]
  __HAL_LOCK(hdac);
 80073e8:	2001      	movs	r0, #1
 80073ea:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 80073ec:	460d      	mov	r5, r1
 80073ee:	f005 0710 	and.w	r7, r5, #16
 80073f2:	6811      	ldr	r1, [r2, #0]
 80073f4:	fa00 f307 	lsl.w	r3, r0, r7
 80073f8:	430b      	orrs	r3, r1
 80073fa:	6013      	str	r3, [r2, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80073fc:	f7ff f8fe 	bl	80065fc <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007400:	6822      	ldr	r2, [r4, #0]
  if (Channel == DAC_CHANNEL_1)
 8007402:	b96d      	cbnz	r5, 8007420 <HAL_DAC_Start+0x48>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007404:	6813      	ldr	r3, [r2, #0]
 8007406:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800740a:	42b3      	cmp	r3, r6
 800740c:	d103      	bne.n	8007416 <HAL_DAC_Start+0x3e>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800740e:	6853      	ldr	r3, [r2, #4]
 8007410:	f043 0301 	orr.w	r3, r3, #1
 8007414:	6053      	str	r3, [r2, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007416:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8007418:	2301      	movs	r3, #1
 800741a:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 800741c:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 800741e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007420:	6813      	ldr	r3, [r2, #0]
 8007422:	40be      	lsls	r6, r7
 8007424:	f403 1378 	and.w	r3, r3, #4063232	; 0x3e0000
 8007428:	42b3      	cmp	r3, r6
 800742a:	d1f4      	bne.n	8007416 <HAL_DAC_Start+0x3e>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800742c:	6853      	ldr	r3, [r2, #4]
 800742e:	f043 0302 	orr.w	r3, r3, #2
 8007432:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdac);
 8007434:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8007436:	2301      	movs	r3, #1
 8007438:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 800743a:	7160      	strb	r0, [r4, #5]
  return HAL_OK;
 800743c:	e7ef      	b.n	800741e <HAL_DAC_Start+0x46>
  __HAL_LOCK(hdac);
 800743e:	2002      	movs	r0, #2
}
 8007440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007442:	bf00      	nop

08007444 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007444:	b410      	push	{r4}
 8007446:	b083      	sub	sp, #12

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007448:	6800      	ldr	r0, [r0, #0]
  __IO uint32_t tmp = 0UL;
 800744a:	2400      	movs	r4, #0
 800744c:	9401      	str	r4, [sp, #4]
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800744e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007450:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8007452:	b951      	cbnz	r1, 800746a <HAL_DAC_SetValue+0x26>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007454:	9901      	ldr	r1, [sp, #4]
 8007456:	3108      	adds	r1, #8
 8007458:	440a      	add	r2, r1
 800745a:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800745c:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 800745e:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8007460:	6013      	str	r3, [r2, #0]
}
 8007462:	b003      	add	sp, #12
 8007464:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007468:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800746a:	9901      	ldr	r1, [sp, #4]
 800746c:	3114      	adds	r1, #20
 800746e:	440a      	add	r2, r1
 8007470:	9201      	str	r2, [sp, #4]
 8007472:	e7f3      	b.n	800745c <HAL_DAC_SetValue+0x18>

08007474 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007474:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007476:	f8d1 c008 	ldr.w	ip, [r1, #8]
  __HAL_LOCK(hdac);
 800747a:	2b01      	cmp	r3, #1
 800747c:	f000 80d3 	beq.w	8007626 <HAL_DAC_ConfigChannel+0x1b2>
 8007480:	2301      	movs	r3, #1
{
 8007482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007486:	f1bc 0f04 	cmp.w	ip, #4
  __HAL_LOCK(hdac);
 800748a:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800748c:	f04f 0302 	mov.w	r3, #2
 8007490:	4605      	mov	r5, r0
 8007492:	460f      	mov	r7, r1
 8007494:	4616      	mov	r6, r2
 8007496:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007498:	d07d      	beq.n	8007596 <HAL_DAC_ConfigChannel+0x122>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800749a:	6800      	ldr	r0, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800749c:	f002 0610 	and.w	r6, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d108      	bne.n	80074b8 <HAL_DAC_ConfigChannel+0x44>
    tmpreg1 = hdac->Instance->CCR;
 80074a6:	6b82      	ldr	r2, [r0, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80074a8:	6a3b      	ldr	r3, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80074aa:	211f      	movs	r1, #31
 80074ac:	40b1      	lsls	r1, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80074ae:	40b3      	lsls	r3, r6
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80074b0:	ea22 0201 	bic.w	r2, r2, r1
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80074b4:	4313      	orrs	r3, r2
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80074b6:	6383      	str	r3, [r0, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80074b8:	69ba      	ldr	r2, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 80074ba:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80074bc:	2107      	movs	r1, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80074be:	2a01      	cmp	r2, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80074c0:	fa01 f106 	lsl.w	r1, r1, r6
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80074c4:	d063      	beq.n	800758e <HAL_DAC_ConfigChannel+0x11a>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80074c6:	2a02      	cmp	r2, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	bf16      	itet	ne
 80074cc:	fab2 fe82 	clzne	lr, r2
    connectOnChip = DAC_MCR_MODE1_0;
 80074d0:	f04f 0e01 	moveq.w	lr, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80074d4:	ea4f 1e5e 	movne.w	lr, lr, lsr #5
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80074d8:	797c      	ldrb	r4, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80074da:	f897 8004 	ldrb.w	r8, [r7, #4]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80074de:	f1a4 0401 	sub.w	r4, r4, #1
 80074e2:	fab4 f484 	clz	r4, r4
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80074e6:	f1a8 0801 	sub.w	r8, r8, #1
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80074ea:	0964      	lsrs	r4, r4, #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80074ec:	fab8 f888 	clz	r8, r8
 80074f0:	ea4f 1858 	mov.w	r8, r8, lsr #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80074f4:	0264      	lsls	r4, r4, #9
 80074f6:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
 80074fa:	ea44 040c 	orr.w	r4, r4, ip
 80074fe:	ea44 040e 	orr.w	r4, r4, lr
 8007502:	4314      	orrs	r4, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8007504:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007508:	40b2      	lsls	r2, r6
 800750a:	430a      	orrs	r2, r1
 800750c:	ea23 0802 	bic.w	r8, r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007510:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007514:	40b3      	lsls	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8007516:	ea28 0803 	bic.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	2b02      	cmp	r3, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800751e:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8007522:	d074      	beq.n	800760e <HAL_DAC_ConfigChannel+0x19a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007524:	ea48 0803 	orr.w	r8, r8, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007528:	40b4      	lsls	r4, r6
 800752a:	ea44 0408 	orr.w	r4, r4, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800752e:	63c4      	str	r4, [r0, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007530:	6803      	ldr	r3, [r0, #0]
 8007532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007536:	40b2      	lsls	r2, r6
 8007538:	ea23 0302 	bic.w	r3, r3, r2
 800753c:	6003      	str	r3, [r0, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800753e:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 8007542:	6804      	ldr	r4, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007544:	f640 71fe 	movw	r1, #4094	; 0xffe
 8007548:	40b1      	lsls	r1, r6
 800754a:	ea24 0401 	bic.w	r4, r4, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800754e:	fa02 f106 	lsl.w	r1, r2, r6
 8007552:	4321      	orrs	r1, r4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8007554:	019b      	lsls	r3, r3, #6
  hdac->Instance->CR = tmpreg1;
 8007556:	6001      	str	r1, [r0, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8007558:	f3c2 0283 	ubfx	r2, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800755c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007560:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007562:	24c0      	movs	r4, #192	; 0xc0
 8007564:	6802      	ldr	r2, [r0, #0]
 8007566:	40b4      	lsls	r4, r6
 8007568:	ea22 0204 	bic.w	r2, r2, r4
 800756c:	6002      	str	r2, [r0, #0]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800756e:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007570:	f640 710f 	movw	r1, #3855	; 0xf0f
 8007574:	40b1      	lsls	r1, r6
 8007576:	ea22 0201 	bic.w	r2, r2, r1
 800757a:	40b3      	lsls	r3, r6
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800757c:	2100      	movs	r1, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800757e:	4313      	orrs	r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 8007580:	2201      	movs	r2, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8007582:	6603      	str	r3, [r0, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 8007584:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 8007586:	712a      	strb	r2, [r5, #4]
  __HAL_UNLOCK(hdac);
 8007588:	7169      	strb	r1, [r5, #5]
}
 800758a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800758e:	697a      	ldr	r2, [r7, #20]
    connectOnChip = 0x00000000UL;
 8007590:	f04f 0e00 	mov.w	lr, #0
 8007594:	e7a0      	b.n	80074d8 <HAL_DAC_ConfigChannel+0x64>
    tickstart = HAL_GetTick();
 8007596:	f7ff f82b 	bl	80065f0 <HAL_GetTick>
 800759a:	4604      	mov	r4, r0
    if (Channel == DAC_CHANNEL_1)
 800759c:	b12e      	cbz	r6, 80075aa <HAL_DAC_ConfigChannel+0x136>
 800759e:	e014      	b.n	80075ca <HAL_DAC_ConfigChannel+0x156>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80075a0:	f7ff f826 	bl	80065f0 <HAL_GetTick>
 80075a4:	1b03      	subs	r3, r0, r4
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d83f      	bhi.n	800762a <HAL_DAC_ConfigChannel+0x1b6>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80075aa:	682b      	ldr	r3, [r5, #0]
 80075ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ae:	041b      	lsls	r3, r3, #16
 80075b0:	d4f6      	bmi.n	80075a0 <HAL_DAC_ConfigChannel+0x12c>
      HAL_Delay(1);
 80075b2:	2001      	movs	r0, #1
 80075b4:	f7ff f822 	bl	80065fc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80075b8:	6828      	ldr	r0, [r5, #0]
 80075ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075bc:	6403      	str	r3, [r0, #64]	; 0x40
 80075be:	e00e      	b.n	80075de <HAL_DAC_ConfigChannel+0x16a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80075c0:	f7ff f816 	bl	80065f0 <HAL_GetTick>
 80075c4:	1b03      	subs	r3, r0, r4
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d82f      	bhi.n	800762a <HAL_DAC_ConfigChannel+0x1b6>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80075ca:	682b      	ldr	r3, [r5, #0]
 80075cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	dbf6      	blt.n	80075c0 <HAL_DAC_ConfigChannel+0x14c>
      HAL_Delay(1U);
 80075d2:	2001      	movs	r0, #1
 80075d4:	f7ff f812 	bl	80065fc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80075d8:	6828      	ldr	r0, [r5, #0]
 80075da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075dc:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80075de:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80075e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80075e2:	f8d7 c008 	ldr.w	ip, [r7, #8]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80075e6:	f006 0610 	and.w	r6, r6, #16
 80075ea:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80075ee:	40b1      	lsls	r1, r6
 80075f0:	40b2      	lsls	r2, r6
 80075f2:	ea23 0301 	bic.w	r3, r3, r1
 80075f6:	4313      	orrs	r3, r2
 80075f8:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80075fa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80075fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075fe:	21ff      	movs	r1, #255	; 0xff
 8007600:	40b1      	lsls	r1, r6
 8007602:	40b2      	lsls	r2, r6
 8007604:	ea23 0301 	bic.w	r3, r3, r1
 8007608:	4313      	orrs	r3, r2
 800760a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800760c:	e748      	b.n	80074a0 <HAL_DAC_ConfigChannel+0x2c>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800760e:	f001 fd01 	bl	8009014 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8007612:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8007616:	f6c0 1389 	movt	r3, #2441	; 0x989
 800761a:	4298      	cmp	r0, r3
 800761c:	d90d      	bls.n	800763a <HAL_DAC_ConfigChannel+0x1c6>
  hdac->Instance->MCR = tmpreg1;
 800761e:	6828      	ldr	r0, [r5, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8007620:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 8007624:	e780      	b.n	8007528 <HAL_DAC_ConfigChannel+0xb4>
  __HAL_LOCK(hdac);
 8007626:	2002      	movs	r0, #2
}
 8007628:	4770      	bx	lr
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800762a:	692b      	ldr	r3, [r5, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800762c:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800762e:	f043 0308 	orr.w	r3, r3, #8
 8007632:	612b      	str	r3, [r5, #16]
          return HAL_TIMEOUT;
 8007634:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007636:	712a      	strb	r2, [r5, #4]
          return HAL_TIMEOUT;
 8007638:	e7a7      	b.n	800758a <HAL_DAC_ConfigChannel+0x116>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800763a:	f44f 4334 	mov.w	r3, #46080	; 0xb400
 800763e:	f2c0 43c4 	movt	r3, #1220	; 0x4c4
 8007642:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007644:	bf88      	it	hi
 8007646:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 800764a:	6828      	ldr	r0, [r5, #0]
 800764c:	e76c      	b.n	8007528 <HAL_DAC_ConfigChannel+0xb4>
 800764e:	bf00      	nop

08007650 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007650:	2800      	cmp	r0, #0
 8007652:	f000 80a7 	beq.w	80077a4 <HAL_DMA_Init+0x154>
{
 8007656:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007658:	f240 4307 	movw	r3, #1031	; 0x407
 800765c:	6804      	ldr	r4, [r0, #0]
 800765e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007662:	429c      	cmp	r4, r3
 8007664:	f240 8082 	bls.w	800776c <HAL_DMA_Init+0x11c>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007668:	f64f 32f8 	movw	r2, #64504	; 0xfbf8
 800766c:	f6cb 72fd 	movt	r2, #49149	; 0xbffd
 8007670:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8007674:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8007678:	4422      	add	r2, r4
 800767a:	fba3 3202 	umull	r3, r2, r3, r2
 800767e:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA2;
 8007680:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007684:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA2;
 8007686:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800768a:	e9c0 3210 	strd	r3, r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800768e:	6885      	ldr	r5, [r0, #8]
 8007690:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007692:	69c6      	ldr	r6, [r0, #28]
  hdma->State = HAL_DMA_STATE_BUSY;
 8007694:	2102      	movs	r1, #2
 8007696:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800769a:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 800769c:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800769e:	430b      	orrs	r3, r1
 80076a0:	6941      	ldr	r1, [r0, #20]
 80076a2:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80076a4:	6981      	ldr	r1, [r0, #24]
 80076a6:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 80076a8:	6821      	ldr	r1, [r4, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80076aa:	4333      	orrs	r3, r6
          hdma->Init.Mode                | hdma->Init.Priority;
 80076ac:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80076ae:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 80076b2:	f021 0170 	bic.w	r1, r1, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80076b6:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 80076b8:	430b      	orrs	r3, r1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80076ba:	6023      	str	r3, [r4, #0]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80076bc:	fa5f fc84 	uxtb.w	ip, r4
 80076c0:	f64c 4ecd 	movw	lr, #52429	; 0xcccd
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80076c4:	f240 4107 	movw	r1, #1031	; 0x407
 80076c8:	f44f 6700 	mov.w	r7, #2048	; 0x800
 80076cc:	f44f 6302 	mov.w	r3, #2080	; 0x820
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80076d0:	f6cc 4ecc 	movt	lr, #52428	; 0xcccc
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80076d4:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80076d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80076dc:	f1ac 0c08 	sub.w	ip, ip, #8
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80076e0:	f2c4 0702 	movt	r7, #16386	; 0x4002
 80076e4:	428c      	cmp	r4, r1
 80076e6:	bf94      	ite	ls
 80076e8:	463e      	movls	r6, r7
 80076ea:	461e      	movhi	r6, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80076ec:	fbae ec0c 	umull	lr, ip, lr, ip
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80076f0:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80076f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80076f8:	f3cc 1c04 	ubfx	ip, ip, #4, #5
 80076fc:	f04f 0e01 	mov.w	lr, #1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007700:	1991      	adds	r1, r2, r6
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007702:	64c3      	str	r3, [r0, #76]	; 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007704:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007708:	fa0e f30c 	lsl.w	r3, lr, ip
 800770c:	6503      	str	r3, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800770e:	6481      	str	r1, [r0, #72]	; 0x48
 8007710:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007714:	d03b      	beq.n	800778e <HAL_DMA_Init+0x13e>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007716:	6844      	ldr	r4, [r0, #4]
 8007718:	b2e1      	uxtb	r1, r4
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800771a:	3c01      	subs	r4, #1
 800771c:	2c03      	cmp	r4, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800771e:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007722:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007726:	d838      	bhi.n	800779a <HAL_DMA_Init+0x14a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007728:	f248 223f 	movw	r2, #33343	; 0x823f
 800772c:	f2c1 0200 	movt	r2, #4096	; 0x1000
 8007730:	440a      	add	r2, r1

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007732:	3901      	subs	r1, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007734:	0092      	lsls	r2, r2, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007736:	f001 011f 	and.w	r1, r1, #31
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800773a:	f44f 6414 	mov.w	r4, #2368	; 0x940
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800773e:	fa0e f301 	lsl.w	r3, lr, r1
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007742:	f2c4 0402 	movt	r4, #16386	; 0x4002
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007746:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007748:	e9c0 2415 	strd	r2, r4, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800774c:	65c3      	str	r3, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800774e:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007750:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8007754:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007758:	6453      	str	r3, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800775a:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 800775c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800775e:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8007760:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8007764:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
  return HAL_OK;
 8007768:	4618      	mov	r0, r3
}
 800776a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800776c:	f64f 72f8 	movw	r2, #65528	; 0xfff8
 8007770:	f6cb 72fd 	movt	r2, #49149	; 0xbffd
 8007774:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8007778:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 800777c:	4422      	add	r2, r4
 800777e:	fba3 3202 	umull	r3, r2, r3, r2
 8007782:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA1;
 8007784:	2300      	movs	r3, #0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007786:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8007788:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800778c:	e77d      	b.n	800768a <HAL_DMA_Init+0x3a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800778e:	2100      	movs	r1, #0
 8007790:	6041      	str	r1, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007792:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007796:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 800779a:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 800779c:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80077a0:	65c3      	str	r3, [r0, #92]	; 0x5c
 80077a2:	e7da      	b.n	800775a <HAL_DMA_Init+0x10a>
    return HAL_ERROR;
 80077a4:	2001      	movs	r0, #1
}
 80077a6:	4770      	bx	lr

080077a8 <HAL_DMA_Start_IT>:
{
 80077a8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 80077aa:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 80077ae:	2c01      	cmp	r4, #1
 80077b0:	d051      	beq.n	8007856 <HAL_DMA_Start_IT+0xae>
 80077b2:	2401      	movs	r4, #1
 80077b4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80077b8:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80077bc:	2c01      	cmp	r4, #1
 80077be:	d005      	beq.n	80077cc <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 80077c0:	2300      	movs	r3, #0
 80077c2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 80077c6:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 80077c8:	2002      	movs	r0, #2
}
 80077ca:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 80077cc:	2402      	movs	r4, #2
 80077ce:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80077d2:	2400      	movs	r4, #0
 80077d4:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80077d6:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80077d8:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 80077da:	6825      	ldr	r5, [r4, #0]
 80077dc:	f025 0501 	bic.w	r5, r5, #1
 80077e0:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80077e2:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	; 0x50
 80077e6:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 80077e8:	b115      	cbz	r5, 80077f0 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077ea:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	; 0x58
 80077ee:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80077f0:	6c46      	ldr	r6, [r0, #68]	; 0x44
 80077f2:	6c07      	ldr	r7, [r0, #64]	; 0x40
 80077f4:	f006 0c1f 	and.w	ip, r6, #31
 80077f8:	2601      	movs	r6, #1
 80077fa:	fa06 f60c 	lsl.w	r6, r6, ip
 80077fe:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8007800:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007802:	6883      	ldr	r3, [r0, #8]
 8007804:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8007806:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->Instance->CPAR = DstAddress;
 8007808:	bf0b      	itete	eq
 800780a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 800780c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800780e:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8007810:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8007812:	b1bb      	cbz	r3, 8007844 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	f043 030e 	orr.w	r3, r3, #14
 800781a:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800781c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	03d2      	lsls	r2, r2, #15
 8007822:	d503      	bpl.n	800782c <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800782a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 800782c:	b11d      	cbz	r5, 8007836 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800782e:	682b      	ldr	r3, [r5, #0]
 8007830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007834:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800783c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800783e:	6023      	str	r3, [r4, #0]
}
 8007840:	bcf0      	pop	{r4, r5, r6, r7}
 8007842:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007844:	6823      	ldr	r3, [r4, #0]
 8007846:	f023 0304 	bic.w	r3, r3, #4
 800784a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	f043 030a 	orr.w	r3, r3, #10
 8007852:	6023      	str	r3, [r4, #0]
 8007854:	e7e2      	b.n	800781c <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 8007856:	2002      	movs	r0, #2
}
 8007858:	bcf0      	pop	{r4, r5, r6, r7}
 800785a:	4770      	bx	lr

0800785c <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800785c:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8007860:	2a02      	cmp	r2, #2
{
 8007862:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007864:	d009      	beq.n	800787a <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007866:	2204      	movs	r2, #4
 8007868:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 800786a:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 800786c:	2200      	movs	r2, #0
    status = HAL_ERROR;
 800786e:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8007870:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8007874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8007878:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800787a:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800787c:	6c59      	ldr	r1, [r3, #68]	; 0x44
{
 800787e:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007880:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007882:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007884:	6c1d      	ldr	r5, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007886:	f020 000e 	bic.w	r0, r0, #14
 800788a:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800788c:	6820      	ldr	r0, [r4, #0]
 800788e:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8007892:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8007894:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007896:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE(hdma);
 8007898:	f020 0001 	bic.w	r0, r0, #1
 800789c:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800789e:	f001 011f 	and.w	r1, r1, #31
 80078a2:	2201      	movs	r2, #1
 80078a4:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078a6:	e9d3 1014 	ldrd	r1, r0, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078aa:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078ac:	6061      	str	r1, [r4, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 80078ae:	b138      	cbz	r0, 80078c0 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80078b0:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078b2:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80078b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80078ba:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078bc:	604c      	str	r4, [r1, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078be:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80078c0:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 80078c2:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 80078c4:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80078c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 80078cc:	bc30      	pop	{r4, r5}
 80078ce:	4770      	bx	lr

080078d0 <HAL_DMA_Abort_IT>:
{
 80078d0:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80078d2:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d009      	beq.n	80078ee <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 80078da:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80078dc:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 80078de:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80078e0:	63c1      	str	r1, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80078e2:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 80078e6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    status = HAL_ERROR;
 80078ea:	4618      	mov	r0, r3
}
 80078ec:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078ee:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80078f0:	6c84      	ldr	r4, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078f2:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80078f6:	6c05      	ldr	r5, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078f8:	f021 010e 	bic.w	r1, r1, #14
 80078fc:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80078fe:	6819      	ldr	r1, [r3, #0]
 8007900:	f021 0101 	bic.w	r1, r1, #1
 8007904:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007906:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007908:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800790a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800790e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007910:	f002 021f 	and.w	r2, r2, #31
 8007914:	2301      	movs	r3, #1
 8007916:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007918:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800791c:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800791e:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8007920:	b132      	cbz	r2, 8007930 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007922:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007924:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800792c:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800792e:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8007930:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8007932:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8007934:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8007936:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800793a:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 800793e:	b113      	cbz	r3, 8007946 <HAL_DMA_Abort_IT+0x76>
      hdma->XferAbortCallback(hdma);
 8007940:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8007942:	4620      	mov	r0, r4
}
 8007944:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8007946:	4618      	mov	r0, r3
}
 8007948:	bd38      	pop	{r3, r4, r5, pc}
 800794a:	bf00      	nop

0800794c <HAL_DMA_IRQHandler>:
{
 800794c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800794e:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007950:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8007952:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007954:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8007956:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007958:	f003 031f 	and.w	r3, r3, #31
 800795c:	2204      	movs	r2, #4
 800795e:	409a      	lsls	r2, r3
 8007960:	420a      	tst	r2, r1
 8007962:	d00e      	beq.n	8007982 <HAL_DMA_IRQHandler+0x36>
 8007964:	f014 0f04 	tst.w	r4, #4
 8007968:	d00b      	beq.n	8007982 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800796a:	682b      	ldr	r3, [r5, #0]
 800796c:	069b      	lsls	r3, r3, #26
 800796e:	d403      	bmi.n	8007978 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007970:	682b      	ldr	r3, [r5, #0]
 8007972:	f023 0304 	bic.w	r3, r3, #4
 8007976:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8007978:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800797a:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800797c:	b1cb      	cbz	r3, 80079b2 <HAL_DMA_IRQHandler+0x66>
}
 800797e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8007980:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007982:	2202      	movs	r2, #2
 8007984:	409a      	lsls	r2, r3
 8007986:	420a      	tst	r2, r1
 8007988:	d015      	beq.n	80079b6 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 800798a:	f014 0f02 	tst.w	r4, #2
 800798e:	d012      	beq.n	80079b6 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007990:	682b      	ldr	r3, [r5, #0]
 8007992:	0699      	lsls	r1, r3, #26
 8007994:	d406      	bmi.n	80079a4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007996:	682b      	ldr	r3, [r5, #0]
 8007998:	f023 030a 	bic.w	r3, r3, #10
 800799c:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800799e:	2301      	movs	r3, #1
 80079a0:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 80079a4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80079a6:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 80079a8:	2100      	movs	r1, #0
 80079aa:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d1e5      	bne.n	800797e <HAL_DMA_IRQHandler+0x32>
}
 80079b2:	bc70      	pop	{r4, r5, r6}
 80079b4:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80079b6:	2208      	movs	r2, #8
 80079b8:	409a      	lsls	r2, r3
 80079ba:	420a      	tst	r2, r1
 80079bc:	d0f9      	beq.n	80079b2 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 80079be:	0722      	lsls	r2, r4, #28
 80079c0:	d5f7      	bpl.n	80079b2 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079c2:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 80079c4:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079c6:	f022 020e 	bic.w	r2, r2, #14
 80079ca:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80079cc:	2201      	movs	r2, #1
 80079ce:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 80079d2:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80079d4:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80079d6:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80079d8:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 80079dc:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 80079e0:	2900      	cmp	r1, #0
 80079e2:	d0e6      	beq.n	80079b2 <HAL_DMA_IRQHandler+0x66>
}
 80079e4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80079e6:	4708      	bx	r1

080079e8 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80079e8:	2800      	cmp	r0, #0
 80079ea:	f000 80f2 	beq.w	8007bd2 <HAL_FDCAN_Init+0x1ea>
{
 80079ee:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80079f0:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 80079f4:	4604      	mov	r4, r0
 80079f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d075      	beq.n	8007aea <HAL_FDCAN_Init+0x102>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80079fe:	6822      	ldr	r2, [r4, #0]
 8007a00:	6993      	ldr	r3, [r2, #24]
 8007a02:	f023 0310 	bic.w	r3, r3, #16
 8007a06:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a08:	f7fe fdf2 	bl	80065f0 <HAL_GetTick>
 8007a0c:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007a0e:	e004      	b.n	8007a1a <HAL_FDCAN_Init+0x32>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007a10:	f7fe fdee 	bl	80065f0 <HAL_GetTick>
 8007a14:	1b43      	subs	r3, r0, r5
 8007a16:	2b0a      	cmp	r3, #10
 8007a18:	d85e      	bhi.n	8007ad8 <HAL_FDCAN_Init+0xf0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007a1a:	6823      	ldr	r3, [r4, #0]
 8007a1c:	699a      	ldr	r2, [r3, #24]
 8007a1e:	0711      	lsls	r1, r2, #28
 8007a20:	d4f6      	bmi.n	8007a10 <HAL_FDCAN_Init+0x28>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007a22:	699a      	ldr	r2, [r3, #24]
 8007a24:	f042 0201 	orr.w	r2, r2, #1
 8007a28:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a2a:	f7fe fde1 	bl	80065f0 <HAL_GetTick>
 8007a2e:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007a30:	e004      	b.n	8007a3c <HAL_FDCAN_Init+0x54>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007a32:	f7fe fddd 	bl	80065f0 <HAL_GetTick>
 8007a36:	1b40      	subs	r0, r0, r5
 8007a38:	280a      	cmp	r0, #10
 8007a3a:	d84d      	bhi.n	8007ad8 <HAL_FDCAN_Init+0xf0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	699a      	ldr	r2, [r3, #24]
 8007a40:	07d2      	lsls	r2, r2, #31
 8007a42:	d5f6      	bpl.n	8007a32 <HAL_FDCAN_Init+0x4a>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007a44:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007a46:	f44f 41c8 	mov.w	r1, #25600	; 0x6400
 8007a4a:	f2c4 0100 	movt	r1, #16384	; 0x4000
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007a4e:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 8007a52:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007a54:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8007a56:	f000 80b4 	beq.w	8007bc2 <HAL_FDCAN_Init+0x1da>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007a5a:	7c22      	ldrb	r2, [r4, #16]
 8007a5c:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007a5e:	699a      	ldr	r2, [r3, #24]
 8007a60:	bf0c      	ite	eq
 8007a62:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007a66:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8007a6a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007a6c:	7c62      	ldrb	r2, [r4, #17]
 8007a6e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007a70:	699a      	ldr	r2, [r3, #24]
 8007a72:	bf0c      	ite	eq
 8007a74:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007a78:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8007a7c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007a7e:	7ca2      	ldrb	r2, [r4, #18]
 8007a80:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007a82:	699a      	ldr	r2, [r3, #24]
 8007a84:	bf0c      	ite	eq
 8007a86:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007a8a:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8007a8e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007a90:	699a      	ldr	r2, [r3, #24]
 8007a92:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007a94:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007a96:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007a9a:	4302      	orrs	r2, r0
 8007a9c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007a9e:	699a      	ldr	r2, [r3, #24]
 8007aa0:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007aa4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007aa6:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007aa8:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007aaa:	f022 0210 	bic.w	r2, r2, #16
 8007aae:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007ab0:	d020      	beq.n	8007af4 <HAL_FDCAN_Init+0x10c>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007ab2:	b319      	cbz	r1, 8007afc <HAL_FDCAN_Init+0x114>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007ab4:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007ab6:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007ab8:	f000 808d 	beq.w	8007bd6 <HAL_FDCAN_Init+0x1ee>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007abc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ac0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007ac2:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007ac4:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007ac6:	f042 0210 	orr.w	r2, r2, #16
 8007aca:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007acc:	d116      	bne.n	8007afc <HAL_FDCAN_Init+0x114>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007ace:	699a      	ldr	r2, [r3, #24]
 8007ad0:	f042 0220 	orr.w	r2, r2, #32
 8007ad4:	619a      	str	r2, [r3, #24]
 8007ad6:	e011      	b.n	8007afc <HAL_FDCAN_Init+0x114>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007ad8:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007ada:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007adc:	f043 0301 	orr.w	r3, r3, #1
 8007ae0:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007ae2:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8007ae6:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8007ae8:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8007aea:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8007aee:	f7fd ff29 	bl	8005944 <HAL_FDCAN_MspInit>
 8007af2:	e784      	b.n	80079fe <HAL_FDCAN_Init+0x16>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007af4:	699a      	ldr	r2, [r3, #24]
 8007af6:	f042 0204 	orr.w	r2, r2, #4
 8007afa:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007afc:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007b00:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007b02:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007b04:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007b06:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007b0a:	6a21      	ldr	r1, [r4, #32]
 8007b0c:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007b0e:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007b10:	6961      	ldr	r1, [r4, #20]
 8007b12:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007b14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007b18:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007b1c:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007b1e:	d10e      	bne.n	8007b3e <HAL_FDCAN_Init+0x156>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007b20:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b24:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007b26:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007b28:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007b2a:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b2c:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007b2e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8007b32:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007b34:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007b36:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007b38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b3c:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007b3e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007b42:	6be0      	ldr	r0, [r4, #60]	; 0x3c

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007b44:	6b61      	ldr	r1, [r4, #52]	; 0x34

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007b46:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007b48:	4302      	orrs	r2, r0
 8007b4a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007b4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007b52:	f44f 4024 	mov.w	r0, #41984	; 0xa400
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007b56:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8007b5a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007b5e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8007b62:	6420      	str	r0, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007b64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007b68:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007b6c:	f24a 4170 	movw	r1, #42096	; 0xa470
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007b70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007b74:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007b78:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8007b7c:	6461      	str	r1, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007b7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007b82:	f24a 41b0 	movw	r1, #42160	; 0xa4b0

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007b86:	f24a 5388 	movw	r3, #42376	; 0xa588
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007b8a:	f2c4 0100 	movt	r1, #16384	; 0x4000
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007b8e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007b92:	e9c4 1312 	strd	r1, r3, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007b96:	f24a 6260 	movw	r2, #42592	; 0xa660

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007b9a:	f24a 6378 	movw	r3, #42616	; 0xa678
 8007b9e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007ba2:	f2c4 0200 	movt	r2, #16384	; 0x4000
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007ba6:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007baa:	2100      	movs	r1, #0
 8007bac:	f44f 7254 	mov.w	r2, #848	; 0x350
 8007bb0:	f004 fb58 	bl	800c264 <memset>
  hfdcan->LatestTxFifoQRequest = 0U;
 8007bb4:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007bb6:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007bb8:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007bba:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 8007bbe:	65a0      	str	r0, [r4, #88]	; 0x58
}
 8007bc0:	bd38      	pop	{r3, r4, r5, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007bc2:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8007bc6:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8007bca:	6861      	ldr	r1, [r4, #4]
 8007bcc:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 8007bd0:	e743      	b.n	8007a5a <HAL_FDCAN_Init+0x72>
    return HAL_ERROR;
 8007bd2:	2001      	movs	r0, #1
}
 8007bd4:	4770      	bx	lr
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007bd6:	f042 0220 	orr.w	r2, r2, #32
 8007bda:	619a      	str	r2, [r3, #24]
 8007bdc:	e78e      	b.n	8007afc <HAL_FDCAN_Init+0x114>
 8007bde:	bf00      	nop

08007be0 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007be0:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8007be4:	2a01      	cmp	r2, #1
{
 8007be6:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007be8:	d005      	beq.n	8007bf6 <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007bea:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007bec:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 8007bf0:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007bf2:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007bf4:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007bf6:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007bf8:	2202      	movs	r2, #2
 8007bfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007bfe:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007c00:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007c02:	f022 0201 	bic.w	r2, r2, #1
 8007c06:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 8007c08:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007c0a:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop

08007c10 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8007c10:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007c12:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8007c16:	2b02      	cmp	r3, #2
{
 8007c18:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007c1a:	d10c      	bne.n	8007c36 <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8007c1c:	6805      	ldr	r5, [r0, #0]
 8007c1e:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 8007c22:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 8007c26:	d00d      	beq.n	8007c44 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007c28:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007c2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 8007c2e:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007c30:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8007c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007c36:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007c38:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8007c3c:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007c3e:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8007c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007c44:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007c48:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007c4a:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d13c      	bne.n	8007ccc <HAL_FDCAN_AddMessageToTxFifoQ+0xbc>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8007c52:	688b      	ldr	r3, [r1, #8]
 8007c54:	690f      	ldr	r7, [r1, #16]
 8007c56:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8007c58:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007c5a:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007c5e:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 8007c62:	4303      	orrs	r3, r0
 8007c64:	6948      	ldr	r0, [r1, #20]
 8007c66:	6a0c      	ldr	r4, [r1, #32]
 8007c68:	4303      	orrs	r3, r0
 8007c6a:	68c8      	ldr	r0, [r1, #12]
 8007c6c:	4303      	orrs	r3, r0
 8007c6e:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007c72:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 8007c76:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007c7a:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007c7e:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007c82:	f24f 54a0 	movw	r4, #62880	; 0xf5a0
  *TxAddress = TxElementW2;
 8007c86:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007c88:	89cb      	ldrh	r3, [r1, #14]
 8007c8a:	f6c0 0400 	movt	r4, #2048	; 0x800
 8007c8e:	5ce3      	ldrb	r3, [r4, r3]
 8007c90:	b1a3      	cbz	r3, 8007cbc <HAL_FDCAN_AddMessageToTxFifoQ+0xac>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007c92:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007c94:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007c96:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007c98:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 8007c9c:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007c9e:	433b      	orrs	r3, r7
 8007ca0:	7857      	ldrb	r7, [r2, #1]
 8007ca2:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007ca6:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007caa:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007cae:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007cb0:	89cb      	ldrh	r3, [r1, #14]
 8007cb2:	5ce3      	ldrb	r3, [r4, r3]
 8007cb4:	459c      	cmp	ip, r3
 8007cb6:	f102 0204 	add.w	r2, r2, #4
 8007cba:	d3ea      	bcc.n	8007c92 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	40b3      	lsls	r3, r6
 8007cc0:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 8007cc4:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007cc6:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 8007cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 8007ccc:	690b      	ldr	r3, [r1, #16]
 8007cce:	6808      	ldr	r0, [r1, #0]
 8007cd0:	ea43 0700 	orr.w	r7, r3, r0
 8007cd4:	688b      	ldr	r3, [r1, #8]
 8007cd6:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007cd8:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 8007cdc:	e7bf      	b.n	8007c5e <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 8007cde:	bf00      	nop

08007ce0 <HAL_FDCAN_GetRxMessage>:
{
 8007ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ce2:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007ce4:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 8007ce8:	2802      	cmp	r0, #2
 8007cea:	d10d      	bne.n	8007d08 <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007cec:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007cee:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007cf2:	d00f      	beq.n	8007d14 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007cf4:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 8007cf8:	0700      	lsls	r0, r0, #28
 8007cfa:	d163      	bne.n	8007dc4 <HAL_FDCAN_GetRxMessage+0xe4>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007cfc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007cfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 8007d02:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007d04:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007d08:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007d0a:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8007d0e:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007d10:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007d14:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 8007d18:	0705      	lsls	r5, r0, #28
 8007d1a:	d0ef      	beq.n	8007cfc <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007d1c:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007d20:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007d22:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007d26:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8007d2a:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007d2e:	6828      	ldr	r0, [r5, #0]
 8007d30:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8007d34:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007d36:	2800      	cmp	r0, #0
 8007d38:	d153      	bne.n	8007de2 <HAL_FDCAN_GetRxMessage+0x102>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007d3a:	6828      	ldr	r0, [r5, #0]
 8007d3c:	f3c0 408a 	ubfx	r0, r0, #18, #11
 8007d40:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007d42:	6828      	ldr	r0, [r5, #0]
 8007d44:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 8007d48:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007d4a:	6828      	ldr	r0, [r5, #0]
 8007d4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007d50:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007d52:	88a8      	ldrh	r0, [r5, #4]
 8007d54:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8007d56:	6868      	ldr	r0, [r5, #4]
 8007d58:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 8007d5c:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007d5e:	686e      	ldr	r6, [r5, #4]
 8007d60:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 8007d64:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007d66:	686e      	ldr	r6, [r5, #4]
 8007d68:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 8007d6c:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007d6e:	79ee      	ldrb	r6, [r5, #7]
 8007d70:	f006 067f 	and.w	r6, r6, #127	; 0x7f
 8007d74:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007d76:	f24f 56a0 	movw	r6, #62880	; 0xf5a0
 8007d7a:	0c00      	lsrs	r0, r0, #16
 8007d7c:	f6c0 0600 	movt	r6, #2048	; 0x800
 8007d80:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007d84:	6868      	ldr	r0, [r5, #4]
 8007d86:	0fc0      	lsrs	r0, r0, #31
 8007d88:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007d8a:	f1be 0f00 	cmp.w	lr, #0
 8007d8e:	d011      	beq.n	8007db4 <HAL_FDCAN_GetRxMessage+0xd4>
 8007d90:	3b01      	subs	r3, #1
 8007d92:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8007d96:	46f4      	mov	ip, lr
 8007d98:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 8007d9c:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007da0:	89d0      	ldrh	r0, [r2, #14]
 8007da2:	f1ac 0c06 	sub.w	ip, ip, #6
 8007da6:	5c30      	ldrb	r0, [r6, r0]
 8007da8:	ebac 0c05 	sub.w	ip, ip, r5
 8007dac:	4560      	cmp	r0, ip
 8007dae:	d8f2      	bhi.n	8007d96 <HAL_FDCAN_GetRxMessage+0xb6>
 8007db0:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007db4:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 8007db6:	bf0c      	ite	eq
 8007db8:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 8007dbc:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 8007dc0:	2000      	movs	r0, #0
}
 8007dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007dc4:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007dc8:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007dca:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007dce:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8007dd2:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007dd6:	6828      	ldr	r0, [r5, #0]
 8007dd8:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8007ddc:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007dde:	2800      	cmp	r0, #0
 8007de0:	d0ab      	beq.n	8007d3a <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007de2:	6828      	ldr	r0, [r5, #0]
 8007de4:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8007de8:	e7aa      	b.n	8007d40 <HAL_FDCAN_GetRxMessage+0x60>
 8007dea:	bf00      	nop

08007dec <HAL_FDCAN_ActivateNotification>:
{
 8007dec:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007dee:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007df2:	3801      	subs	r0, #1
 8007df4:	2801      	cmp	r0, #1
 8007df6:	d905      	bls.n	8007e04 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007df8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007dfa:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8007dfe:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007e00:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007e02:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007e04:	681b      	ldr	r3, [r3, #0]
{
 8007e06:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007e08:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007e0c:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007e0e:	d03d      	beq.n	8007e8c <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007e10:	07c4      	lsls	r4, r0, #31
 8007e12:	d43b      	bmi.n	8007e8c <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007e14:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8007e16:	f044 0401 	orr.w	r4, r4, #1
 8007e1a:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007e1c:	b1cd      	cbz	r5, 8007e52 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007e1e:	07c5      	lsls	r5, r0, #31
 8007e20:	d517      	bpl.n	8007e52 <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007e22:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8007e24:	f040 0002 	orr.w	r0, r0, #2
 8007e28:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007e2a:	060c      	lsls	r4, r1, #24
 8007e2c:	d504      	bpl.n	8007e38 <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007e2e:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8007e32:	4310      	orrs	r0, r2
 8007e34:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007e38:	05c8      	lsls	r0, r1, #23
 8007e3a:	d504      	bpl.n	8007e46 <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007e3c:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8007e40:	4302      	orrs	r2, r0
 8007e42:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007e46:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e48:	430a      	orrs	r2, r1
    return HAL_OK;
 8007e4a:	2000      	movs	r0, #0
}
 8007e4c:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007e4e:	655a      	str	r2, [r3, #84]	; 0x54
}
 8007e50:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007e52:	f011 0f38 	tst.w	r1, #56	; 0x38
 8007e56:	d001      	beq.n	8007e5c <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007e58:	0784      	lsls	r4, r0, #30
 8007e5a:	d4e2      	bmi.n	8007e22 <HAL_FDCAN_ActivateNotification+0x36>
 8007e5c:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007e60:	d131      	bne.n	8007ec6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007e62:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8007e66:	d001      	beq.n	8007e6c <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007e68:	0704      	lsls	r4, r0, #28
 8007e6a:	d4da      	bmi.n	8007e22 <HAL_FDCAN_ActivateNotification+0x36>
 8007e6c:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007e70:	d001      	beq.n	8007e76 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007e72:	06c5      	lsls	r5, r0, #27
 8007e74:	d4d5      	bmi.n	8007e22 <HAL_FDCAN_ActivateNotification+0x36>
 8007e76:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007e7a:	d001      	beq.n	8007e80 <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007e7c:	0684      	lsls	r4, r0, #26
 8007e7e:	d4d0      	bmi.n	8007e22 <HAL_FDCAN_ActivateNotification+0x36>
 8007e80:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007e84:	d0d1      	beq.n	8007e2a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8007e86:	0645      	lsls	r5, r0, #25
 8007e88:	d5cf      	bpl.n	8007e2a <HAL_FDCAN_ActivateNotification+0x3e>
 8007e8a:	e7ca      	b.n	8007e22 <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007e8c:	f011 0f38 	tst.w	r1, #56	; 0x38
 8007e90:	d001      	beq.n	8007e96 <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007e92:	0784      	lsls	r4, r0, #30
 8007e94:	d5be      	bpl.n	8007e14 <HAL_FDCAN_ActivateNotification+0x28>
 8007e96:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007e9a:	d117      	bne.n	8007ecc <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007e9c:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8007ea0:	d001      	beq.n	8007ea6 <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007ea2:	0704      	lsls	r4, r0, #28
 8007ea4:	d5b6      	bpl.n	8007e14 <HAL_FDCAN_ActivateNotification+0x28>
 8007ea6:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007eaa:	d001      	beq.n	8007eb0 <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007eac:	06c4      	lsls	r4, r0, #27
 8007eae:	d5b1      	bpl.n	8007e14 <HAL_FDCAN_ActivateNotification+0x28>
 8007eb0:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007eb4:	d001      	beq.n	8007eba <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007eb6:	0684      	lsls	r4, r0, #26
 8007eb8:	d5ac      	bpl.n	8007e14 <HAL_FDCAN_ActivateNotification+0x28>
 8007eba:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007ebe:	d0ad      	beq.n	8007e1c <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007ec0:	0644      	lsls	r4, r0, #25
 8007ec2:	d4ab      	bmi.n	8007e1c <HAL_FDCAN_ActivateNotification+0x30>
 8007ec4:	e7a6      	b.n	8007e14 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007ec6:	0745      	lsls	r5, r0, #29
 8007ec8:	d4ab      	bmi.n	8007e22 <HAL_FDCAN_ActivateNotification+0x36>
 8007eca:	e7ca      	b.n	8007e62 <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007ecc:	0744      	lsls	r4, r0, #29
 8007ece:	d5a1      	bpl.n	8007e14 <HAL_FDCAN_ActivateNotification+0x28>
 8007ed0:	e7e4      	b.n	8007e9c <HAL_FDCAN_ActivateNotification+0xb0>
 8007ed2:	bf00      	nop

08007ed4 <HAL_FDCAN_TxEventFifoCallback>:
}
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop

08007ed8 <HAL_FDCAN_RxFifo1Callback>:
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop

08007edc <HAL_FDCAN_TxFifoEmptyCallback>:
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop

08007ee0 <HAL_FDCAN_TxBufferCompleteCallback>:
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop

08007ee4 <HAL_FDCAN_TxBufferAbortCallback>:
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop

08007ee8 <HAL_FDCAN_TimestampWraparoundCallback>:
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop

08007eec <HAL_FDCAN_TimeoutOccurredCallback>:
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop

08007ef0 <HAL_FDCAN_HighPriorityMessageCallback>:
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop

08007ef4 <HAL_FDCAN_ErrorCallback>:
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop

08007ef8 <HAL_FDCAN_ErrorStatusCallback>:
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop

08007efc <HAL_FDCAN_IRQHandler>:
{
 8007efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007f00:	6803      	ldr	r3, [r0, #0]
 8007f02:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007f04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007f06:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007f0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007f0c:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8007f0e:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007f10:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007f14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007f16:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007f18:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 8007f1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007f1c:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8007f1e:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007f20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f22:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007f24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f26:	0652      	lsls	r2, r2, #25
{
 8007f28:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007f2a:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007f2e:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007f32:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8007f36:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007f3a:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007f3e:	d502      	bpl.n	8007f46 <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007f40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f42:	0651      	lsls	r1, r2, #25
 8007f44:	d473      	bmi.n	800802e <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007f46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f48:	05d2      	lsls	r2, r2, #23
 8007f4a:	d502      	bpl.n	8007f52 <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007f4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f4e:	05d0      	lsls	r0, r2, #23
 8007f50:	d45d      	bmi.n	800800e <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 8007f52:	f1b9 0f00 	cmp.w	r9, #0
 8007f56:	d14a      	bne.n	8007fee <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 8007f58:	f1b8 0f00 	cmp.w	r8, #0
 8007f5c:	d137      	bne.n	8007fce <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 8007f5e:	2f00      	cmp	r7, #0
 8007f60:	d13e      	bne.n	8007fe0 <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007f62:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f64:	0591      	lsls	r1, r2, #22
 8007f66:	d502      	bpl.n	8007f6e <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8007f68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f6a:	0592      	lsls	r2, r2, #22
 8007f6c:	d475      	bmi.n	800805a <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007f6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f70:	0617      	lsls	r7, r2, #24
 8007f72:	d502      	bpl.n	8007f7a <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8007f74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f76:	0610      	lsls	r0, r2, #24
 8007f78:	d477      	bmi.n	800806a <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007f7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f7c:	0491      	lsls	r1, r2, #18
 8007f7e:	d502      	bpl.n	8007f86 <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007f80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f82:	0492      	lsls	r2, r2, #18
 8007f84:	d459      	bmi.n	800803a <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007f86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f88:	0417      	lsls	r7, r2, #16
 8007f8a:	d502      	bpl.n	8007f92 <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007f8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f8e:	0410      	lsls	r0, r2, #16
 8007f90:	d45b      	bmi.n	800804a <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007f92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f94:	0451      	lsls	r1, r2, #17
 8007f96:	d509      	bpl.n	8007fac <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8007f98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f9a:	0452      	lsls	r2, r2, #17
 8007f9c:	d506      	bpl.n	8007fac <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007f9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007fa2:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007fa4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8007fa6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007faa:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8007fac:	b94e      	cbnz	r6, 8007fc2 <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 8007fae:	b125      	cbz	r5, 8007fba <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8007fb4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007fb6:	432b      	orrs	r3, r5
 8007fb8:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007fba:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007fbc:	bb13      	cbnz	r3, 8008004 <HAL_FDCAN_IRQHandler+0x108>
}
 8007fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007fc2:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007fc4:	4631      	mov	r1, r6
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f7ff ff96 	bl	8007ef8 <HAL_FDCAN_ErrorStatusCallback>
 8007fcc:	e7ef      	b.n	8007fae <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007fce:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007fd2:	4641      	mov	r1, r8
 8007fd4:	4620      	mov	r0, r4
 8007fd6:	f7fd f948 	bl	800526a <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007fda:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8007fdc:	2f00      	cmp	r7, #0
 8007fde:	d0c0      	beq.n	8007f62 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007fe0:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007fe2:	4639      	mov	r1, r7
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f7ff ff77 	bl	8007ed8 <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007fea:	6823      	ldr	r3, [r4, #0]
 8007fec:	e7b9      	b.n	8007f62 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007fee:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007ff2:	4649      	mov	r1, r9
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	f7ff ff6d 	bl	8007ed4 <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007ffa:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 8007ffc:	f1b8 0f00 	cmp.w	r8, #0
 8008000:	d0ad      	beq.n	8007f5e <HAL_FDCAN_IRQHandler+0x62>
 8008002:	e7e4      	b.n	8007fce <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8008004:	4620      	mov	r0, r4
 8008006:	f7ff ff75 	bl	8007ef4 <HAL_FDCAN_ErrorCallback>
}
 800800a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800800e:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8008012:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8008016:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8008018:	f44f 7280 	mov.w	r2, #256	; 0x100
 800801c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800801e:	4620      	mov	r0, r4
 8008020:	f7ff ff60 	bl	8007ee4 <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8008024:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8008026:	f1b9 0f00 	cmp.w	r9, #0
 800802a:	d095      	beq.n	8007f58 <HAL_FDCAN_IRQHandler+0x5c>
 800802c:	e7df      	b.n	8007fee <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800802e:	2240      	movs	r2, #64	; 0x40
 8008030:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8008032:	f7ff ff5d 	bl	8007ef0 <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8008036:	6823      	ldr	r3, [r4, #0]
 8008038:	e785      	b.n	8007f46 <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800803a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800803e:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8008040:	4620      	mov	r0, r4
 8008042:	f7ff ff51 	bl	8007ee8 <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8008046:	6823      	ldr	r3, [r4, #0]
 8008048:	e79d      	b.n	8007f86 <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800804a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800804e:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8008050:	4620      	mov	r0, r4
 8008052:	f7ff ff4b 	bl	8007eec <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	e79b      	b.n	8007f92 <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800805a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800805e:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8008060:	4620      	mov	r0, r4
 8008062:	f7ff ff3b 	bl	8007edc <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	e781      	b.n	8007f6e <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800806a:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800806e:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8008072:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8008074:	2280      	movs	r2, #128	; 0x80
 8008076:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8008078:	4620      	mov	r0, r4
 800807a:	f7ff ff31 	bl	8007ee0 <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800807e:	6823      	ldr	r3, [r4, #0]
 8008080:	e77b      	b.n	8007f7a <HAL_FDCAN_IRQHandler+0x7e>
 8008082:	bf00      	nop

08008084 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008088:	f240 5884 	movw	r8, #1412	; 0x584
 800808c:	f2c2 0800 	movt	r8, #8192	; 0x2000
{
 8008090:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 8008092:	f898 3000 	ldrb.w	r3, [r8]
 8008096:	2b01      	cmp	r3, #1
 8008098:	d058      	beq.n	800814c <HAL_FLASH_Program+0xc8>
 800809a:	2301      	movs	r3, #1
 800809c:	4681      	mov	r9, r0
 800809e:	460e      	mov	r6, r1
 80080a0:	4617      	mov	r7, r2
 80080a2:	f888 3000 	strb.w	r3, [r8]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80080a6:	f7fe faa3 	bl	80065f0 <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80080aa:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 80080ae:	f2c4 0402 	movt	r4, #16386	; 0x4002
  uint32_t tickstart = HAL_GetTick();
 80080b2:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80080b4:	e006      	b.n	80080c4 <HAL_FLASH_Program+0x40>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80080b6:	f7fe fa9b 	bl	80065f0 <HAL_GetTick>
 80080ba:	eba0 0c05 	sub.w	ip, r0, r5
 80080be:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
 80080c2:	d83d      	bhi.n	8008140 <HAL_FLASH_Program+0xbc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80080c4:	6923      	ldr	r3, [r4, #16]
 80080c6:	03d8      	lsls	r0, r3, #15
 80080c8:	d4f5      	bmi.n	80080b6 <HAL_FLASH_Program+0x32>
      return HAL_TIMEOUT;
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80080ca:	6925      	ldr	r5, [r4, #16]
 80080cc:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
  if (error != 0u)
 80080d0:	401d      	ands	r5, r3
 80080d2:	d14f      	bne.n	8008174 <HAL_FLASH_Program+0xf0>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80080d4:	6923      	ldr	r3, [r4, #16]
 80080d6:	07d9      	lsls	r1, r3, #31
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80080d8:	bf44      	itt	mi
 80080da:	2301      	movmi	r3, #1
 80080dc:	6123      	strmi	r3, [r4, #16]
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80080de:	2300      	movs	r3, #0
 80080e0:	f8c8 3004 	str.w	r3, [r8, #4]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80080e4:	f1b9 0f00 	cmp.w	r9, #0
 80080e8:	d033      	beq.n	8008152 <HAL_FLASH_Program+0xce>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80080ea:	f109 33ff 	add.w	r3, r9, #4294967295
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	d948      	bls.n	8008184 <HAL_FLASH_Program+0x100>
  uint32_t tickstart = HAL_GetTick();
 80080f2:	f7fe fa7d 	bl	80065f0 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80080f6:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  uint32_t tickstart = HAL_GetTick();
 80080fa:	4606      	mov	r6, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80080fc:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8008100:	e005      	b.n	800810e <HAL_FLASH_Program+0x8a>
    if ((HAL_GetTick() - tickstart) > Timeout)
 8008102:	f7fe fa75 	bl	80065f0 <HAL_GetTick>
 8008106:	1b80      	subs	r0, r0, r6
 8008108:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800810c:	d830      	bhi.n	8008170 <HAL_FLASH_Program+0xec>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800810e:	6923      	ldr	r3, [r4, #16]
 8008110:	03db      	lsls	r3, r3, #15
 8008112:	d4f6      	bmi.n	8008102 <HAL_FLASH_Program+0x7e>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8008114:	6923      	ldr	r3, [r4, #16]
 8008116:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 800811a:	4013      	ands	r3, r2
 800811c:	d15b      	bne.n	80081d6 <HAL_FLASH_Program+0x152>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800811e:	6920      	ldr	r0, [r4, #16]
 8008120:	f010 0001 	ands.w	r0, r0, #1
 8008124:	d002      	beq.n	800812c <HAL_FLASH_Program+0xa8>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008126:	2201      	movs	r2, #1
 8008128:	6122      	str	r2, [r4, #16]
 800812a:	4618      	mov	r0, r3
    if (prog_bit != 0U)
 800812c:	b14d      	cbz	r5, 8008142 <HAL_FLASH_Program+0xbe>
      CLEAR_BIT(FLASH->CR, prog_bit);
 800812e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008132:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008136:	695a      	ldr	r2, [r3, #20]
 8008138:	ea22 0205 	bic.w	r2, r2, r5
 800813c:	615a      	str	r2, [r3, #20]
 800813e:	e000      	b.n	8008142 <HAL_FLASH_Program+0xbe>
 8008140:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 8008142:	2300      	movs	r3, #0
 8008144:	f888 3000 	strb.w	r3, [r8]
}
 8008148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(&pFlash);
 800814c:	2002      	movs	r0, #2
}
 800814e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
{
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8008152:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008156:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800815a:	695a      	ldr	r2, [r3, #20]
 800815c:	f042 0201 	orr.w	r2, r2, #1
 8008160:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8008162:	6037      	str	r7, [r6, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8008164:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8008168:	2501      	movs	r5, #1
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800816a:	f8c6 a004 	str.w	sl, [r6, #4]
      prog_bit = FLASH_CR_PG;
 800816e:	e7c0      	b.n	80080f2 <HAL_FLASH_Program+0x6e>
      return HAL_TIMEOUT;
 8008170:	2003      	movs	r0, #3
 8008172:	e7db      	b.n	800812c <HAL_FLASH_Program+0xa8>
    pFlash.ErrorCode |= error;
 8008174:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008178:	432b      	orrs	r3, r5
 800817a:	f8c8 3004 	str.w	r3, [r8, #4]
    return HAL_ERROR;
 800817e:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8008180:	6125      	str	r5, [r4, #16]
  if (status == HAL_OK)
 8008182:	e7de      	b.n	8008142 <HAL_FLASH_Program+0xbe>

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8008184:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008188:	f2c4 0202 	movt	r2, #16386	; 0x4002
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800818c:	463b      	mov	r3, r7
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800818e:	6951      	ldr	r1, [r2, #20]
 8008190:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8008194:	6151      	str	r1, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008196:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800819a:	b672      	cpsid	i
 800819c:	ea46 0207 	orr.w	r2, r6, r7
 80081a0:	0752      	lsls	r2, r2, #29
 80081a2:	d120      	bne.n	80081e6 <HAL_FLASH_Program+0x162>
 80081a4:	1d3a      	adds	r2, r7, #4
 80081a6:	42b2      	cmp	r2, r6
 80081a8:	d01d      	beq.n	80081e6 <HAL_FLASH_Program+0x162>
 80081aa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80081ae:	1af6      	subs	r6, r6, r3
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 80081b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80081b4:	18f2      	adds	r2, r6, r3
 80081b6:	3308      	adds	r3, #8
 80081b8:	42bb      	cmp	r3, r7
 80081ba:	e9c2 0100 	strd	r0, r1, [r2]
    dest_addr++;
    src_addr++;
    row_index--;
  }
  while (row_index != 0U);
 80081be:	d1f7      	bne.n	80081b0 <HAL_FLASH_Program+0x12c>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081c0:	f384 8810 	msr	PRIMASK, r4
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80081c4:	f1a9 0902 	sub.w	r9, r9, #2
 80081c8:	fab9 f989 	clz	r9, r9
 80081cc:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80081d0:	ea4f 4589 	mov.w	r5, r9, lsl #18
 80081d4:	e78d      	b.n	80080f2 <HAL_FLASH_Program+0x6e>
    pFlash.ErrorCode |= error;
 80081d6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80081da:	431a      	orrs	r2, r3
 80081dc:	f8c8 2004 	str.w	r2, [r8, #4]
    return HAL_ERROR;
 80081e0:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 80081e2:	6123      	str	r3, [r4, #16]
    return HAL_ERROR;
 80081e4:	e7a2      	b.n	800812c <HAL_FLASH_Program+0xa8>
 80081e6:	1bf6      	subs	r6, r6, r7
 80081e8:	f507 7780 	add.w	r7, r7, #256	; 0x100
    *dest_addr = *src_addr;
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	519a      	str	r2, [r3, r6]
    src_addr++;
 80081f0:	3304      	adds	r3, #4
  while (row_index != 0U);
 80081f2:	429f      	cmp	r7, r3
 80081f4:	d1fa      	bne.n	80081ec <HAL_FLASH_Program+0x168>
 80081f6:	e7e3      	b.n	80081c0 <HAL_FLASH_Program+0x13c>

080081f8 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80081f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80081fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008200:	695a      	ldr	r2, [r3, #20]
 8008202:	2a00      	cmp	r2, #0
 8008204:	db01      	blt.n	800820a <HAL_FLASH_Unlock+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8008206:	2000      	movs	r0, #0
}
 8008208:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800820a:	f240 1123 	movw	r1, #291	; 0x123
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800820e:	f648 12ab 	movw	r2, #35243	; 0x89ab
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008212:	f2c4 5167 	movt	r1, #17767	; 0x4567
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008216:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800821a:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800821c:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800821e:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8008220:	0fc0      	lsrs	r0, r0, #31
 8008222:	4770      	bx	lr

08008224 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008224:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008228:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800822c:	695a      	ldr	r2, [r3, #20]
 800822e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8008232:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008234:	6958      	ldr	r0, [r3, #20]
}
 8008236:	43c0      	mvns	r0, r0
 8008238:	0fc0      	lsrs	r0, r0, #31
 800823a:	4770      	bx	lr

0800823c <FLASH_WaitForLastOperation>:
{
 800823c:	b570      	push	{r4, r5, r6, lr}
 800823e:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 8008240:	f7fe f9d6 	bl	80065f0 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008244:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  uint32_t tickstart = HAL_GetTick();
 8008248:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800824a:	f2c4 0402 	movt	r4, #16386	; 0x4002
 800824e:	e004      	b.n	800825a <FLASH_WaitForLastOperation+0x1e>
    if ((HAL_GetTick() - tickstart) > Timeout)
 8008250:	f7fe f9ce 	bl	80065f0 <HAL_GetTick>
 8008254:	1b43      	subs	r3, r0, r5
 8008256:	42b3      	cmp	r3, r6
 8008258:	d80f      	bhi.n	800827a <FLASH_WaitForLastOperation+0x3e>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800825a:	6923      	ldr	r3, [r4, #16]
 800825c:	03db      	lsls	r3, r3, #15
 800825e:	d4f7      	bmi.n	8008250 <FLASH_WaitForLastOperation+0x14>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8008260:	6923      	ldr	r3, [r4, #16]
 8008262:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 8008266:	4013      	ands	r3, r2
 8008268:	d109      	bne.n	800827e <FLASH_WaitForLastOperation+0x42>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800826a:	6920      	ldr	r0, [r4, #16]
 800826c:	f010 0001 	ands.w	r0, r0, #1
 8008270:	d002      	beq.n	8008278 <FLASH_WaitForLastOperation+0x3c>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008272:	2201      	movs	r2, #1
 8008274:	6122      	str	r2, [r4, #16]
 8008276:	4618      	mov	r0, r3
}
 8008278:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 800827a:	2003      	movs	r0, #3
}
 800827c:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 800827e:	f240 5284 	movw	r2, #1412	; 0x584
 8008282:	f2c2 0200 	movt	r2, #8192	; 0x2000
    return HAL_ERROR;
 8008286:	2001      	movs	r0, #1
    pFlash.ErrorCode |= error;
 8008288:	6851      	ldr	r1, [r2, #4]
 800828a:	4319      	orrs	r1, r3
 800828c:	6051      	str	r1, [r2, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 800828e:	6123      	str	r3, [r4, #16]
}
 8008290:	bd70      	pop	{r4, r5, r6, pc}
 8008292:	bf00      	nop

08008294 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008298:	f240 5884 	movw	r8, #1412	; 0x584
 800829c:	f2c2 0800 	movt	r8, #8192	; 0x2000
 80082a0:	f898 3000 	ldrb.w	r3, [r8]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	f000 808b 	beq.w	80083c0 <HAL_FLASHEx_Erase+0x12c>
 80082aa:	4681      	mov	r9, r0
 80082ac:	2401      	movs	r4, #1

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80082ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80082b2:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 80082b4:	f888 4000 	strb.w	r4, [r8]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80082b8:	f7ff ffc0 	bl	800823c <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 80082bc:	4606      	mov	r6, r0
 80082be:	b128      	cbz	r0, 80082cc <HAL_FLASHEx_Erase+0x38>
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80082c0:	2300      	movs	r3, #0
 80082c2:	f888 3000 	strb.w	r3, [r8]

  return status;
}
 80082c6:	4630      	mov	r0, r6
 80082c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80082cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80082d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80082d4:	f8c8 0004 	str.w	r0, [r8, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	f412 7f00 	tst.w	r2, #512	; 0x200
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80082de:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80082e0:	d172      	bne.n	80083c8 <HAL_FLASHEx_Erase+0x134>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80082e2:	0552      	lsls	r2, r2, #21
 80082e4:	f140 809b 	bpl.w	800841e <HAL_FLASHEx_Erase+0x18a>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082ee:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80082f0:	2302      	movs	r3, #2
 80082f2:	f888 301c 	strb.w	r3, [r8, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80082f6:	f8d9 3000 	ldr.w	r3, [r9]
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d06e      	beq.n	80083dc <HAL_FLASHEx_Erase+0x148>
      *PageError = 0xFFFFFFFFU;
 80082fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008302:	603b      	str	r3, [r7, #0]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008304:	e9d9 5302 	ldrd	r5, r3, [r9, #8]
 8008308:	442b      	add	r3, r5
 800830a:	429d      	cmp	r5, r3
 800830c:	d226      	bcs.n	800835c <HAL_FLASHEx_Erase+0xc8>
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800830e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8008312:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8008316:	e005      	b.n	8008324 <HAL_FLASHEx_Erase+0x90>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008318:	e9d9 3202 	ldrd	r3, r2, [r9, #8]
 800831c:	3501      	adds	r5, #1
 800831e:	4413      	add	r3, r2
 8008320:	42ab      	cmp	r3, r5
 8008322:	d91b      	bls.n	800835c <HAL_FLASHEx_Erase+0xc8>
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8008324:	6962      	ldr	r2, [r4, #20]
 8008326:	00eb      	lsls	r3, r5, #3
 8008328:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 800832c:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8008330:	4313      	orrs	r3, r2
 8008332:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8008334:	6963      	ldr	r3, [r4, #20]
 8008336:	f043 0302 	orr.w	r3, r3, #2
 800833a:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800833c:	6963      	ldr	r3, [r4, #20]
 800833e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008342:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008344:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008348:	f7ff ff78 	bl	800823c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800834c:	6963      	ldr	r3, [r4, #20]
 800834e:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8008352:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 8008354:	2800      	cmp	r0, #0
 8008356:	d0df      	beq.n	8008318 <HAL_FLASHEx_Erase+0x84>
          *PageError = page_index;
 8008358:	603d      	str	r5, [r7, #0]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800835a:	4606      	mov	r6, r0
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800835c:	f898 301c 	ldrb.w	r3, [r8, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8008360:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8008364:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8008366:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8008368:	d113      	bne.n	8008392 <HAL_FLASHEx_Erase+0xfe>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800836a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800836e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008372:	6811      	ldr	r1, [r2, #0]
 8008374:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8008378:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800837a:	6811      	ldr	r1, [r2, #0]
 800837c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008380:	6011      	str	r1, [r2, #0]
 8008382:	6811      	ldr	r1, [r2, #0]
 8008384:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8008388:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800838a:	6811      	ldr	r1, [r2, #0]
 800838c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8008390:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8008392:	3b02      	subs	r3, #2
 8008394:	2b01      	cmp	r3, #1
 8008396:	d80f      	bhi.n	80083b8 <HAL_FLASHEx_Erase+0x124>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8008398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800839c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80083a6:	601a      	str	r2, [r3, #0]
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80083ae:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80083b6:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80083b8:	2300      	movs	r3, #0
 80083ba:	f888 301c 	strb.w	r3, [r8, #28]
}
 80083be:	e77f      	b.n	80082c0 <HAL_FLASHEx_Erase+0x2c>
  __HAL_LOCK(&pFlash);
 80083c0:	2602      	movs	r6, #2
}
 80083c2:	4630      	mov	r0, r6
 80083c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80083c8:	0551      	lsls	r1, r2, #21
 80083ca:	d525      	bpl.n	8008418 <HAL_FLASHEx_Erase+0x184>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083d2:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80083d4:	2303      	movs	r3, #3
 80083d6:	f888 301c 	strb.w	r3, [r8, #28]
 80083da:	e78c      	b.n	80082f6 <HAL_FLASHEx_Erase+0x62>
    if ((Banks & FLASH_BANK_1) != 0U)
 80083dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80083e0:	07db      	lsls	r3, r3, #31
 80083e2:	d507      	bpl.n	80083f4 <HAL_FLASHEx_Erase+0x160>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80083e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80083e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80083ec:	695a      	ldr	r2, [r3, #20]
 80083ee:	f042 0204 	orr.w	r2, r2, #4
 80083f2:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80083f4:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 80083f8:	f2c4 0402 	movt	r4, #16386	; 0x4002
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80083fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008400:	6963      	ldr	r3, [r4, #20]
 8008402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008406:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008408:	f7ff ff18 	bl	800823c <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 800840c:	6963      	ldr	r3, [r4, #20]
 800840e:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008412:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8008414:	6163      	str	r3, [r4, #20]
 8008416:	e7a1      	b.n	800835c <HAL_FLASHEx_Erase+0xc8>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8008418:	f888 401c 	strb.w	r4, [r8, #28]
 800841c:	e76b      	b.n	80082f6 <HAL_FLASHEx_Erase+0x62>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800841e:	f888 001c 	strb.w	r0, [r8, #28]
 8008422:	e768      	b.n	80082f6 <HAL_FLASHEx_Erase+0x62>

08008424 <HAL_FMAC_Init>:
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8008424:	2800      	cmp	r0, #0
 8008426:	d047      	beq.n	80084b8 <HAL_FMAC_Init+0x94>
{
 8008428:	b538      	push	{r3, r4, r5, lr}
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 800842a:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
 800842e:	4604      	mov	r4, r0
 8008430:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008434:	2b00      	cmp	r3, #0
 8008436:	d03a      	beq.n	80084ae <HAL_FMAC_Init+0x8a>
    HAL_FMAC_MspInit(hfmac);
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8008438:	2300      	movs	r3, #0
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
  hfmac->pInput = NULL;
  hfmac->pInputSize = NULL;
  hfmac->InputCurrentSize = 0U;
  hfmac->WrState = HAL_FMAC_STATE_READY;
 800843a:	2220      	movs	r2, #32
 800843c:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
  hfmac->FilterParam = 0U;
 8008440:	6063      	str	r3, [r4, #4]
  hfmac->pInput = NULL;
 8008442:	60e3      	str	r3, [r4, #12]
  hfmac->pInputSize = NULL;
 8008444:	6163      	str	r3, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 8008446:	8223      	strh	r3, [r4, #16]
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
  hfmac->pOutput = NULL;
 8008448:	61a3      	str	r3, [r4, #24]
  hfmac->pOutputSize = NULL;
 800844a:	6223      	str	r3, [r4, #32]
  hfmac->OutputCurrentSize = 0U;
 800844c:	83a3      	strh	r3, [r4, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 800844e:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
  tickstart = HAL_GetTick();
 8008452:	f7fe f8cd 	bl	80065f0 <HAL_GetTick>
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8008456:	6823      	ldr	r3, [r4, #0]
 8008458:	691a      	ldr	r2, [r3, #16]
 800845a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  tickstart = HAL_GetTick();
 800845e:	4605      	mov	r5, r0
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8008460:	611a      	str	r2, [r3, #16]
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8008462:	e006      	b.n	8008472 <HAL_FMAC_Init+0x4e>
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8008464:	f7fe f8c4 	bl	80065f0 <HAL_GetTick>
 8008468:	1b43      	subs	r3, r0, r5
 800846a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800846e:	d80e      	bhi.n	800848e <HAL_FMAC_Init+0x6a>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8008470:	6823      	ldr	r3, [r4, #0]
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8008478:	d1f4      	bne.n	8008464 <HAL_FMAC_Init+0x40>
  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800847a:	6363      	str	r3, [r4, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 800847c:	2220      	movs	r2, #32
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800847e:	6363      	str	r3, [r4, #52]	; 0x34
    status = HAL_OK;
 8008480:	4618      	mov	r0, r3
  __HAL_UNLOCK(hfmac);
 8008482:	2300      	movs	r3, #0
    hfmac->State = HAL_FMAC_STATE_READY;
 8008484:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
  __HAL_UNLOCK(hfmac);
 8008488:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
 800848c:	bd38      	pop	{r3, r4, r5, pc}
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800848e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008490:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008494:	6363      	str	r3, [r4, #52]	; 0x34
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8008496:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008498:	f043 0310 	orr.w	r3, r3, #16
 800849c:	6363      	str	r3, [r4, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 800849e:	22a0      	movs	r2, #160	; 0xa0
  __HAL_UNLOCK(hfmac);
 80084a0:	2300      	movs	r3, #0
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80084a2:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
  __HAL_UNLOCK(hfmac);
 80084a6:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    status = HAL_ERROR;
 80084aa:	2001      	movs	r0, #1
}
 80084ac:	bd38      	pop	{r3, r4, r5, pc}
    hfmac->Lock = HAL_UNLOCKED;
 80084ae:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
    HAL_FMAC_MspInit(hfmac);
 80084b2:	f7fd faad 	bl	8005a10 <HAL_FMAC_MspInit>
 80084b6:	e7bf      	b.n	8008438 <HAL_FMAC_Init+0x14>
    return HAL_ERROR;
 80084b8:	2001      	movs	r0, #1
}
 80084ba:	4770      	bx	lr

080084bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80084bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80084c0:	680c      	ldr	r4, [r1, #0]
{
 80084c2:	b08b      	sub	sp, #44	; 0x2c
  while (((GPIO_Init->Pin) >> position) != 0U)
 80084c4:	2c00      	cmp	r4, #0
 80084c6:	f000 80a2 	beq.w	800860e <HAL_GPIO_Init+0x152>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80084ce:	f6c4 0200 	movt	r2, #18432	; 0x4800
 80084d2:	9203      	str	r2, [sp, #12]
 80084d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084d8:	f6c4 0200 	movt	r2, #18432	; 0x4800
 80084dc:	9204      	str	r2, [sp, #16]
 80084de:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80084e2:	f6c4 0200 	movt	r2, #18432	; 0x4800
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084e6:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80084ea:	f44f 6680 	mov.w	r6, #1024	; 0x400
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084ee:	9205      	str	r2, [sp, #20]
 80084f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80084f4:	f6c4 0200 	movt	r2, #18432	; 0x4800
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084f8:	f2c4 0b02 	movt	fp, #16386	; 0x4002
        temp = EXTI->RTSR1;
 80084fc:	f2c4 0601 	movt	r6, #16385	; 0x4001
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008500:	9206      	str	r2, [sp, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008502:	e9cd 6b01 	strd	r6, fp, [sp, #4]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008506:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  while (((GPIO_Init->Pin) >> position) != 0U)
 800850a:	f04f 0c00 	mov.w	ip, #0
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800850e:	f6c4 0200 	movt	r2, #18432	; 0x4800
  uint32_t position = 0x00U;
 8008512:	4663      	mov	r3, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008514:	9207      	str	r2, [sp, #28]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008516:	2201      	movs	r2, #1
 8008518:	fa02 f803 	lsl.w	r8, r2, r3
    if (iocurrent != 0x00u)
 800851c:	ea18 0e04 	ands.w	lr, r8, r4
 8008520:	d06f      	beq.n	8008602 <HAL_GPIO_Init+0x146>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008522:	684f      	ldr	r7, [r1, #4]
 8008524:	f007 0203 	and.w	r2, r7, #3
 8008528:	1e55      	subs	r5, r2, #1
 800852a:	2d01      	cmp	r5, #1
 800852c:	d972      	bls.n	8008614 <HAL_GPIO_Init+0x158>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800852e:	2a03      	cmp	r2, #3
 8008530:	f040 80b2 	bne.w	8008698 <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008534:	fa02 f20c 	lsl.w	r2, r2, ip
 8008538:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 800853a:	f8d0 8000 	ldr.w	r8, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800853e:	ea08 0505 	and.w	r5, r8, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008542:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008544:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      GPIOx->MODER = temp;
 8008548:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800854a:	d05a      	beq.n	8008602 <HAL_GPIO_Init+0x146>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800854c:	9d02      	ldr	r5, [sp, #8]
 800854e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8008550:	f042 0201 	orr.w	r2, r2, #1
 8008554:	662a      	str	r2, [r5, #96]	; 0x60
 8008556:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8008558:	f002 0201 	and.w	r2, r2, #1
 800855c:	9209      	str	r2, [sp, #36]	; 0x24
 800855e:	9a09      	ldr	r2, [sp, #36]	; 0x24
        temp = SYSCFG->EXTICR[position >> 2U];
 8008560:	f023 0203 	bic.w	r2, r3, #3
 8008564:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8008568:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800856c:	f003 0803 	and.w	r8, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8008570:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008572:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8008576:	260f      	movs	r6, #15
 8008578:	fa06 f908 	lsl.w	r9, r6, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800857c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008580:	ea25 0509 	bic.w	r5, r5, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008584:	d01a      	beq.n	80085bc <HAL_GPIO_Init+0x100>
 8008586:	9e03      	ldr	r6, [sp, #12]
 8008588:	42b0      	cmp	r0, r6
 800858a:	f000 8091 	beq.w	80086b0 <HAL_GPIO_Init+0x1f4>
 800858e:	9e04      	ldr	r6, [sp, #16]
 8008590:	42b0      	cmp	r0, r6
 8008592:	f000 8093 	beq.w	80086bc <HAL_GPIO_Init+0x200>
 8008596:	9e05      	ldr	r6, [sp, #20]
 8008598:	42b0      	cmp	r0, r6
 800859a:	f000 8082 	beq.w	80086a2 <HAL_GPIO_Init+0x1e6>
 800859e:	9e06      	ldr	r6, [sp, #24]
 80085a0:	42b0      	cmp	r0, r6
 80085a2:	f000 8092 	beq.w	80086ca <HAL_GPIO_Init+0x20e>
 80085a6:	9e07      	ldr	r6, [sp, #28]
 80085a8:	42b0      	cmp	r0, r6
 80085aa:	bf0c      	ite	eq
 80085ac:	f04f 0905 	moveq.w	r9, #5
 80085b0:	f04f 0906 	movne.w	r9, #6
 80085b4:	fa09 f908 	lsl.w	r9, r9, r8
 80085b8:	ea45 0509 	orr.w	r5, r5, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 80085bc:	6095      	str	r5, [r2, #8]
        temp = EXTI->RTSR1;
 80085be:	9a01      	ldr	r2, [sp, #4]
 80085c0:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80085c2:	02fe      	lsls	r6, r7, #11
        temp &= ~(iocurrent);
 80085c4:	ea6f 050e 	mvn.w	r5, lr
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80085c8:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(iocurrent);
 80085ca:	bf54      	ite	pl
 80085cc:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80085ce:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 80085d2:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 80085d4:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80085d6:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
        temp &= ~(iocurrent);
 80085da:	bf0c      	ite	eq
 80085dc:	402a      	andeq	r2, r5
        {
          temp |= iocurrent;
 80085de:	ea4e 0202 	orrne.w	r2, lr, r2
        }
        EXTI->FTSR1 = temp;
 80085e2:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 80085e4:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80085e6:	f417 3f00 	tst.w	r7, #131072	; 0x20000
        temp &= ~(iocurrent);
 80085ea:	bf0c      	ite	eq
 80085ec:	402a      	andeq	r2, r5
        {
          temp |= iocurrent;
 80085ee:	ea4e 0202 	orrne.w	r2, lr, r2
        }
        EXTI->EMR1 = temp;
 80085f2:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80085f4:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80085f6:	03ff      	lsls	r7, r7, #15
        temp &= ~(iocurrent);
 80085f8:	bf54      	ite	pl
 80085fa:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80085fc:	ea4e 0202 	orrmi.w	r2, lr, r2
        }
        EXTI->IMR1 = temp;
 8008600:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 8008602:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008604:	fa34 f203 	lsrs.w	r2, r4, r3
 8008608:	f10c 0c02 	add.w	ip, ip, #2
 800860c:	d183      	bne.n	8008516 <HAL_GPIO_Init+0x5a>
  }
}
 800860e:	b00b      	add	sp, #44	; 0x2c
 8008610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008614:	68cd      	ldr	r5, [r1, #12]
        temp = GPIOx->OSPEEDR;
 8008616:	f8d0 a008 	ldr.w	sl, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800861a:	fa05 fb0c 	lsl.w	fp, r5, ip
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800861e:	2503      	movs	r5, #3
 8008620:	fa05 f90c 	lsl.w	r9, r5, ip
 8008624:	ea2a 0a09 	bic.w	sl, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008628:	ea4b 050a 	orr.w	r5, fp, sl
        GPIOx->OSPEEDR = temp;
 800862c:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800862e:	ea6f 0509 	mvn.w	r5, r9
        temp = GPIOx->OTYPER;
 8008632:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008636:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800863a:	f3c7 1800 	ubfx	r8, r7, #4, #1
 800863e:	fa08 f803 	lsl.w	r8, r8, r3
 8008642:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OTYPER = temp;
 8008646:	f8c0 8004 	str.w	r8, [r0, #4]
        temp = GPIOx->PUPDR;
 800864a:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800864e:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008650:	ea08 0805 	and.w	r8, r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008654:	fa06 f90c 	lsl.w	r9, r6, ip
 8008658:	ea49 0908 	orr.w	r9, r9, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800865c:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 800865e:	f8c0 900c 	str.w	r9, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008662:	fa02 f20c 	lsl.w	r2, r2, ip
 8008666:	f47f af68 	bne.w	800853a <HAL_GPIO_Init+0x7e>
        temp = GPIOx->AFR[position >> 3U];
 800866a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800866e:	690e      	ldr	r6, [r1, #16]
 8008670:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008674:	f003 0807 	and.w	r8, r3, #7
 8008678:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800867c:	fa06 fb08 	lsl.w	fp, r6, r8
        temp = GPIOx->AFR[position >> 3U];
 8008680:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008684:	260f      	movs	r6, #15
 8008686:	fa06 f808 	lsl.w	r8, r6, r8
 800868a:	ea2a 0a08 	bic.w	sl, sl, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800868e:	ea4b 0b0a 	orr.w	fp, fp, sl
        GPIOx->AFR[position >> 3U] = temp;
 8008692:	f8c9 b020 	str.w	fp, [r9, #32]
 8008696:	e750      	b.n	800853a <HAL_GPIO_Init+0x7e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008698:	2503      	movs	r5, #3
 800869a:	fa05 f50c 	lsl.w	r5, r5, ip
 800869e:	43ed      	mvns	r5, r5
 80086a0:	e7d3      	b.n	800864a <HAL_GPIO_Init+0x18e>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80086a2:	f04f 0903 	mov.w	r9, #3
 80086a6:	fa09 f908 	lsl.w	r9, r9, r8
 80086aa:	ea45 0509 	orr.w	r5, r5, r9
 80086ae:	e785      	b.n	80085bc <HAL_GPIO_Init+0x100>
 80086b0:	2601      	movs	r6, #1
 80086b2:	fa06 f808 	lsl.w	r8, r6, r8
 80086b6:	ea45 0508 	orr.w	r5, r5, r8
 80086ba:	e77f      	b.n	80085bc <HAL_GPIO_Init+0x100>
 80086bc:	f04f 0902 	mov.w	r9, #2
 80086c0:	fa09 f908 	lsl.w	r9, r9, r8
 80086c4:	ea45 0509 	orr.w	r5, r5, r9
 80086c8:	e778      	b.n	80085bc <HAL_GPIO_Init+0x100>
 80086ca:	f04f 0904 	mov.w	r9, #4
 80086ce:	fa09 f908 	lsl.w	r9, r9, r8
 80086d2:	ea45 0509 	orr.w	r5, r5, r9
 80086d6:	e771      	b.n	80085bc <HAL_GPIO_Init+0x100>

080086d8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80086d8:	b10a      	cbz	r2, 80086de <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80086da:	6181      	str	r1, [r0, #24]
 80086dc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80086de:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop

080086e4 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086e4:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80086e8:	f2c4 0200 	movt	r2, #16384	; 0x4000
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80086ec:	b960      	cbnz	r0, 8008708 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086ee:	6813      	ldr	r3, [r2, #0]
 80086f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80086f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086f8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086fc:	d01d      	beq.n	800873a <HAL_PWREx_ControlVoltageScaling+0x56>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008702:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008706:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008708:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800870c:	d007      	beq.n	800871e <HAL_PWREx_ControlVoltageScaling+0x3a>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800870e:	6813      	ldr	r3, [r2, #0]
 8008710:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008714:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008718:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800871a:	6013      	str	r3, [r2, #0]
}
 800871c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800871e:	6813      	ldr	r3, [r2, #0]
 8008720:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008724:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008728:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800872c:	d034      	beq.n	8008798 <HAL_PWREx_ControlVoltageScaling+0xb4>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800872e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8008732:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008734:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008738:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800873a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800873e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008742:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008744:	f240 5178 	movw	r1, #1400	; 0x578
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008748:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800874c:	f2c2 0100 	movt	r1, #8192	; 0x2000
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008750:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008754:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008756:	680b      	ldr	r3, [r1, #0]
 8008758:	2032      	movs	r0, #50	; 0x32
 800875a:	f64d 6183 	movw	r1, #56963	; 0xde83
 800875e:	fb00 f303 	mul.w	r3, r0, r3
 8008762:	f2c4 311b 	movt	r1, #17179	; 0x431b
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008766:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008768:	fba1 1303 	umull	r1, r3, r1, r3
 800876c:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800876e:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008770:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008774:	d506      	bpl.n	8008784 <HAL_PWREx_ControlVoltageScaling+0xa0>
 8008776:	e000      	b.n	800877a <HAL_PWREx_ControlVoltageScaling+0x96>
 8008778:	b123      	cbz	r3, 8008784 <HAL_PWREx_ControlVoltageScaling+0xa0>
 800877a:	6951      	ldr	r1, [r2, #20]
 800877c:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800877e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008782:	d4f9      	bmi.n	8008778 <HAL_PWREx_ControlVoltageScaling+0x94>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008784:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8008788:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800878c:	695b      	ldr	r3, [r3, #20]
 800878e:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8008790:	bf54      	ite	pl
 8008792:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8008794:	2003      	movmi	r0, #3
 8008796:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800879c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80087a0:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087a2:	f240 5178 	movw	r1, #1400	; 0x578
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80087a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80087ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80087b2:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087b4:	680b      	ldr	r3, [r1, #0]
 80087b6:	2032      	movs	r0, #50	; 0x32
 80087b8:	f64d 6183 	movw	r1, #56963	; 0xde83
 80087bc:	fb00 f303 	mul.w	r3, r0, r3
 80087c0:	f2c4 311b 	movt	r1, #17179	; 0x431b
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087c4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087c6:	fba1 1303 	umull	r1, r3, r1, r3
 80087ca:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087cc:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087ce:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087d2:	d5d7      	bpl.n	8008784 <HAL_PWREx_ControlVoltageScaling+0xa0>
 80087d4:	e001      	b.n	80087da <HAL_PWREx_ControlVoltageScaling+0xf6>
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0d4      	beq.n	8008784 <HAL_PWREx_ControlVoltageScaling+0xa0>
 80087da:	6951      	ldr	r1, [r2, #20]
 80087dc:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80087de:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087e2:	d5cf      	bpl.n	8008784 <HAL_PWREx_ControlVoltageScaling+0xa0>
 80087e4:	e7f7      	b.n	80087d6 <HAL_PWREx_ControlVoltageScaling+0xf2>
 80087e6:	bf00      	nop

080087e8 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80087e8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80087ec:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80087f0:	689a      	ldr	r2, [r3, #8]
 80087f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80087f6:	609a      	str	r2, [r3, #8]
}
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop

080087fc <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087fc:	2800      	cmp	r0, #0
 80087fe:	f000 81f5 	beq.w	8008bec <HAL_RCC_OscConfig+0x3f0>
{
 8008802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008806:	6803      	ldr	r3, [r0, #0]
 8008808:	07d9      	lsls	r1, r3, #31
{
 800880a:	b082      	sub	sp, #8
 800880c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800880e:	d533      	bpl.n	8008878 <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008810:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008814:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8008818:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800881a:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800881c:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008820:	2a0c      	cmp	r2, #12
 8008822:	f000 8128 	beq.w	8008a76 <HAL_RCC_OscConfig+0x27a>
 8008826:	2a08      	cmp	r2, #8
 8008828:	f000 812a 	beq.w	8008a80 <HAL_RCC_OscConfig+0x284>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800882c:	6863      	ldr	r3, [r4, #4]
 800882e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008832:	f000 815d 	beq.w	8008af0 <HAL_RCC_OscConfig+0x2f4>
 8008836:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800883a:	f000 81ca 	beq.w	8008bd2 <HAL_RCC_OscConfig+0x3d6>
 800883e:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8008842:	f2c4 0502 	movt	r5, #16386	; 0x4002
 8008846:	682a      	ldr	r2, [r5, #0]
 8008848:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800884c:	602a      	str	r2, [r5, #0]
 800884e:	682a      	ldr	r2, [r5, #0]
 8008850:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008854:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008856:	2b00      	cmp	r3, #0
 8008858:	f040 8152 	bne.w	8008b00 <HAL_RCC_OscConfig+0x304>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800885c:	f7fd fec8 	bl	80065f0 <HAL_GetTick>
 8008860:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008862:	e005      	b.n	8008870 <HAL_RCC_OscConfig+0x74>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008864:	f7fd fec4 	bl	80065f0 <HAL_GetTick>
 8008868:	1b80      	subs	r0, r0, r6
 800886a:	2864      	cmp	r0, #100	; 0x64
 800886c:	f200 8168 	bhi.w	8008b40 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008870:	682b      	ldr	r3, [r5, #0]
 8008872:	039f      	lsls	r7, r3, #14
 8008874:	d4f6      	bmi.n	8008864 <HAL_RCC_OscConfig+0x68>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	079e      	lsls	r6, r3, #30
 800887a:	d52e      	bpl.n	80088da <HAL_RCC_OscConfig+0xde>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800887c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008880:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008884:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008886:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008888:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800888c:	2b0c      	cmp	r3, #12
 800888e:	f000 8107 	beq.w	8008aa0 <HAL_RCC_OscConfig+0x2a4>
 8008892:	2b04      	cmp	r3, #4
 8008894:	f000 8109 	beq.w	8008aaa <HAL_RCC_OscConfig+0x2ae>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008898:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800889a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800889e:	f2c4 0502 	movt	r5, #16386	; 0x4002
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f000 813d 	beq.w	8008b22 <HAL_RCC_OscConfig+0x326>
        __HAL_RCC_HSI_ENABLE();
 80088a8:	682b      	ldr	r3, [r5, #0]
 80088aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088ae:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088b0:	f7fd fe9e 	bl	80065f0 <HAL_GetTick>
 80088b4:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088b6:	e005      	b.n	80088c4 <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088b8:	f7fd fe9a 	bl	80065f0 <HAL_GetTick>
 80088bc:	1b80      	subs	r0, r0, r6
 80088be:	2802      	cmp	r0, #2
 80088c0:	f200 813e 	bhi.w	8008b40 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088c4:	682b      	ldr	r3, [r5, #0]
 80088c6:	0558      	lsls	r0, r3, #21
 80088c8:	d5f6      	bpl.n	80088b8 <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088ca:	686b      	ldr	r3, [r5, #4]
 80088cc:	6922      	ldr	r2, [r4, #16]
 80088ce:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80088d2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80088d6:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80088d8:	6823      	ldr	r3, [r4, #0]
 80088da:	071a      	lsls	r2, r3, #28
 80088dc:	d51c      	bpl.n	8008918 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80088de:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088e0:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80088e4:	f2c4 0502 	movt	r5, #16386	; 0x4002
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f000 80b0 	beq.w	8008a4e <HAL_RCC_OscConfig+0x252>
      __HAL_RCC_LSI_ENABLE();
 80088ee:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80088f2:	f043 0301 	orr.w	r3, r3, #1
 80088f6:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088fa:	f7fd fe79 	bl	80065f0 <HAL_GetTick>
 80088fe:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008900:	e005      	b.n	800890e <HAL_RCC_OscConfig+0x112>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008902:	f7fd fe75 	bl	80065f0 <HAL_GetTick>
 8008906:	1b80      	subs	r0, r0, r6
 8008908:	2802      	cmp	r0, #2
 800890a:	f200 8119 	bhi.w	8008b40 <HAL_RCC_OscConfig+0x344>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800890e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008912:	079f      	lsls	r7, r3, #30
 8008914:	d5f5      	bpl.n	8008902 <HAL_RCC_OscConfig+0x106>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008916:	6823      	ldr	r3, [r4, #0]
 8008918:	0759      	lsls	r1, r3, #29
 800891a:	d54d      	bpl.n	80089b8 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800891c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008920:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008924:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008926:	00d2      	lsls	r2, r2, #3
 8008928:	f100 810e 	bmi.w	8008b48 <HAL_RCC_OscConfig+0x34c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800892c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800892e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008932:	659a      	str	r2, [r3, #88]	; 0x58
 8008934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800893a:	9301      	str	r3, [sp, #4]
 800893c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800893e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008940:	f44f 46e0 	mov.w	r6, #28672	; 0x7000
 8008944:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8008948:	6833      	ldr	r3, [r6, #0]
 800894a:	05df      	lsls	r7, r3, #23
 800894c:	f140 8130 	bpl.w	8008bb0 <HAL_RCC_OscConfig+0x3b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008950:	68a3      	ldr	r3, [r4, #8]
 8008952:	2b01      	cmp	r3, #1
 8008954:	f000 80fa 	beq.w	8008b4c <HAL_RCC_OscConfig+0x350>
 8008958:	2b05      	cmp	r3, #5
 800895a:	f000 818c 	beq.w	8008c76 <HAL_RCC_OscConfig+0x47a>
 800895e:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8008962:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8008966:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800896a:	f022 0201 	bic.w	r2, r2, #1
 800896e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8008972:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8008976:	f022 0204 	bic.w	r2, r2, #4
 800897a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800897e:	2b00      	cmp	r3, #0
 8008980:	f040 80ee 	bne.w	8008b60 <HAL_RCC_OscConfig+0x364>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008984:	f7fd fe34 	bl	80065f0 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008988:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800898c:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800898e:	e005      	b.n	800899c <HAL_RCC_OscConfig+0x1a0>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008990:	f7fd fe2e 	bl	80065f0 <HAL_GetTick>
 8008994:	1bc0      	subs	r0, r0, r7
 8008996:	4540      	cmp	r0, r8
 8008998:	f200 80d2 	bhi.w	8008b40 <HAL_RCC_OscConfig+0x344>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800899c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80089a0:	079a      	lsls	r2, r3, #30
 80089a2:	d4f5      	bmi.n	8008990 <HAL_RCC_OscConfig+0x194>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80089a4:	b13d      	cbz	r5, 80089b6 <HAL_RCC_OscConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80089a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80089aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80089ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80089b0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80089b4:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80089b6:	6823      	ldr	r3, [r4, #0]
 80089b8:	069b      	lsls	r3, r3, #26
 80089ba:	d51b      	bpl.n	80089f4 <HAL_RCC_OscConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80089bc:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80089be:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80089c2:	f2c4 0502 	movt	r5, #16386	; 0x4002
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f000 80de 	beq.w	8008b88 <HAL_RCC_OscConfig+0x38c>
      __HAL_RCC_HSI48_ENABLE();
 80089cc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80089d0:	f043 0301 	orr.w	r3, r3, #1
 80089d4:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089d8:	f7fd fe0a 	bl	80065f0 <HAL_GetTick>
 80089dc:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80089de:	e005      	b.n	80089ec <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089e0:	f7fd fe06 	bl	80065f0 <HAL_GetTick>
 80089e4:	1b80      	subs	r0, r0, r6
 80089e6:	2802      	cmp	r0, #2
 80089e8:	f200 80aa 	bhi.w	8008b40 <HAL_RCC_OscConfig+0x344>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80089ec:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80089f0:	079f      	lsls	r7, r3, #30
 80089f2:	d5f5      	bpl.n	80089e0 <HAL_RCC_OscConfig+0x1e4>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80089f4:	69e0      	ldr	r0, [r4, #28]
 80089f6:	b330      	cbz	r0, 8008a46 <HAL_RCC_OscConfig+0x24a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80089f8:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80089fc:	f2c4 0502 	movt	r5, #16386	; 0x4002
 8008a00:	68ab      	ldr	r3, [r5, #8]
 8008a02:	f003 030c 	and.w	r3, r3, #12
 8008a06:	2b0c      	cmp	r3, #12
 8008a08:	f000 8146 	beq.w	8008c98 <HAL_RCC_OscConfig+0x49c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a0c:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008a0e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8008a10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008a14:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008a16:	f000 80eb 	beq.w	8008bf0 <HAL_RCC_OscConfig+0x3f4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8008a1a:	68eb      	ldr	r3, [r5, #12]
 8008a1c:	f023 0303 	bic.w	r3, r3, #3
 8008a20:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008a22:	68eb      	ldr	r3, [r5, #12]
 8008a24:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8008a28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a2c:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a2e:	f7fd fddf 	bl	80065f0 <HAL_GetTick>
 8008a32:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a34:	e004      	b.n	8008a40 <HAL_RCC_OscConfig+0x244>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a36:	f7fd fddb 	bl	80065f0 <HAL_GetTick>
 8008a3a:	1b00      	subs	r0, r0, r4
 8008a3c:	2802      	cmp	r0, #2
 8008a3e:	d87f      	bhi.n	8008b40 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a40:	682b      	ldr	r3, [r5, #0]
 8008a42:	019b      	lsls	r3, r3, #6
 8008a44:	d4f7      	bmi.n	8008a36 <HAL_RCC_OscConfig+0x23a>
      }
    }
  }
  }

  return HAL_OK;
 8008a46:	2000      	movs	r0, #0
}
 8008a48:	b002      	add	sp, #8
 8008a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8008a4e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008a52:	f023 0301 	bic.w	r3, r3, #1
 8008a56:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8008a5a:	f7fd fdc9 	bl	80065f0 <HAL_GetTick>
 8008a5e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a60:	e004      	b.n	8008a6c <HAL_RCC_OscConfig+0x270>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a62:	f7fd fdc5 	bl	80065f0 <HAL_GetTick>
 8008a66:	1b80      	subs	r0, r0, r6
 8008a68:	2802      	cmp	r0, #2
 8008a6a:	d869      	bhi.n	8008b40 <HAL_RCC_OscConfig+0x344>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a6c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008a70:	0798      	lsls	r0, r3, #30
 8008a72:	d4f6      	bmi.n	8008a62 <HAL_RCC_OscConfig+0x266>
 8008a74:	e74f      	b.n	8008916 <HAL_RCC_OscConfig+0x11a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008a76:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008a7a:	2903      	cmp	r1, #3
 8008a7c:	f47f aed6 	bne.w	800882c <HAL_RCC_OscConfig+0x30>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008a84:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008a88:	6812      	ldr	r2, [r2, #0]
 8008a8a:	0392      	lsls	r2, r2, #14
 8008a8c:	f57f aef4 	bpl.w	8008878 <HAL_RCC_OscConfig+0x7c>
 8008a90:	6862      	ldr	r2, [r4, #4]
 8008a92:	2a00      	cmp	r2, #0
 8008a94:	f47f aef0 	bne.w	8008878 <HAL_RCC_OscConfig+0x7c>
        return HAL_ERROR;
 8008a98:	2001      	movs	r0, #1
}
 8008a9a:	b002      	add	sp, #8
 8008a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008aa0:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008aa4:	2a02      	cmp	r2, #2
 8008aa6:	f47f aef7 	bne.w	8008898 <HAL_RCC_OscConfig+0x9c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008aae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	055d      	lsls	r5, r3, #21
 8008ab6:	d502      	bpl.n	8008abe <HAL_RCC_OscConfig+0x2c2>
 8008ab8:	68e3      	ldr	r3, [r4, #12]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d0ec      	beq.n	8008a98 <HAL_RCC_OscConfig+0x29c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008abe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008ac2:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8008ac6:	6920      	ldr	r0, [r4, #16]
 8008ac8:	684b      	ldr	r3, [r1, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008aca:	f240 5280 	movw	r2, #1408	; 0x580
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ace:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008ad2:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008ad6:	f2c2 0200 	movt	r2, #8192	; 0x2000
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ada:	604b      	str	r3, [r1, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008adc:	6810      	ldr	r0, [r2, #0]
 8008ade:	f7fd fd3f 	bl	8006560 <HAL_InitTick>
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	d1d8      	bne.n	8008a98 <HAL_RCC_OscConfig+0x29c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	071a      	lsls	r2, r3, #28
 8008aea:	f57f af15 	bpl.w	8008918 <HAL_RCC_OscConfig+0x11c>
 8008aee:	e6f6      	b.n	80088de <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008af4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008afe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008b00:	f7fd fd76 	bl	80065f0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b04:	f44f 5680 	mov.w	r6, #4096	; 0x1000
        tickstart = HAL_GetTick();
 8008b08:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b0a:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8008b0e:	e004      	b.n	8008b1a <HAL_RCC_OscConfig+0x31e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b10:	f7fd fd6e 	bl	80065f0 <HAL_GetTick>
 8008b14:	1b40      	subs	r0, r0, r5
 8008b16:	2864      	cmp	r0, #100	; 0x64
 8008b18:	d812      	bhi.n	8008b40 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b1a:	6833      	ldr	r3, [r6, #0]
 8008b1c:	039b      	lsls	r3, r3, #14
 8008b1e:	d5f7      	bpl.n	8008b10 <HAL_RCC_OscConfig+0x314>
 8008b20:	e6a9      	b.n	8008876 <HAL_RCC_OscConfig+0x7a>
        __HAL_RCC_HSI_DISABLE();
 8008b22:	682b      	ldr	r3, [r5, #0]
 8008b24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b28:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008b2a:	f7fd fd61 	bl	80065f0 <HAL_GetTick>
 8008b2e:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008b30:	682b      	ldr	r3, [r5, #0]
 8008b32:	0559      	lsls	r1, r3, #21
 8008b34:	d5d7      	bpl.n	8008ae6 <HAL_RCC_OscConfig+0x2ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b36:	f7fd fd5b 	bl	80065f0 <HAL_GetTick>
 8008b3a:	1b80      	subs	r0, r0, r6
 8008b3c:	2802      	cmp	r0, #2
 8008b3e:	d9f7      	bls.n	8008b30 <HAL_RCC_OscConfig+0x334>
            return HAL_TIMEOUT;
 8008b40:	2003      	movs	r0, #3
}
 8008b42:	b002      	add	sp, #8
 8008b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8008b48:	2500      	movs	r5, #0
 8008b4a:	e6f9      	b.n	8008940 <HAL_RCC_OscConfig+0x144>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b54:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008b58:	f042 0201 	orr.w	r2, r2, #1
 8008b5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      tickstart = HAL_GetTick();
 8008b60:	f7fd fd46 	bl	80065f0 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b64:	f44f 5780 	mov.w	r7, #4096	; 0x1000
      tickstart = HAL_GetTick();
 8008b68:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b6a:	f2c4 0702 	movt	r7, #16386	; 0x4002
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b6e:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b72:	e004      	b.n	8008b7e <HAL_RCC_OscConfig+0x382>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b74:	f7fd fd3c 	bl	80065f0 <HAL_GetTick>
 8008b78:	1b80      	subs	r0, r0, r6
 8008b7a:	4540      	cmp	r0, r8
 8008b7c:	d8e0      	bhi.n	8008b40 <HAL_RCC_OscConfig+0x344>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008b82:	0799      	lsls	r1, r3, #30
 8008b84:	d5f6      	bpl.n	8008b74 <HAL_RCC_OscConfig+0x378>
 8008b86:	e70d      	b.n	80089a4 <HAL_RCC_OscConfig+0x1a8>
      __HAL_RCC_HSI48_DISABLE();
 8008b88:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008b8c:	f023 0301 	bic.w	r3, r3, #1
 8008b90:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8008b94:	f7fd fd2c 	bl	80065f0 <HAL_GetTick>
 8008b98:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008b9a:	e004      	b.n	8008ba6 <HAL_RCC_OscConfig+0x3aa>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b9c:	f7fd fd28 	bl	80065f0 <HAL_GetTick>
 8008ba0:	1b80      	subs	r0, r0, r6
 8008ba2:	2802      	cmp	r0, #2
 8008ba4:	d8cc      	bhi.n	8008b40 <HAL_RCC_OscConfig+0x344>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ba6:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008baa:	0798      	lsls	r0, r3, #30
 8008bac:	d4f6      	bmi.n	8008b9c <HAL_RCC_OscConfig+0x3a0>
 8008bae:	e721      	b.n	80089f4 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008bb0:	6833      	ldr	r3, [r6, #0]
 8008bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bb6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8008bb8:	f7fd fd1a 	bl	80065f0 <HAL_GetTick>
 8008bbc:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008bbe:	6833      	ldr	r3, [r6, #0]
 8008bc0:	05d8      	lsls	r0, r3, #23
 8008bc2:	f53f aec5 	bmi.w	8008950 <HAL_RCC_OscConfig+0x154>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bc6:	f7fd fd13 	bl	80065f0 <HAL_GetTick>
 8008bca:	1bc0      	subs	r0, r0, r7
 8008bcc:	2802      	cmp	r0, #2
 8008bce:	d9f6      	bls.n	8008bbe <HAL_RCC_OscConfig+0x3c2>
 8008bd0:	e7b6      	b.n	8008b40 <HAL_RCC_OscConfig+0x344>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008bd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008bd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008be0:	601a      	str	r2, [r3, #0]
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008be8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008bea:	e789      	b.n	8008b00 <HAL_RCC_OscConfig+0x304>
    return HAL_ERROR;
 8008bec:	2001      	movs	r0, #1
}
 8008bee:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8008bf0:	f7fd fcfe 	bl	80065f0 <HAL_GetTick>
 8008bf4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bf6:	e004      	b.n	8008c02 <HAL_RCC_OscConfig+0x406>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bf8:	f7fd fcfa 	bl	80065f0 <HAL_GetTick>
 8008bfc:	1b80      	subs	r0, r0, r6
 8008bfe:	2802      	cmp	r0, #2
 8008c00:	d89e      	bhi.n	8008b40 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c02:	682b      	ldr	r3, [r5, #0]
 8008c04:	0199      	lsls	r1, r3, #6
 8008c06:	d4f7      	bmi.n	8008bf8 <HAL_RCC_OscConfig+0x3fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c08:	68e9      	ldr	r1, [r5, #12]
 8008c0a:	6a22      	ldr	r2, [r4, #32]
 8008c0c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008c0e:	f248 030c 	movw	r3, #32780	; 0x800c
 8008c12:	f2c0 139f 	movt	r3, #415	; 0x19f
 8008c16:	400b      	ands	r3, r1
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8008c1e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008c22:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8008c26:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8008c2a:	3801      	subs	r0, #1
 8008c2c:	0849      	lsrs	r1, r1, #1
 8008c2e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8008c32:	3901      	subs	r1, #1
 8008c34:	0852      	lsrs	r2, r2, #1
 8008c36:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8008c3a:	3a01      	subs	r2, #1
 8008c3c:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8008c40:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8008c42:	682b      	ldr	r3, [r5, #0]
 8008c44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008c48:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008c4a:	68eb      	ldr	r3, [r5, #12]
 8008c4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008c50:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8008c52:	f7fd fccd 	bl	80065f0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c56:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8008c5a:	f2c4 0602 	movt	r6, #16386	; 0x4002
        tickstart = HAL_GetTick();
 8008c5e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c60:	e005      	b.n	8008c6e <HAL_RCC_OscConfig+0x472>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c62:	f7fd fcc5 	bl	80065f0 <HAL_GetTick>
 8008c66:	1b00      	subs	r0, r0, r4
 8008c68:	2802      	cmp	r0, #2
 8008c6a:	f63f af69 	bhi.w	8008b40 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c6e:	6833      	ldr	r3, [r6, #0]
 8008c70:	019a      	lsls	r2, r3, #6
 8008c72:	d5f6      	bpl.n	8008c62 <HAL_RCC_OscConfig+0x466>
 8008c74:	e6e7      	b.n	8008a46 <HAL_RCC_OscConfig+0x24a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c7e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008c82:	f042 0204 	orr.w	r2, r2, #4
 8008c86:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8008c8a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008c8e:	f042 0201 	orr.w	r2, r2, #1
 8008c92:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c96:	e763      	b.n	8008b60 <HAL_RCC_OscConfig+0x364>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c98:	2801      	cmp	r0, #1
 8008c9a:	f43f aed5 	beq.w	8008a48 <HAL_RCC_OscConfig+0x24c>
      temp_pllckcfg = RCC->PLLCFGR;
 8008c9e:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ca0:	6a22      	ldr	r2, [r4, #32]
 8008ca2:	f003 0103 	and.w	r1, r3, #3
 8008ca6:	4291      	cmp	r1, r2
 8008ca8:	f47f aef6 	bne.w	8008a98 <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008cac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008cae:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008cb2:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cb4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8008cb8:	f47f aeee 	bne.w	8008a98 <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008cbc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008cbe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008cc2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8008cc6:	f47f aee7 	bne.w	8008a98 <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008cca:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008ccc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008cd0:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8008cd4:	f47f aee0 	bne.w	8008a98 <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008cd8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008cda:	0852      	lsrs	r2, r2, #1
 8008cdc:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8008ce0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008ce2:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8008ce6:	f47f aed7 	bne.w	8008a98 <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008cea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008cec:	0852      	lsrs	r2, r2, #1
 8008cee:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8008cf2:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008cf4:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8008cf8:	bf14      	ite	ne
 8008cfa:	2001      	movne	r0, #1
 8008cfc:	2000      	moveq	r0, #0
 8008cfe:	e6a3      	b.n	8008a48 <HAL_RCC_OscConfig+0x24c>

08008d00 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8008d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d02:	b087      	sub	sp, #28

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8008d04:	2302      	movs	r3, #2
 8008d06:	9302      	str	r3, [sp, #8]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8008d08:	2603      	movs	r6, #3
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	e9cd 3603 	strd	r3, r6, [sp, #12]
  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8008d10:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8008d14:	f2c4 0502 	movt	r5, #16386	; 0x4002
{
 8008d18:	4604      	mov	r4, r0
 8008d1a:	4617      	mov	r7, r2
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8008d1c:	f3c0 4003 	ubfx	r0, r0, #16, #4
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8008d20:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 8008d22:	2301      	movs	r3, #1
 8008d24:	4083      	lsls	r3, r0
 8008d26:	4313      	orrs	r3, r2
 8008d28:	64eb      	str	r3, [r5, #76]	; 0x4c
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8008d2a:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8008d2e:	b2a3      	uxth	r3, r4
 8008d30:	9301      	str	r3, [sp, #4]
{
 8008d32:	460e      	mov	r6, r1
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8008d34:	f3c4 5307 	ubfx	r3, r4, #20, #8
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8008d38:	0280      	lsls	r0, r0, #10
 8008d3a:	a901      	add	r1, sp, #4
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8008d3c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8008d3e:	f7ff fbbd 	bl	80084bc <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 8008d42:	00e3      	lsls	r3, r4, #3
 8008d44:	d405      	bmi.n	8008d52 <HAL_RCC_MCOConfig+0x52>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8008d46:	68ab      	ldr	r3, [r5, #8]
 8008d48:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008d4c:	433b      	orrs	r3, r7
 8008d4e:	4333      	orrs	r3, r6
 8008d50:	60ab      	str	r3, [r5, #8]
  }
}
 8008d52:	b007      	add	sp, #28
 8008d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d56:	bf00      	nop

08008d58 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008d58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008d60:	689a      	ldr	r2, [r3, #8]
 8008d62:	f002 020c 	and.w	r2, r2, #12
 8008d66:	2a04      	cmp	r2, #4
 8008d68:	d027      	beq.n	8008dba <HAL_RCC_GetSysClockFreq+0x62>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008d6a:	689a      	ldr	r2, [r3, #8]
 8008d6c:	f002 020c 	and.w	r2, r2, #12
 8008d70:	2a08      	cmp	r2, #8
 8008d72:	d022      	beq.n	8008dba <HAL_RCC_GetSysClockFreq+0x62>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008d74:	689a      	ldr	r2, [r3, #8]
 8008d76:	f002 020c 	and.w	r2, r2, #12
 8008d7a:	2a0c      	cmp	r2, #12
 8008d7c:	d001      	beq.n	8008d82 <HAL_RCC_GetSysClockFreq+0x2a>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8008d7e:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8008d80:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008d82:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d84:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d86:	68d8      	ldr	r0, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d88:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d8c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8008d90:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d94:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d96:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8008d9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d9e:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008da2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008da6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008daa:	68db      	ldr	r3, [r3, #12]
 8008dac:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8008db0:	3301      	adds	r3, #1
 8008db2:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8008db4:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8008db8:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8008dba:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 8008dbe:	f2c0 00f4 	movt	r0, #244	; 0xf4
 8008dc2:	4770      	bx	lr

08008dc4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	f000 8123 	beq.w	8009010 <HAL_RCC_ClockConfig+0x24c>
{
 8008dca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008dce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008dd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008dd6:	460d      	mov	r5, r1
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	f002 020f 	and.w	r2, r2, #15
 8008dde:	428a      	cmp	r2, r1
 8008de0:	4604      	mov	r4, r0
 8008de2:	d20c      	bcs.n	8008dfe <HAL_RCC_ClockConfig+0x3a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	f022 020f 	bic.w	r2, r2, #15
 8008dea:	430a      	orrs	r2, r1
 8008dec:	601a      	str	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 030f 	and.w	r3, r3, #15
 8008df4:	428b      	cmp	r3, r1
 8008df6:	d002      	beq.n	8008dfe <HAL_RCC_ClockConfig+0x3a>
    return HAL_ERROR;
 8008df8:	2001      	movs	r0, #1
}
 8008dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008dfe:	6823      	ldr	r3, [r4, #0]
 8008e00:	07df      	lsls	r7, r3, #31
 8008e02:	f140 808d 	bpl.w	8008f20 <HAL_RCC_ClockConfig+0x15c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e06:	6867      	ldr	r7, [r4, #4]
 8008e08:	2f03      	cmp	r7, #3
 8008e0a:	f000 80ca 	beq.w	8008fa2 <HAL_RCC_ClockConfig+0x1de>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e12:	f2c4 0302 	movt	r3, #16386	; 0x4002
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e16:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e18:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e1a:	f000 80a4 	beq.w	8008f66 <HAL_RCC_ClockConfig+0x1a2>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008e1e:	055b      	lsls	r3, r3, #21
 8008e20:	d5ea      	bpl.n	8008df8 <HAL_RCC_ClockConfig+0x34>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008e22:	f7ff ff99 	bl	8008d58 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8008e26:	f44f 4334 	mov.w	r3, #46080	; 0xb400
 8008e2a:	f2c0 43c4 	movt	r3, #1220	; 0x4c4
 8008e2e:	4298      	cmp	r0, r3
 8008e30:	f240 80eb 	bls.w	800900a <HAL_RCC_ClockConfig+0x246>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008e34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008e38:	f2c4 0202 	movt	r2, #16386	; 0x4002
        hpre = RCC_SYSCLK_DIV2;
 8008e3c:	f04f 0980 	mov.w	r9, #128	; 0x80
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008e40:	6893      	ldr	r3, [r2, #8]
 8008e42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e4a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008e4c:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8008e50:	f2c4 0602 	movt	r6, #16386	; 0x4002
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e54:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008e58:	68b3      	ldr	r3, [r6, #8]
 8008e5a:	f023 0303 	bic.w	r3, r3, #3
 8008e5e:	433b      	orrs	r3, r7
 8008e60:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8008e62:	f7fd fbc5 	bl	80065f0 <HAL_GetTick>
 8008e66:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e68:	e005      	b.n	8008e76 <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e6a:	f7fd fbc1 	bl	80065f0 <HAL_GetTick>
 8008e6e:	1bc0      	subs	r0, r0, r7
 8008e70:	4540      	cmp	r0, r8
 8008e72:	f200 8093 	bhi.w	8008f9c <HAL_RCC_ClockConfig+0x1d8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e76:	68b3      	ldr	r3, [r6, #8]
 8008e78:	6862      	ldr	r2, [r4, #4]
 8008e7a:	f003 030c 	and.w	r3, r3, #12
 8008e7e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008e82:	d1f2      	bne.n	8008e6a <HAL_RCC_ClockConfig+0xa6>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	079f      	lsls	r7, r3, #30
 8008e88:	d44c      	bmi.n	8008f24 <HAL_RCC_ClockConfig+0x160>
    if(hpre == RCC_SYSCLK_DIV2)
 8008e8a:	f1b9 0f00 	cmp.w	r9, #0
 8008e8e:	d003      	beq.n	8008e98 <HAL_RCC_ClockConfig+0xd4>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008e90:	68b3      	ldr	r3, [r6, #8]
 8008e92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e96:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e98:	f44f 5800 	mov.w	r8, #8192	; 0x2000
 8008e9c:	f2c4 0802 	movt	r8, #16386	; 0x4002
 8008ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8008ea4:	f003 030f 	and.w	r3, r3, #15
 8008ea8:	42ab      	cmp	r3, r5
 8008eaa:	d860      	bhi.n	8008f6e <HAL_RCC_ClockConfig+0x1aa>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008eac:	6823      	ldr	r3, [r4, #0]
 8008eae:	075a      	lsls	r2, r3, #29
 8008eb0:	d509      	bpl.n	8008ec6 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008eb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008eb6:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8008eba:	68e0      	ldr	r0, [r4, #12]
 8008ebc:	688a      	ldr	r2, [r1, #8]
 8008ebe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008ec2:	4302      	orrs	r2, r0
 8008ec4:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ec6:	071b      	lsls	r3, r3, #28
 8008ec8:	d50a      	bpl.n	8008ee0 <HAL_RCC_ClockConfig+0x11c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008eca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008ece:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008ed2:	6921      	ldr	r1, [r4, #16]
 8008ed4:	6893      	ldr	r3, [r2, #8]
 8008ed6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8008eda:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008ede:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008ee0:	f7ff ff3a 	bl	8008d58 <HAL_RCC_GetSysClockFreq>
 8008ee4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ee8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008eec:	f24f 5288 	movw	r2, #62856	; 0xf588
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f6c0 0200 	movt	r2, #2048	; 0x800
 8008ef6:	f3c3 1303 	ubfx	r3, r3, #4, #4
  return HAL_InitTick(uwTickPrio);
 8008efa:	f240 5180 	movw	r1, #1408	; 0x580
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008efe:	5cd2      	ldrb	r2, [r2, r3]
 8008f00:	f240 5378 	movw	r3, #1400	; 0x578
 8008f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
  return HAL_InitTick(uwTickPrio);
 8008f08:	f2c2 0100 	movt	r1, #8192	; 0x2000
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008f0c:	f002 021f 	and.w	r2, r2, #31
 8008f10:	fa20 f202 	lsr.w	r2, r0, r2
 8008f14:	601a      	str	r2, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8008f16:	6808      	ldr	r0, [r1, #0]
}
 8008f18:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8008f1c:	f7fd bb20 	b.w	8006560 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f20:	079e      	lsls	r6, r3, #30
 8008f22:	d5b9      	bpl.n	8008e98 <HAL_RCC_ClockConfig+0xd4>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f24:	0758      	lsls	r0, r3, #29
 8008f26:	d507      	bpl.n	8008f38 <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008f28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008f2c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008f30:	6891      	ldr	r1, [r2, #8]
 8008f32:	f441 61e0 	orr.w	r1, r1, #1792	; 0x700
 8008f36:	6091      	str	r1, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f38:	0719      	lsls	r1, r3, #28
 8008f3a:	d509      	bpl.n	8008f50 <HAL_RCC_ClockConfig+0x18c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008f3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008f40:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008f44:	6893      	ldr	r3, [r2, #8]
 8008f46:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008f4a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008f4e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008f54:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008f58:	68a1      	ldr	r1, [r4, #8]
 8008f5a:	6893      	ldr	r3, [r2, #8]
 8008f5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f60:	430b      	orrs	r3, r1
 8008f62:	6093      	str	r3, [r2, #8]
 8008f64:	e798      	b.n	8008e98 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f66:	039a      	lsls	r2, r3, #14
 8008f68:	f53f af5b 	bmi.w	8008e22 <HAL_RCC_ClockConfig+0x5e>
 8008f6c:	e744      	b.n	8008df8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8008f72:	f023 030f 	bic.w	r3, r3, #15
 8008f76:	432b      	orrs	r3, r5
 8008f78:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 8008f7c:	f7fd fb38 	bl	80065f0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f80:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008f84:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f86:	f8d8 3000 	ldr.w	r3, [r8]
 8008f8a:	f003 030f 	and.w	r3, r3, #15
 8008f8e:	42ab      	cmp	r3, r5
 8008f90:	d08c      	beq.n	8008eac <HAL_RCC_ClockConfig+0xe8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f92:	f7fd fb2d 	bl	80065f0 <HAL_GetTick>
 8008f96:	1b80      	subs	r0, r0, r6
 8008f98:	42b8      	cmp	r0, r7
 8008f9a:	d9f4      	bls.n	8008f86 <HAL_RCC_ClockConfig+0x1c2>
        return HAL_TIMEOUT;
 8008f9c:	2003      	movs	r0, #3
}
 8008f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008fa2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008fa6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008faa:	6811      	ldr	r1, [r2, #0]
 8008fac:	0188      	lsls	r0, r1, #6
 8008fae:	f57f af23 	bpl.w	8008df8 <HAL_RCC_ClockConfig+0x34>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008fb2:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008fb4:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008fb6:	68d2      	ldr	r2, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008fb8:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008fbc:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8008fc0:	f44f 5010 	mov.w	r0, #9216	; 0x2400
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008fc4:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008fc6:	f2c0 00f4 	movt	r0, #244	; 0xf4
 8008fca:	fbb0 f0f1 	udiv	r0, r0, r1
 8008fce:	fb00 f202 	mul.w	r2, r0, r2
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008fd2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008fd6:	f2c4 0002 	movt	r0, #16386	; 0x4002
      if(pllfreq > 80000000U)
 8008fda:	f44f 4634 	mov.w	r6, #46080	; 0xb400
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008fde:	68c1      	ldr	r1, [r0, #12]
 8008fe0:	f3c1 6141 	ubfx	r1, r1, #25, #2
      if(pllfreq > 80000000U)
 8008fe4:	f2c0 46c4 	movt	r6, #1220	; 0x4c4
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008fe8:	3101      	adds	r1, #1
 8008fea:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8008fec:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8008ff0:	42b2      	cmp	r2, r6
 8008ff2:	d90a      	bls.n	800900a <HAL_RCC_ClockConfig+0x246>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008ff4:	6882      	ldr	r2, [r0, #8]
 8008ff6:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8008ffa:	f43f af1b 	beq.w	8008e34 <HAL_RCC_ClockConfig+0x70>
 8008ffe:	0799      	lsls	r1, r3, #30
 8009000:	d503      	bpl.n	800900a <HAL_RCC_ClockConfig+0x246>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009002:	68a3      	ldr	r3, [r4, #8]
 8009004:	2b00      	cmp	r3, #0
 8009006:	f43f af15 	beq.w	8008e34 <HAL_RCC_ClockConfig+0x70>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800900a:	f04f 0900 	mov.w	r9, #0
 800900e:	e71d      	b.n	8008e4c <HAL_RCC_ClockConfig+0x88>
    return HAL_ERROR;
 8009010:	2001      	movs	r0, #1
}
 8009012:	4770      	bx	lr

08009014 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8009014:	f240 5378 	movw	r3, #1400	; 0x578
 8009018:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 800901c:	6818      	ldr	r0, [r3, #0]
 800901e:	4770      	bx	lr

08009020 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009024:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009028:	f24f 5198 	movw	r1, #62872	; 0xf598
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	f6c0 0100 	movt	r1, #2048	; 0x800
  return SystemCoreClock;
 8009032:	f240 5278 	movw	r2, #1400	; 0x578
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009036:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return SystemCoreClock;
 800903a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800903e:	5ccb      	ldrb	r3, [r1, r3]
 8009040:	6810      	ldr	r0, [r2, #0]
 8009042:	f003 031f 	and.w	r3, r3, #31
}
 8009046:	40d8      	lsrs	r0, r3
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop

0800904c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800904c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009050:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009054:	f24f 5198 	movw	r1, #62872	; 0xf598
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	f6c0 0100 	movt	r1, #2048	; 0x800
  return SystemCoreClock;
 800905e:	f240 5278 	movw	r2, #1400	; 0x578
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009062:	f3c3 23c2 	ubfx	r3, r3, #11, #3
  return SystemCoreClock;
 8009066:	f2c2 0200 	movt	r2, #8192	; 0x2000
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800906a:	5ccb      	ldrb	r3, [r1, r3]
 800906c:	6810      	ldr	r0, [r2, #0]
 800906e:	f003 031f 	and.w	r3, r3, #31
}
 8009072:	40d8      	lsrs	r0, r3
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop

08009078 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800907c:	6803      	ldr	r3, [r0, #0]
{
 800907e:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009080:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8009084:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009086:	d065      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800908c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009090:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009092:	00d5      	lsls	r5, r2, #3
 8009094:	f140 8145 	bpl.w	8009322 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    FlagStatus       pwrclkchanged = RESET;
 8009098:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800909a:	f44f 45e0 	mov.w	r5, #28672	; 0x7000
 800909e:	f2c4 0500 	movt	r5, #16384	; 0x4000
 80090a2:	682b      	ldr	r3, [r5, #0]
 80090a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090a8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80090aa:	f7fd faa1 	bl	80065f0 <HAL_GetTick>
 80090ae:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80090b0:	e005      	b.n	80090be <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090b2:	f7fd fa9d 	bl	80065f0 <HAL_GetTick>
 80090b6:	1b83      	subs	r3, r0, r6
 80090b8:	2b02      	cmp	r3, #2
 80090ba:	f200 813d 	bhi.w	8009338 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80090be:	682b      	ldr	r3, [r5, #0]
 80090c0:	05d8      	lsls	r0, r3, #23
 80090c2:	d5f6      	bpl.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80090c4:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80090c8:	f2c4 0502 	movt	r5, #16386	; 0x4002
 80090cc:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80090d0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80090d4:	d027      	beq.n	8009126 <HAL_RCCEx_PeriphCLKConfig+0xae>
 80090d6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80090d8:	429a      	cmp	r2, r3
 80090da:	d025      	beq.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80090dc:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80090e0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80090e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090e8:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80090ec:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80090f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090f4:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80090f8:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80090fc:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80090fe:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009102:	f140 813b 	bpl.w	800937c <HAL_RCCEx_PeriphCLKConfig+0x304>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009106:	f7fd fa73 	bl	80065f0 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800910a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800910e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009110:	e005      	b.n	800911e <HAL_RCCEx_PeriphCLKConfig+0xa6>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009112:	f7fd fa6d 	bl	80065f0 <HAL_GetTick>
 8009116:	1b80      	subs	r0, r0, r6
 8009118:	4540      	cmp	r0, r8
 800911a:	f200 810d 	bhi.w	8009338 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800911e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8009122:	079b      	lsls	r3, r3, #30
 8009124:	d5f5      	bpl.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009126:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009128:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800912c:	f2c4 0102 	movt	r1, #16386	; 0x4002
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009130:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009132:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8009136:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800913a:	4313      	orrs	r3, r2
 800913c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009140:	b13f      	cbz	r7, 8009152 <HAL_RCCEx_PeriphCLKConfig+0xda>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009142:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009146:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800914a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800914c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009150:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009152:	6823      	ldr	r3, [r4, #0]
 8009154:	07de      	lsls	r6, r3, #31
 8009156:	d50b      	bpl.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009158:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800915c:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009160:	6865      	ldr	r5, [r4, #4]
 8009162:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009166:	f022 0203 	bic.w	r2, r2, #3
 800916a:	432a      	orrs	r2, r5
 800916c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009170:	079d      	lsls	r5, r3, #30
 8009172:	d50b      	bpl.n	800918c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009174:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009178:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800917c:	68a5      	ldr	r5, [r4, #8]
 800917e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009182:	f022 020c 	bic.w	r2, r2, #12
 8009186:	432a      	orrs	r2, r5
 8009188:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800918c:	0759      	lsls	r1, r3, #29
 800918e:	d50b      	bpl.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009190:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009194:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009198:	68e5      	ldr	r5, [r4, #12]
 800919a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800919e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80091a2:	432a      	orrs	r2, r5
 80091a4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80091a8:	071a      	lsls	r2, r3, #28
 80091aa:	d50b      	bpl.n	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80091ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091b0:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80091b4:	6925      	ldr	r5, [r4, #16]
 80091b6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80091ba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80091be:	432a      	orrs	r2, r5
 80091c0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80091c4:	069f      	lsls	r7, r3, #26
 80091c6:	d50b      	bpl.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80091c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091cc:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80091d0:	6965      	ldr	r5, [r4, #20]
 80091d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80091d6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80091da:	432a      	orrs	r2, r5
 80091dc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80091e0:	065e      	lsls	r6, r3, #25
 80091e2:	d50b      	bpl.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80091e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091e8:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80091ec:	69a5      	ldr	r5, [r4, #24]
 80091ee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80091f2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80091f6:	432a      	orrs	r2, r5
 80091f8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80091fc:	061d      	lsls	r5, r3, #24
 80091fe:	d50b      	bpl.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009200:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009204:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009208:	69e5      	ldr	r5, [r4, #28]
 800920a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800920e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8009212:	432a      	orrs	r2, r5
 8009214:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009218:	05d9      	lsls	r1, r3, #23
 800921a:	d50b      	bpl.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800921c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009220:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009224:	6a25      	ldr	r5, [r4, #32]
 8009226:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800922a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800922e:	432a      	orrs	r2, r5
 8009230:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009234:	059a      	lsls	r2, r3, #22
 8009236:	d50b      	bpl.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009238:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800923c:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009240:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009242:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009246:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800924a:	432a      	orrs	r2, r5
 800924c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009250:	055f      	lsls	r7, r3, #21
 8009252:	d50e      	bpl.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009258:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800925c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800925e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009262:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8009266:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009268:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800926c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009270:	d064      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009272:	051e      	lsls	r6, r3, #20
 8009274:	d50e      	bpl.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009276:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800927a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800927e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8009280:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009284:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8009288:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800928a:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800928e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009292:	d058      	beq.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009294:	04dd      	lsls	r5, r3, #19
 8009296:	d50e      	bpl.n	80092b6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009298:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800929c:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80092a0:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80092a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80092a6:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80092aa:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80092ac:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80092b0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80092b4:	d04c      	beq.n	8009350 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80092b6:	0499      	lsls	r1, r3, #18
 80092b8:	d50e      	bpl.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80092ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80092be:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80092c2:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80092c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80092c8:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80092cc:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80092ce:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80092d2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80092d6:	d040      	beq.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80092d8:	045a      	lsls	r2, r3, #17
 80092da:	d50e      	bpl.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x282>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80092dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80092e0:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80092e4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80092e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80092ea:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80092ee:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80092f0:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80092f4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80092f8:	d034      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80092fa:	041b      	lsls	r3, r3, #16
 80092fc:	d50e      	bpl.n	800931c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80092fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009302:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009306:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009308:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800930c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8009310:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009312:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009316:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800931a:	d028      	beq.n	800936e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  }

#endif /* QUADSPI */

  return status;
}
 800931c:	b002      	add	sp, #8
 800931e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8009322:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009324:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009328:	659a      	str	r2, [r3, #88]	; 0x58
 800932a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800932c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009330:	9301      	str	r3, [sp, #4]
 8009332:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8009334:	2701      	movs	r7, #1
 8009336:	e6b0      	b.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x22>
      status = ret;
 8009338:	2003      	movs	r0, #3
 800933a:	e701      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800933c:	68ca      	ldr	r2, [r1, #12]
 800933e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009342:	60ca      	str	r2, [r1, #12]
 8009344:	e795      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009346:	68ca      	ldr	r2, [r1, #12]
 8009348:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800934c:	60ca      	str	r2, [r1, #12]
 800934e:	e7a1      	b.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009350:	68ca      	ldr	r2, [r1, #12]
 8009352:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009356:	60ca      	str	r2, [r1, #12]
 8009358:	e7ad      	b.n	80092b6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800935a:	68ca      	ldr	r2, [r1, #12]
 800935c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009360:	60ca      	str	r2, [r1, #12]
 8009362:	e7b9      	b.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x260>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009364:	68ca      	ldr	r2, [r1, #12]
 8009366:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800936a:	60ca      	str	r2, [r1, #12]
 800936c:	e7c5      	b.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x282>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800936e:	68d3      	ldr	r3, [r2, #12]
 8009370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009374:	60d3      	str	r3, [r2, #12]
}
 8009376:	b002      	add	sp, #8
 8009378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800937c:	4613      	mov	r3, r2
 800937e:	e6d3      	b.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0xb0>

08009380 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8009380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009384:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009386:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8009388:	4617      	mov	r7, r2
 800938a:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 800938c:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8009390:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009392:	f7fd f92d 	bl	80065f0 <HAL_GetTick>
 8009396:	442f      	add	r7, r5
 8009398:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 800939a:	f7fd f929 	bl	80065f0 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800939e:	f240 5378 	movw	r3, #1400	; 0x578
 80093a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80093a6:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80093ae:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80093b2:	0d1b      	lsrs	r3, r3, #20
 80093b4:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 80093b8:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80093ba:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80093bc:	4622      	mov	r2, r4
 80093be:	1c69      	adds	r1, r5, #1
 80093c0:	6893      	ldr	r3, [r2, #8]
 80093c2:	d110      	bne.n	80093e6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x66>
 80093c4:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80093c8:	d009      	beq.n	80093de <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80093ca:	7b23      	ldrb	r3, [r4, #12]
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80093d2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80093d6:	6893      	ldr	r3, [r2, #8]
 80093d8:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80093dc:	d1f5      	bne.n	80093ca <SPI_WaitFifoStateUntilTimeout.constprop.0+0x4a>
      }
      count--;
    }
  }

  return HAL_OK;
 80093de:	2000      	movs	r0, #0
}
 80093e0:	b002      	add	sp, #8
 80093e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80093e6:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80093ea:	d0f8      	beq.n	80093de <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5e>
      tmpreg8 = *ptmpreg8;
 80093ec:	7b23      	ldrb	r3, [r4, #12]
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80093f4:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80093f8:	f7fd f8fa 	bl	80065f0 <HAL_GetTick>
 80093fc:	eba0 0008 	sub.w	r0, r0, r8
 8009400:	42b8      	cmp	r0, r7
 8009402:	d209      	bcs.n	8009418 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
      if (count == 0U)
 8009404:	9b01      	ldr	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009406:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 8009408:	2b00      	cmp	r3, #0
      count--;
 800940a:	9b01      	ldr	r3, [sp, #4]
 800940c:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8009410:	bf08      	it	eq
 8009412:	2700      	moveq	r7, #0
      count--;
 8009414:	9301      	str	r3, [sp, #4]
 8009416:	e7d2      	b.n	80093be <SPI_WaitFifoStateUntilTimeout.constprop.0+0x3e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009418:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800941c:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800941e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009422:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009426:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009428:	d013      	beq.n	8009452 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800942a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800942c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8009430:	d107      	bne.n	8009442 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc2>
          SPI_RESET_CRC(hspi);
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009438:	601a      	str	r2, [r3, #0]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009440:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8009442:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8009444:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8009446:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800944a:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800944e:	2003      	movs	r0, #3
 8009450:	e7c6      	b.n	80093e0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009452:	68b2      	ldr	r2, [r6, #8]
 8009454:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8009458:	d002      	beq.n	8009460 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800945a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800945e:	d1e4      	bne.n	800942a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
          __HAL_SPI_DISABLE(hspi);
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009466:	601a      	str	r2, [r3, #0]
 8009468:	e7df      	b.n	800942a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
 800946a:	bf00      	nop

0800946c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800946c:	b570      	push	{r4, r5, r6, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	460c      	mov	r4, r1
 8009472:	4606      	mov	r6, r0
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009474:	f7fd f8bc 	bl	80065f0 <HAL_GetTick>
 8009478:	3464      	adds	r4, #100	; 0x64
 800947a:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 800947c:	f7fd f8b8 	bl	80065f0 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009480:	f240 5378 	movw	r3, #1400	; 0x578
 8009484:	f2c2 0300 	movt	r3, #8192	; 0x2000
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009488:	6832      	ldr	r2, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8009490:	fb04 f303 	mul.w	r3, r4, r3
 8009494:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009496:	6893      	ldr	r3, [r2, #8]
 8009498:	061a      	lsls	r2, r3, #24
 800949a:	d52f      	bpl.n	80094fc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x90>
 800949c:	4605      	mov	r5, r0
 800949e:	e00a      	b.n	80094b6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x4a>
      if (count == 0U)
 80094a0:	9a01      	ldr	r2, [sp, #4]
      count--;
 80094a2:	9b01      	ldr	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094a4:	6831      	ldr	r1, [r6, #0]
      count--;
 80094a6:	3b01      	subs	r3, #1
 80094a8:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094aa:	688b      	ldr	r3, [r1, #8]
        tmp_timeout = 0U;
 80094ac:	2a00      	cmp	r2, #0
 80094ae:	bf08      	it	eq
 80094b0:	2400      	moveq	r4, #0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094b2:	061b      	lsls	r3, r3, #24
 80094b4:	d522      	bpl.n	80094fc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x90>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094b6:	f7fd f89b 	bl	80065f0 <HAL_GetTick>
 80094ba:	1b43      	subs	r3, r0, r5
 80094bc:	42a3      	cmp	r3, r4
 80094be:	d3ef      	bcc.n	80094a0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094c0:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094c4:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094c6:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094ce:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094d0:	d017      	beq.n	8009502 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x96>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80094d2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80094d4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80094d8:	d107      	bne.n	80094ea <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7e>
          SPI_RESET_CRC(hspi);
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80094e0:	601a      	str	r2, [r3, #0]
 80094e2:	681a      	ldr	r2, [r3, #0]
 80094e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80094e8:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80094ea:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80094ec:	2300      	movs	r3, #0
 80094ee:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 80094f0:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 80094f4:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
}
 80094f8:	b002      	add	sp, #8
 80094fa:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80094fc:	2000      	movs	r0, #0
}
 80094fe:	b002      	add	sp, #8
 8009500:	bd70      	pop	{r4, r5, r6, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009502:	68b2      	ldr	r2, [r6, #8]
 8009504:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8009508:	d002      	beq.n	8009510 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800950a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800950e:	d1e0      	bne.n	80094d2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x66>
          __HAL_SPI_DISABLE(hspi);
 8009510:	681a      	ldr	r2, [r3, #0]
 8009512:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009516:	601a      	str	r2, [r3, #0]
 8009518:	e7db      	b.n	80094d2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x66>
 800951a:	bf00      	nop

0800951c <SPI_EndRxTxTransaction.constprop.0>:
  * @param  hspi SPI handle
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
 800951c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800951e:	b083      	sub	sp, #12
  __IO uint8_t  tmpreg8 = 0;
 8009520:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
 8009522:	460f      	mov	r7, r1
  __IO uint8_t  tmpreg8 = 0;
 8009524:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
 8009528:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800952a:	f7fd f861 	bl	80065f0 <HAL_GetTick>
 800952e:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8009532:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8009534:	f7fd f85c 	bl	80065f0 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009538:	f240 5378 	movw	r3, #1400	; 0x578
 800953c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009546:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800954a:	0d1b      	lsrs	r3, r3, #20
 800954c:	fb04 f303 	mul.w	r3, r4, r3
 8009550:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 8009552:	682b      	ldr	r3, [r5, #0]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800955a:	d034      	beq.n	80095c6 <SPI_EndRxTxTransaction.constprop.0+0xaa>
 800955c:	4606      	mov	r6, r0
 800955e:	e00b      	b.n	8009578 <SPI_EndRxTxTransaction.constprop.0+0x5c>
      if (count == 0U)
 8009560:	9a01      	ldr	r2, [sp, #4]
      count--;
 8009562:	9b01      	ldr	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 8009564:	6829      	ldr	r1, [r5, #0]
      count--;
 8009566:	3b01      	subs	r3, #1
 8009568:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800956a:	688b      	ldr	r3, [r1, #8]
        tmp_timeout = 0U;
 800956c:	2a00      	cmp	r2, #0
 800956e:	bf08      	it	eq
 8009570:	2400      	moveq	r4, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8009572:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8009576:	d026      	beq.n	80095c6 <SPI_EndRxTxTransaction.constprop.0+0xaa>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009578:	f7fd f83a 	bl	80065f0 <HAL_GetTick>
 800957c:	1b83      	subs	r3, r0, r6
 800957e:	429c      	cmp	r4, r3
 8009580:	d8ee      	bhi.n	8009560 <SPI_EndRxTxTransaction.constprop.0+0x44>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009582:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009586:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009588:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800958c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009590:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009592:	d02c      	beq.n	80095ee <SPI_EndRxTxTransaction.constprop.0+0xd2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009594:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8009596:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800959a:	d107      	bne.n	80095ac <SPI_EndRxTxTransaction.constprop.0+0x90>
          SPI_RESET_CRC(hspi);
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80095a2:	601a      	str	r2, [r3, #0]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80095aa:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80095ac:	2301      	movs	r3, #1
 80095ae:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
{
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095b2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80095b4:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095b6:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 80095ba:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 80095bc:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095c0:	662b      	str	r3, [r5, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80095c2:	b003      	add	sp, #12
 80095c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095c6:	4639      	mov	r1, r7
 80095c8:	4628      	mov	r0, r5
 80095ca:	f7ff ff4f 	bl	800946c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80095ce:	b938      	cbnz	r0, 80095e0 <SPI_EndRxTxTransaction.constprop.0+0xc4>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80095d0:	463a      	mov	r2, r7
 80095d2:	2164      	movs	r1, #100	; 0x64
 80095d4:	4628      	mov	r0, r5
 80095d6:	f7ff fed3 	bl	8009380 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80095da:	b908      	cbnz	r0, 80095e0 <SPI_EndRxTxTransaction.constprop.0+0xc4>
}
 80095dc:	b003      	add	sp, #12
 80095de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095e0:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 80095e2:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095e4:	f043 0320 	orr.w	r3, r3, #32
 80095e8:	662b      	str	r3, [r5, #96]	; 0x60
}
 80095ea:	b003      	add	sp, #12
 80095ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095ee:	68aa      	ldr	r2, [r5, #8]
 80095f0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80095f4:	d002      	beq.n	80095fc <SPI_EndRxTxTransaction.constprop.0+0xe0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095f6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80095fa:	d1cb      	bne.n	8009594 <SPI_EndRxTxTransaction.constprop.0+0x78>
          __HAL_SPI_DISABLE(hspi);
 80095fc:	681a      	ldr	r2, [r3, #0]
 80095fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009602:	601a      	str	r2, [r3, #0]
 8009604:	e7c6      	b.n	8009594 <SPI_EndRxTxTransaction.constprop.0+0x78>
 8009606:	bf00      	nop

08009608 <HAL_SPI_Init>:
  if (hspi == NULL)
 8009608:	2800      	cmp	r0, #0
 800960a:	d077      	beq.n	80096fc <HAL_SPI_Init+0xf4>
{
 800960c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009610:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009612:	4604      	mov	r4, r0
 8009614:	2e00      	cmp	r6, #0
 8009616:	d058      	beq.n	80096ca <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009618:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800961a:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 800961e:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009622:	2200      	movs	r2, #0
 8009624:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8009626:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800962a:	2b00      	cmp	r3, #0
 800962c:	d059      	beq.n	80096e2 <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 800962e:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009630:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8009632:	2302      	movs	r3, #2
 8009634:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8009638:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800963a:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800963e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009642:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009644:	d947      	bls.n	80096d6 <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009646:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 800964a:	d159      	bne.n	8009700 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800964c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800964e:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009650:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8009654:	6862      	ldr	r2, [r4, #4]
 8009656:	68a3      	ldr	r3, [r4, #8]
 8009658:	f402 7282 	and.w	r2, r2, #260	; 0x104
 800965c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009660:	431a      	orrs	r2, r3
 8009662:	6923      	ldr	r3, [r4, #16]
 8009664:	f003 0302 	and.w	r3, r3, #2
 8009668:	4313      	orrs	r3, r2
 800966a:	6962      	ldr	r2, [r4, #20]
 800966c:	f002 0201 	and.w	r2, r2, #1
 8009670:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009672:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009674:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 8009678:	f003 0308 	and.w	r3, r3, #8
 800967c:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009680:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009682:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009686:	f003 0838 	and.w	r8, r3, #56	; 0x38
 800968a:	69a6      	ldr	r6, [r4, #24]
 800968c:	6a23      	ldr	r3, [r4, #32]
 800968e:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8009692:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8009696:	4313      	orrs	r3, r2
 8009698:	ea43 0308 	orr.w	r3, r3, r8
 800969c:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800969e:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80096a0:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80096a2:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80096a6:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80096a8:	ea4e 0306 	orr.w	r3, lr, r6
 80096ac:	ea43 030c 	orr.w	r3, r3, ip
 80096b0:	4303      	orrs	r3, r0
 80096b2:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80096b4:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80096b6:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80096b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80096bc:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80096be:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80096c0:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80096c2:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 80096c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80096ca:	6843      	ldr	r3, [r0, #4]
 80096cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096d0:	d0a5      	beq.n	800961e <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80096d2:	61c6      	str	r6, [r0, #28]
 80096d4:	e7a3      	b.n	800961e <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80096d6:	d00b      	beq.n	80096f0 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80096d8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80096dc:	2500      	movs	r5, #0
 80096de:	62a5      	str	r5, [r4, #40]	; 0x28
 80096e0:	e7b8      	b.n	8009654 <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 80096e2:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80096e6:	4620      	mov	r0, r4
 80096e8:	f7fc fafa 	bl	8005ce0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80096ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80096ee:	e79e      	b.n	800962e <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80096f0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80096f2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80096f6:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 80096fa:	e7ab      	b.n	8009654 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 80096fc:	2001      	movs	r0, #1
}
 80096fe:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009700:	2000      	movs	r0, #0
 8009702:	e7eb      	b.n	80096dc <HAL_SPI_Init+0xd4>

08009704 <HAL_SPI_TransmitReceive_DMA>:
{
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8009708:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 800970c:	2801      	cmp	r0, #1
 800970e:	f000 808c 	beq.w	800982a <HAL_SPI_TransmitReceive_DMA+0x126>
 8009712:	2001      	movs	r0, #1
 8009714:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
  tmp_state           = hspi->State;
 8009718:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 800971c:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800971e:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 8009720:	fa5f fc80 	uxtb.w	ip, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8009724:	d00d      	beq.n	8009742 <HAL_SPI_TransmitReceive_DMA+0x3e>
 8009726:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 800972a:	d004      	beq.n	8009736 <HAL_SPI_TransmitReceive_DMA+0x32>
    errorcode = HAL_BUSY;
 800972c:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 800972e:	2300      	movs	r3, #0
 8009730:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8009734:	bd38      	pop	{r3, r4, r5, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009736:	68a0      	ldr	r0, [r4, #8]
 8009738:	2800      	cmp	r0, #0
 800973a:	d1f7      	bne.n	800972c <HAL_SPI_TransmitReceive_DMA+0x28>
 800973c:	f1bc 0f04 	cmp.w	ip, #4
 8009740:	d1f4      	bne.n	800972c <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009742:	2900      	cmp	r1, #0
 8009744:	d06f      	beq.n	8009826 <HAL_SPI_TransmitReceive_DMA+0x122>
 8009746:	2a00      	cmp	r2, #0
 8009748:	d06d      	beq.n	8009826 <HAL_SPI_TransmitReceive_DMA+0x122>
 800974a:	2b00      	cmp	r3, #0
 800974c:	d06b      	beq.n	8009826 <HAL_SPI_TransmitReceive_DMA+0x122>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800974e:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009752:	63a1      	str	r1, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009754:	2804      	cmp	r0, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009756:	bf1c      	itt	ne
 8009758:	2005      	movne	r0, #5
 800975a:	f884 005d 	strbne.w	r0, [r4, #93]	; 0x5d
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800975e:	6821      	ldr	r1, [r4, #0]
  hspi->TxXferSize  = Size;
 8009760:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009762:	2000      	movs	r0, #0
 8009764:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 8009766:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxXferCount = Size;
 8009768:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 800976c:	e9c4 0013 	strd	r0, r0, [r4, #76]	; 0x4c
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009770:	6848      	ldr	r0, [r1, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009772:	6422      	str	r2, [r4, #64]	; 0x40
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009774:	f420 40c0 	bic.w	r0, r0, #24576	; 0x6000
  hspi->RxXferSize  = Size;
 8009778:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800977c:	6048      	str	r0, [r1, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800977e:	68e0      	ldr	r0, [r4, #12]
 8009780:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8009784:	d95c      	bls.n	8009840 <HAL_SPI_TransmitReceive_DMA+0x13c>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009786:	684b      	ldr	r3, [r1, #4]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009788:	6da0      	ldr	r0, [r4, #88]	; 0x58
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800978a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800978e:	604b      	str	r3, [r1, #4]
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009790:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8009794:	f649 05cd 	movw	r5, #39117	; 0x98cd
 8009798:	2b04      	cmp	r3, #4
 800979a:	f6c0 0500 	movt	r5, #2048	; 0x800
 800979e:	f649 03dd 	movw	r3, #39133	; 0x98dd
 80097a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80097a6:	bf08      	it	eq
 80097a8:	462b      	moveq	r3, r5
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80097aa:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80097ac:	f649 03ed 	movw	r3, #39149	; 0x98ed
 80097b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80097b4:	6343      	str	r3, [r0, #52]	; 0x34
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80097b6:	f649 1c11 	movw	ip, #39185	; 0x9911
  hspi->hdmarx->XferAbortCallback = NULL;
 80097ba:	f04f 0300 	mov.w	r3, #0
 80097be:	6383      	str	r3, [r0, #56]	; 0x38
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80097c0:	f649 2575 	movw	r5, #39541	; 0x9a75
                                 hspi->RxXferCount))
 80097c4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80097c8:	f6c0 0c00 	movt	ip, #2048	; 0x800
 80097cc:	f6c0 0500 	movt	r5, #2048	; 0x800
 80097d0:	bf08      	it	eq
 80097d2:	4665      	moveq	r5, ip
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80097d4:	310c      	adds	r1, #12
 80097d6:	b29b      	uxth	r3, r3
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80097d8:	62c5      	str	r5, [r0, #44]	; 0x2c
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80097da:	f7fd ffe5 	bl	80077a8 <HAL_DMA_Start_IT>
 80097de:	bb30      	cbnz	r0, 800982e <HAL_SPI_TransmitReceive_DMA+0x12a>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80097e0:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80097e2:	6d61      	ldr	r1, [r4, #84]	; 0x54
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80097e4:	6853      	ldr	r3, [r2, #4]
 80097e6:	f043 0301 	orr.w	r3, r3, #1
 80097ea:	6053      	str	r3, [r2, #4]
                                 hspi->TxXferCount))
 80097ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80097ee:	320c      	adds	r2, #12
  hspi->hdmatx->XferCpltCallback     = NULL;
 80097f0:	e9c1 000b 	strd	r0, r0, [r1, #44]	; 0x2c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80097f4:	e9c1 000d 	strd	r0, r0, [r1, #52]	; 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80097f8:	b29b      	uxth	r3, r3
 80097fa:	4608      	mov	r0, r1
 80097fc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80097fe:	f7fd ffd3 	bl	80077a8 <HAL_DMA_Start_IT>
 8009802:	b9a0      	cbnz	r0, 800982e <HAL_SPI_TransmitReceive_DMA+0x12a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009804:	6823      	ldr	r3, [r4, #0]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	0652      	lsls	r2, r2, #25
 800980a:	d403      	bmi.n	8009814 <HAL_SPI_TransmitReceive_DMA+0x110>
    __HAL_SPI_ENABLE(hspi);
 800980c:	681a      	ldr	r2, [r3, #0]
 800980e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009812:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009814:	685a      	ldr	r2, [r3, #4]
 8009816:	f042 0220 	orr.w	r2, r2, #32
 800981a:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800981c:	685a      	ldr	r2, [r3, #4]
 800981e:	f042 0202 	orr.w	r2, r2, #2
 8009822:	605a      	str	r2, [r3, #4]
 8009824:	e783      	b.n	800972e <HAL_SPI_TransmitReceive_DMA+0x2a>
    errorcode = HAL_ERROR;
 8009826:	2001      	movs	r0, #1
 8009828:	e781      	b.n	800972e <HAL_SPI_TransmitReceive_DMA+0x2a>
  __HAL_LOCK(hspi);
 800982a:	2002      	movs	r0, #2
}
 800982c:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800982e:	6e23      	ldr	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 8009830:	2201      	movs	r2, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009832:	f043 0310 	orr.w	r3, r3, #16
 8009836:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009838:	4610      	mov	r0, r2
    hspi->State = HAL_SPI_STATE_READY;
 800983a:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
    goto error;
 800983e:	e776      	b.n	800972e <HAL_SPI_TransmitReceive_DMA+0x2a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009840:	6848      	ldr	r0, [r1, #4]
 8009842:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 8009846:	6048      	str	r0, [r1, #4]
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009848:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800984a:	6980      	ldr	r0, [r0, #24]
 800984c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009850:	d018      	beq.n	8009884 <HAL_SPI_TransmitReceive_DMA+0x180>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009852:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009854:	6983      	ldr	r3, [r0, #24]
 8009856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800985a:	d199      	bne.n	8009790 <HAL_SPI_TransmitReceive_DMA+0x8c>
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800985c:	684b      	ldr	r3, [r1, #4]
 800985e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009862:	604b      	str	r3, [r1, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009864:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8009868:	f013 0f01 	tst.w	r3, #1
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800986c:	684b      	ldr	r3, [r1, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800986e:	d115      	bne.n	800989c <HAL_SPI_TransmitReceive_DMA+0x198>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009870:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009874:	604b      	str	r3, [r1, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009876:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800987a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800987e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8009882:	e785      	b.n	8009790 <HAL_SPI_TransmitReceive_DMA+0x8c>
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8009884:	f013 0f01 	tst.w	r3, #1
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009888:	684b      	ldr	r3, [r1, #4]
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800988a:	d112      	bne.n	80098b2 <HAL_SPI_TransmitReceive_DMA+0x1ae>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800988c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009890:	604b      	str	r3, [r1, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8009892:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009894:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8009898:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800989a:	e7da      	b.n	8009852 <HAL_SPI_TransmitReceive_DMA+0x14e>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800989c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80098a0:	604b      	str	r3, [r1, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80098a2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80098a6:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80098aa:	3301      	adds	r3, #1
 80098ac:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 80098b0:	e76e      	b.n	8009790 <HAL_SPI_TransmitReceive_DMA+0x8c>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80098b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80098b6:	604b      	str	r3, [r1, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80098b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80098ba:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80098be:	3301      	adds	r3, #1
 80098c0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80098c2:	e7c6      	b.n	8009852 <HAL_SPI_TransmitReceive_DMA+0x14e>

080098c4 <HAL_SPI_RxCpltCallback>:
 80098c4:	4770      	bx	lr
 80098c6:	bf00      	nop

080098c8 <HAL_SPI_RxHalfCpltCallback>:
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop

080098cc <SPI_DMAHalfReceiveCplt>:
{
 80098cc:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 80098ce:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80098d0:	f7ff fffa 	bl	80098c8 <HAL_SPI_RxHalfCpltCallback>
}
 80098d4:	bd08      	pop	{r3, pc}
 80098d6:	bf00      	nop

080098d8 <HAL_SPI_TxRxHalfCpltCallback>:
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop

080098dc <SPI_DMAHalfTransmitReceiveCplt>:
{
 80098dc:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80098de:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80098e0:	f7ff fffa 	bl	80098d8 <HAL_SPI_TxRxHalfCpltCallback>
}
 80098e4:	bd08      	pop	{r3, pc}
 80098e6:	bf00      	nop

080098e8 <HAL_SPI_ErrorCallback>:
 80098e8:	4770      	bx	lr
 80098ea:	bf00      	nop

080098ec <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80098ec:	6a80      	ldr	r0, [r0, #40]	; 0x28
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80098ee:	6802      	ldr	r2, [r0, #0]
{
 80098f0:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80098f2:	6853      	ldr	r3, [r2, #4]
 80098f4:	f023 0303 	bic.w	r3, r3, #3
 80098f8:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80098fa:	6e03      	ldr	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80098fc:	2101      	movs	r1, #1
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80098fe:	f043 0310 	orr.w	r3, r3, #16
 8009902:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8009904:	f880 105d 	strb.w	r1, [r0, #93]	; 0x5d
  HAL_SPI_ErrorCallback(hspi);
 8009908:	f7ff ffee 	bl	80098e8 <HAL_SPI_ErrorCallback>
}
 800990c:	bd08      	pop	{r3, pc}
 800990e:	bf00      	nop

08009910 <SPI_DMAReceiveCplt>:
{
 8009910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009912:	4604      	mov	r4, r0
 8009914:	b083      	sub	sp, #12
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009916:	6a85      	ldr	r5, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8009918:	f7fc fe6a 	bl	80065f0 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800991c:	6823      	ldr	r3, [r4, #0]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	0699      	lsls	r1, r3, #26
 8009922:	d460      	bmi.n	80099e6 <SPI_DMAReceiveCplt+0xd6>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009924:	682b      	ldr	r3, [r5, #0]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009926:	68a9      	ldr	r1, [r5, #8]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009928:	685a      	ldr	r2, [r3, #4]
 800992a:	f022 0220 	bic.w	r2, r2, #32
 800992e:	4607      	mov	r7, r0
 8009930:	605a      	str	r2, [r3, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009932:	2900      	cmp	r1, #0
 8009934:	d05c      	beq.n	80099f0 <SPI_DMAReceiveCplt+0xe0>
 8009936:	6868      	ldr	r0, [r5, #4]
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009938:	685a      	ldr	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800993a:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800993e:	f022 0201 	bic.w	r2, r2, #1
 8009942:	605a      	str	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009944:	d079      	beq.n	8009a3a <SPI_DMAReceiveCplt+0x12a>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009946:	f7fc fe53 	bl	80065f0 <HAL_GetTick>
 800994a:	f107 0464 	add.w	r4, r7, #100	; 0x64
 800994e:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8009950:	f7fc fe4e 	bl	80065f0 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009954:	f240 5378 	movw	r3, #1400	; 0x578
 8009958:	f2c2 0300 	movt	r3, #8192	; 0x2000
  tmp_tickstart = HAL_GetTick();
 800995c:	4606      	mov	r6, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8009964:	fb04 f303 	mul.w	r3, r4, r3
 8009968:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800996a:	682b      	ldr	r3, [r5, #0]
 800996c:	689b      	ldr	r3, [r3, #8]
 800996e:	061a      	lsls	r2, r3, #24
 8009970:	d40b      	bmi.n	800998a <SPI_DMAReceiveCplt+0x7a>
 8009972:	e046      	b.n	8009a02 <SPI_DMAReceiveCplt+0xf2>
      if (count == 0U)
 8009974:	9a01      	ldr	r2, [sp, #4]
      count--;
 8009976:	9b01      	ldr	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009978:	6829      	ldr	r1, [r5, #0]
      count--;
 800997a:	3b01      	subs	r3, #1
 800997c:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800997e:	688b      	ldr	r3, [r1, #8]
        tmp_timeout = 0U;
 8009980:	2a00      	cmp	r2, #0
 8009982:	bf08      	it	eq
 8009984:	2400      	moveq	r4, #0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009986:	061b      	lsls	r3, r3, #24
 8009988:	d53b      	bpl.n	8009a02 <SPI_DMAReceiveCplt+0xf2>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800998a:	f7fc fe31 	bl	80065f0 <HAL_GetTick>
 800998e:	1b83      	subs	r3, r0, r6
 8009990:	42a3      	cmp	r3, r4
 8009992:	d3ef      	bcc.n	8009974 <SPI_DMAReceiveCplt+0x64>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009994:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009998:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800999a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800999e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80099a2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099a4:	d055      	beq.n	8009a52 <SPI_DMAReceiveCplt+0x142>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80099a6:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80099a8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80099ac:	d107      	bne.n	80099be <SPI_DMAReceiveCplt+0xae>
          SPI_RESET_CRC(hspi);
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099bc:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80099be:	2301      	movs	r3, #1
 80099c0:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099c4:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80099c6:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099c8:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 80099cc:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099d0:	662b      	str	r3, [r5, #96]	; 0x60
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80099d2:	2320      	movs	r3, #32
 80099d4:	662b      	str	r3, [r5, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 80099d6:	2301      	movs	r3, #1
    hspi->RxXferCount = 0U;
 80099d8:	2200      	movs	r2, #0
 80099da:	f8a5 2046 	strh.w	r2, [r5, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80099de:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80099e2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80099e4:	bb23      	cbnz	r3, 8009a30 <SPI_DMAReceiveCplt+0x120>
  HAL_SPI_RxCpltCallback(hspi);
 80099e6:	4628      	mov	r0, r5
 80099e8:	f7ff ff6c 	bl	80098c4 <HAL_SPI_RxCpltCallback>
}
 80099ec:	b003      	add	sp, #12
 80099ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80099f0:	686a      	ldr	r2, [r5, #4]
 80099f2:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80099f6:	685a      	ldr	r2, [r3, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80099f8:	d027      	beq.n	8009a4a <SPI_DMAReceiveCplt+0x13a>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80099fa:	f022 0201 	bic.w	r2, r2, #1
 80099fe:	605a      	str	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a00:	e7a1      	b.n	8009946 <SPI_DMAReceiveCplt+0x36>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a02:	686b      	ldr	r3, [r5, #4]
 8009a04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a08:	d1e5      	bne.n	80099d6 <SPI_DMAReceiveCplt+0xc6>
 8009a0a:	68ab      	ldr	r3, [r5, #8]
 8009a0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a10:	d002      	beq.n	8009a18 <SPI_DMAReceiveCplt+0x108>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a16:	d1de      	bne.n	80099d6 <SPI_DMAReceiveCplt+0xc6>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a18:	463a      	mov	r2, r7
 8009a1a:	2164      	movs	r1, #100	; 0x64
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	f7ff fcaf 	bl	8009380 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	d0d7      	beq.n	80099d6 <SPI_DMAReceiveCplt+0xc6>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a26:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8009a28:	f043 0320 	orr.w	r3, r3, #32
 8009a2c:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 8009a2e:	e7d0      	b.n	80099d2 <SPI_DMAReceiveCplt+0xc2>
      HAL_SPI_ErrorCallback(hspi);
 8009a30:	4628      	mov	r0, r5
 8009a32:	f7ff ff59 	bl	80098e8 <HAL_SPI_ErrorCallback>
}
 8009a36:	b003      	add	sp, #12
 8009a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a3a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8009a3e:	d114      	bne.n	8009a6a <SPI_DMAReceiveCplt+0x15a>
    __HAL_SPI_DISABLE(hspi);
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a46:	601a      	str	r2, [r3, #0]
 8009a48:	e77d      	b.n	8009946 <SPI_DMAReceiveCplt+0x36>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009a4a:	f022 0203 	bic.w	r2, r2, #3
 8009a4e:	605a      	str	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a50:	e779      	b.n	8009946 <SPI_DMAReceiveCplt+0x36>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a52:	68aa      	ldr	r2, [r5, #8]
 8009a54:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8009a58:	d002      	beq.n	8009a60 <SPI_DMAReceiveCplt+0x150>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a5a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8009a5e:	d1a2      	bne.n	80099a6 <SPI_DMAReceiveCplt+0x96>
          __HAL_SPI_DISABLE(hspi);
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a66:	601a      	str	r2, [r3, #0]
 8009a68:	e79d      	b.n	80099a6 <SPI_DMAReceiveCplt+0x96>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a6a:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009a6e:	d0e7      	beq.n	8009a40 <SPI_DMAReceiveCplt+0x130>
 8009a70:	e769      	b.n	8009946 <SPI_DMAReceiveCplt+0x36>
 8009a72:	bf00      	nop

08009a74 <SPI_DMATransmitReceiveCplt>:
{
 8009a74:	b538      	push	{r3, r4, r5, lr}
 8009a76:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009a78:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8009a7a:	f7fc fdb9 	bl	80065f0 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009a7e:	682b      	ldr	r3, [r5, #0]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	069b      	lsls	r3, r3, #26
 8009a84:	d41b      	bmi.n	8009abe <SPI_DMATransmitReceiveCplt+0x4a>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009a86:	6822      	ldr	r2, [r4, #0]
 8009a88:	6853      	ldr	r3, [r2, #4]
 8009a8a:	f023 0320 	bic.w	r3, r3, #32
 8009a8e:	4601      	mov	r1, r0
 8009a90:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009a92:	4620      	mov	r0, r4
 8009a94:	f7ff fd42 	bl	800951c <SPI_EndRxTxTransaction.constprop.0>
 8009a98:	b118      	cbz	r0, 8009aa2 <SPI_DMATransmitReceiveCplt+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a9a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009a9c:	f043 0320 	orr.w	r3, r3, #32
 8009aa0:	6623      	str	r3, [r4, #96]	; 0x60
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009aa2:	6821      	ldr	r1, [r4, #0]
 8009aa4:	684b      	ldr	r3, [r1, #4]
    hspi->TxXferCount = 0U;
 8009aa6:	2200      	movs	r2, #0
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009aa8:	f023 0303 	bic.w	r3, r3, #3
    hspi->State = HAL_SPI_STATE_READY;
 8009aac:	2001      	movs	r0, #1
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009aae:	604b      	str	r3, [r1, #4]
    hspi->TxXferCount = 0U;
 8009ab0:	87e2      	strh	r2, [r4, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8009ab2:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8009ab6:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009aba:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009abc:	b91b      	cbnz	r3, 8009ac6 <SPI_DMATransmitReceiveCplt+0x52>
  HAL_SPI_TxRxCpltCallback(hspi);
 8009abe:	4620      	mov	r0, r4
 8009ac0:	f7fa f98a 	bl	8003dd8 <HAL_SPI_TxRxCpltCallback>
}
 8009ac4:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	f7ff ff0e 	bl	80098e8 <HAL_SPI_ErrorCallback>
}
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	bf00      	nop

08009ad0 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8009ad0:	6802      	ldr	r2, [r0, #0]
{
 8009ad2:	b510      	push	{r4, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8009ad4:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8009ad6:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009ad8:	f003 0c41 	and.w	ip, r3, #65	; 0x41
 8009adc:	f1bc 0f01 	cmp.w	ip, #1
{
 8009ae0:	b084      	sub	sp, #16
 8009ae2:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009ae4:	d060      	beq.n	8009ba8 <HAL_SPI_IRQHandler+0xd8>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009ae6:	0798      	lsls	r0, r3, #30
 8009ae8:	d501      	bpl.n	8009aee <HAL_SPI_IRQHandler+0x1e>
 8009aea:	0608      	lsls	r0, r1, #24
 8009aec:	d464      	bmi.n	8009bb8 <HAL_SPI_IRQHandler+0xe8>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009aee:	f413 7fb0 	tst.w	r3, #352	; 0x160
 8009af2:	d057      	beq.n	8009ba4 <HAL_SPI_IRQHandler+0xd4>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009af4:	0688      	lsls	r0, r1, #26
 8009af6:	d555      	bpl.n	8009ba4 <HAL_SPI_IRQHandler+0xd4>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009af8:	0658      	lsls	r0, r3, #25
 8009afa:	d50e      	bpl.n	8009b1a <HAL_SPI_IRQHandler+0x4a>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009afc:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8009b00:	2803      	cmp	r0, #3
 8009b02:	d063      	beq.n	8009bcc <HAL_SPI_IRQHandler+0xfc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009b04:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009b06:	f040 0004 	orr.w	r0, r0, #4
 8009b0a:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	9000      	str	r0, [sp, #0]
 8009b10:	68d0      	ldr	r0, [r2, #12]
 8009b12:	9000      	str	r0, [sp, #0]
 8009b14:	6890      	ldr	r0, [r2, #8]
 8009b16:	9000      	str	r0, [sp, #0]
 8009b18:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009b1a:	0698      	lsls	r0, r3, #26
 8009b1c:	d50c      	bpl.n	8009b38 <HAL_SPI_IRQHandler+0x68>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009b1e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009b20:	f040 0001 	orr.w	r0, r0, #1
 8009b24:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009b26:	2000      	movs	r0, #0
 8009b28:	9002      	str	r0, [sp, #8]
 8009b2a:	6890      	ldr	r0, [r2, #8]
 8009b2c:	9002      	str	r0, [sp, #8]
 8009b2e:	6810      	ldr	r0, [r2, #0]
 8009b30:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8009b34:	6010      	str	r0, [r2, #0]
 8009b36:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009b38:	05d8      	lsls	r0, r3, #23
 8009b3a:	d508      	bpl.n	8009b4e <HAL_SPI_IRQHandler+0x7e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b3c:	6e23      	ldr	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b3e:	2000      	movs	r0, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b40:	f043 0308 	orr.w	r3, r3, #8
 8009b44:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b46:	9003      	str	r0, [sp, #12]
 8009b48:	6893      	ldr	r3, [r2, #8]
 8009b4a:	9303      	str	r3, [sp, #12]
 8009b4c:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b4e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009b50:	b343      	cbz	r3, 8009ba4 <HAL_SPI_IRQHandler+0xd4>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009b52:	6853      	ldr	r3, [r2, #4]
 8009b54:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8009b58:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8009b5a:	2001      	movs	r0, #1
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009b5c:	078b      	lsls	r3, r1, #30
      hspi->State = HAL_SPI_STATE_READY;
 8009b5e:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009b62:	d02f      	beq.n	8009bc4 <HAL_SPI_IRQHandler+0xf4>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009b64:	6853      	ldr	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8009b66:	6da0      	ldr	r0, [r4, #88]	; 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009b68:	f023 0303 	bic.w	r3, r3, #3
 8009b6c:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8009b6e:	b158      	cbz	r0, 8009b88 <HAL_SPI_IRQHandler+0xb8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b70:	f649 33dd 	movw	r3, #39901	; 0x9bdd
 8009b74:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009b78:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009b7a:	f7fd fea9 	bl	80078d0 <HAL_DMA_Abort_IT>
 8009b7e:	b118      	cbz	r0, 8009b88 <HAL_SPI_IRQHandler+0xb8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b80:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b86:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009b88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b8a:	b158      	cbz	r0, 8009ba4 <HAL_SPI_IRQHandler+0xd4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b8c:	f649 33dd 	movw	r3, #39901	; 0x9bdd
 8009b90:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009b94:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009b96:	f7fd fe9b 	bl	80078d0 <HAL_DMA_Abort_IT>
 8009b9a:	b118      	cbz	r0, 8009ba4 <HAL_SPI_IRQHandler+0xd4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b9c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ba2:	6623      	str	r3, [r4, #96]	; 0x60
}
 8009ba4:	b004      	add	sp, #16
 8009ba6:	bd10      	pop	{r4, pc}
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009ba8:	f011 0f40 	tst.w	r1, #64	; 0x40
 8009bac:	d09b      	beq.n	8009ae6 <HAL_SPI_IRQHandler+0x16>
    hspi->RxISR(hspi);
 8009bae:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
}
 8009bb0:	b004      	add	sp, #16
 8009bb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hspi->TxISR(hspi);
 8009bb6:	4718      	bx	r3
 8009bb8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8009bba:	4620      	mov	r0, r4
}
 8009bbc:	b004      	add	sp, #16
 8009bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hspi->TxISR(hspi);
 8009bc2:	4718      	bx	r3
        HAL_SPI_ErrorCallback(hspi);
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f7ff fe8f 	bl	80098e8 <HAL_SPI_ErrorCallback>
 8009bca:	e7eb      	b.n	8009ba4 <HAL_SPI_IRQHandler+0xd4>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009bcc:	2300      	movs	r3, #0
 8009bce:	9301      	str	r3, [sp, #4]
 8009bd0:	68d3      	ldr	r3, [r2, #12]
 8009bd2:	9301      	str	r3, [sp, #4]
 8009bd4:	6893      	ldr	r3, [r2, #8]
 8009bd6:	9301      	str	r3, [sp, #4]
 8009bd8:	9b01      	ldr	r3, [sp, #4]
        return;
 8009bda:	e7e3      	b.n	8009ba4 <HAL_SPI_IRQHandler+0xd4>

08009bdc <SPI_DMAAbortOnError>:
{
 8009bdc:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009bde:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 8009be0:	2300      	movs	r3, #0
 8009be2:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8009be6:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8009be8:	f7ff fe7e 	bl	80098e8 <HAL_SPI_ErrorCallback>
}
 8009bec:	bd08      	pop	{r3, pc}
 8009bee:	bf00      	nop

08009bf0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bf0:	6a03      	ldr	r3, [r0, #32]
 8009bf2:	f023 0301 	bic.w	r3, r3, #1
 8009bf6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bf8:	6a03      	ldr	r3, [r0, #32]
{
 8009bfa:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bfc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bfe:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c00:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009c02:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009c06:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c0a:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= OC_Config->OCMode;
 8009c0e:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c10:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= OC_Config->OCPolarity;
 8009c14:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8009c16:	f023 0302 	bic.w	r3, r3, #2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c1a:	4560      	cmp	r0, ip
  tmpccer |= OC_Config->OCPolarity;
 8009c1c:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c20:	d017      	beq.n	8009c52 <TIM_OC1_SetConfig+0x62>
 8009c22:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8009c26:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c2a:	4560      	cmp	r0, ip
 8009c2c:	d011      	beq.n	8009c52 <TIM_OC1_SetConfig+0x62>
 8009c2e:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 8009c32:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c36:	4560      	cmp	r0, ip
 8009c38:	d00b      	beq.n	8009c52 <TIM_OC1_SetConfig+0x62>
 8009c3a:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 8009c3e:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c42:	4560      	cmp	r0, ip
 8009c44:	d005      	beq.n	8009c52 <TIM_OC1_SetConfig+0x62>
 8009c46:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 8009c4a:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c4e:	4560      	cmp	r0, ip
 8009c50:	d10d      	bne.n	8009c6e <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009c52:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c54:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8009c58:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c5a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009c5e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c62:	ea45 0c06 	orr.w	ip, r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8009c66:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c6a:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009c6e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009c70:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009c72:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009c74:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8009c76:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8009c78:	6203      	str	r3, [r0, #32]
}
 8009c7a:	4770      	bx	lr

08009c7c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c7c:	6a03      	ldr	r3, [r0, #32]
 8009c7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c82:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c84:	6a03      	ldr	r3, [r0, #32]
{
 8009c86:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c88:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c8a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c8c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c8e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009c92:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c96:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= OC_Config->OCMode;
 8009c9a:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c9c:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ca0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8009ca2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ca6:	4560      	cmp	r0, ip
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ca8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009cac:	d018      	beq.n	8009ce0 <TIM_OC3_SetConfig+0x64>
 8009cae:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8009cb2:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009cb6:	4560      	cmp	r0, ip
 8009cb8:	d012      	beq.n	8009ce0 <TIM_OC3_SetConfig+0x64>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cba:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 8009cbe:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009cc2:	4560      	cmp	r0, ip
 8009cc4:	d013      	beq.n	8009cee <TIM_OC3_SetConfig+0x72>
 8009cc6:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 8009cca:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009cce:	4560      	cmp	r0, ip
 8009cd0:	d00d      	beq.n	8009cee <TIM_OC3_SetConfig+0x72>
 8009cd2:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 8009cd6:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009cda:	4560      	cmp	r0, ip
 8009cdc:	d10f      	bne.n	8009cfe <TIM_OC3_SetConfig+0x82>
 8009cde:	e006      	b.n	8009cee <TIM_OC3_SetConfig+0x72>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009ce0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ce2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009ce6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8009cea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009cee:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009cf2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009cf6:	ea45 0c06 	orr.w	ip, r5, r6
 8009cfa:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009cfe:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009d00:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009d02:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009d04:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8009d06:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8009d08:	6203      	str	r3, [r0, #32]
}
 8009d0a:	4770      	bx	lr

08009d0c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d0c:	6a03      	ldr	r3, [r0, #32]
 8009d0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d12:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d14:	6a03      	ldr	r3, [r0, #32]
{
 8009d16:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d18:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d1a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d1c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d1e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009d22:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009d26:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d2a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009d2e:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d32:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8009d34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009d38:	4560      	cmp	r0, ip
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d3a:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009d3e:	d018      	beq.n	8009d72 <TIM_OC4_SetConfig+0x66>
 8009d40:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8009d44:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009d48:	4560      	cmp	r0, ip
 8009d4a:	d012      	beq.n	8009d72 <TIM_OC4_SetConfig+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d4c:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 8009d50:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009d54:	4560      	cmp	r0, ip
 8009d56:	d013      	beq.n	8009d80 <TIM_OC4_SetConfig+0x74>
 8009d58:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 8009d5c:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009d60:	4560      	cmp	r0, ip
 8009d62:	d00d      	beq.n	8009d80 <TIM_OC4_SetConfig+0x74>
 8009d64:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 8009d68:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009d6c:	4560      	cmp	r0, ip
 8009d6e:	d10f      	bne.n	8009d90 <TIM_OC4_SetConfig+0x84>
 8009d70:	e006      	b.n	8009d80 <TIM_OC4_SetConfig+0x74>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009d72:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8009d74:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009d78:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8009d7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009d80:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009d84:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009d88:	ea45 0c06 	orr.w	ip, r5, r6
 8009d8c:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d90:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009d92:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009d94:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009d96:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8009d98:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8009d9a:	6203      	str	r3, [r0, #32]
}
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop

08009da0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8009da0:	2800      	cmp	r0, #0
 8009da2:	f000 8090 	beq.w	8009ec6 <HAL_TIM_Base_Init+0x126>
{
 8009da6:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009da8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009dac:	4604      	mov	r4, r0
 8009dae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d07c      	beq.n	8009eb0 <HAL_TIM_Base_Init+0x110>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009db6:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009db8:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
  htim->State = HAL_TIM_STATE_BUSY;
 8009dbc:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009dbe:	f2c4 0101 	movt	r1, #16385	; 0x4001
  htim->State = HAL_TIM_STATE_BUSY;
 8009dc2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009dc6:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8009dc8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009dca:	d05d      	beq.n	8009e88 <HAL_TIM_Base_Init+0xe8>
 8009dcc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009dd0:	d02d      	beq.n	8009e2e <HAL_TIM_Base_Init+0x8e>
 8009dd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009dd6:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009dda:	428a      	cmp	r2, r1
 8009ddc:	d027      	beq.n	8009e2e <HAL_TIM_Base_Init+0x8e>
 8009dde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009de2:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009de6:	428a      	cmp	r2, r1
 8009de8:	d021      	beq.n	8009e2e <HAL_TIM_Base_Init+0x8e>
 8009dea:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 8009dee:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009df2:	428a      	cmp	r2, r1
 8009df4:	d048      	beq.n	8009e88 <HAL_TIM_Base_Init+0xe8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009df6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009dfa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009dfe:	428a      	cmp	r2, r1
 8009e00:	d05b      	beq.n	8009eba <HAL_TIM_Base_Init+0x11a>
 8009e02:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8009e06:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009e0a:	428a      	cmp	r2, r1
 8009e0c:	d055      	beq.n	8009eba <HAL_TIM_Base_Init+0x11a>
 8009e0e:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8009e12:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009e16:	428a      	cmp	r2, r1
 8009e18:	d04f      	beq.n	8009eba <HAL_TIM_Base_Init+0x11a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e1a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e1c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e22:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8009e24:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8009e26:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e28:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009e2a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e2c:	e010      	b.n	8009e50 <HAL_TIM_Base_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8009e2e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e30:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009e36:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e3c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e3e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e44:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e46:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8009e48:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009e4a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e4c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009e4e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8009e50:	2301      	movs	r3, #1
 8009e52:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e54:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e58:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8009e5c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009e60:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009e64:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e70:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009e74:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e78:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009e7c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009e80:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8009e84:	2000      	movs	r0, #0
}
 8009e86:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8009e88:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e8a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009e90:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e96:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e98:	69a1      	ldr	r1, [r4, #24]
 8009e9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e9e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8009ea0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ea2:	68e3      	ldr	r3, [r4, #12]
 8009ea4:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009ea6:	6863      	ldr	r3, [r4, #4]
 8009ea8:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8009eaa:	6963      	ldr	r3, [r4, #20]
 8009eac:	6313      	str	r3, [r2, #48]	; 0x30
 8009eae:	e7cf      	b.n	8009e50 <HAL_TIM_Base_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 8009eb0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009eb4:	f7fc f93a 	bl	800612c <HAL_TIM_Base_MspInit>
 8009eb8:	e77d      	b.n	8009db6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009eba:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ebc:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ec2:	4303      	orrs	r3, r0
 8009ec4:	e7e9      	b.n	8009e9a <HAL_TIM_Base_Init+0xfa>
    return HAL_ERROR;
 8009ec6:	2001      	movs	r0, #1
}
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop

08009ecc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009ecc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d12e      	bne.n	8009f32 <HAL_TIM_Base_Start_IT+0x66>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009ed4:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8009ed6:	2202      	movs	r2, #2
 8009ed8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009edc:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ede:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 8009ee2:	f2c4 0101 	movt	r1, #16385	; 0x4001
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009ee6:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009eea:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009eec:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009eee:	d022      	beq.n	8009f36 <HAL_TIM_Base_Start_IT+0x6a>
 8009ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ef4:	d01f      	beq.n	8009f36 <HAL_TIM_Base_Start_IT+0x6a>
 8009ef6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009efa:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d019      	beq.n	8009f36 <HAL_TIM_Base_Start_IT+0x6a>
 8009f02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f06:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d013      	beq.n	8009f36 <HAL_TIM_Base_Start_IT+0x6a>
 8009f0e:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8009f12:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d00d      	beq.n	8009f36 <HAL_TIM_Base_Start_IT+0x6a>
 8009f1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009f1e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d007      	beq.n	8009f36 <HAL_TIM_Base_Start_IT+0x6a>
    __HAL_TIM_ENABLE(htim);
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8009f2c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8009f2e:	601a      	str	r2, [r3, #0]
 8009f30:	4770      	bx	lr
    return HAL_ERROR;
 8009f32:	2001      	movs	r0, #1
 8009f34:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f36:	6899      	ldr	r1, [r3, #8]
 8009f38:	2207      	movs	r2, #7
 8009f3a:	f2c0 0201 	movt	r2, #1
 8009f3e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f40:	2a06      	cmp	r2, #6
 8009f42:	d002      	beq.n	8009f4a <HAL_TIM_Base_Start_IT+0x7e>
 8009f44:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8009f48:	d1ed      	bne.n	8009f26 <HAL_TIM_Base_Start_IT+0x5a>
  return HAL_OK;
 8009f4a:	2000      	movs	r0, #0
}
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop

08009f50 <HAL_TIM_PWM_MspInit>:
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop

08009f54 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8009f54:	2800      	cmp	r0, #0
 8009f56:	f000 8090 	beq.w	800a07a <HAL_TIM_PWM_Init+0x126>
{
 8009f5a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009f5c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009f60:	4604      	mov	r4, r0
 8009f62:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d07c      	beq.n	800a064 <HAL_TIM_PWM_Init+0x110>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f6a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f6c:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
  htim->State = HAL_TIM_STATE_BUSY;
 8009f70:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f72:	f2c4 0101 	movt	r1, #16385	; 0x4001
  htim->State = HAL_TIM_STATE_BUSY;
 8009f76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f7a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8009f7c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f7e:	d05d      	beq.n	800a03c <HAL_TIM_PWM_Init+0xe8>
 8009f80:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009f84:	d02d      	beq.n	8009fe2 <HAL_TIM_PWM_Init+0x8e>
 8009f86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009f8a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009f8e:	428a      	cmp	r2, r1
 8009f90:	d027      	beq.n	8009fe2 <HAL_TIM_PWM_Init+0x8e>
 8009f92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009f96:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009f9a:	428a      	cmp	r2, r1
 8009f9c:	d021      	beq.n	8009fe2 <HAL_TIM_PWM_Init+0x8e>
 8009f9e:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 8009fa2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009fa6:	428a      	cmp	r2, r1
 8009fa8:	d048      	beq.n	800a03c <HAL_TIM_PWM_Init+0xe8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009faa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009fae:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009fb2:	428a      	cmp	r2, r1
 8009fb4:	d05b      	beq.n	800a06e <HAL_TIM_PWM_Init+0x11a>
 8009fb6:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8009fba:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009fbe:	428a      	cmp	r2, r1
 8009fc0:	d055      	beq.n	800a06e <HAL_TIM_PWM_Init+0x11a>
 8009fc2:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8009fc6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009fca:	428a      	cmp	r2, r1
 8009fcc:	d04f      	beq.n	800a06e <HAL_TIM_PWM_Init+0x11a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009fce:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009fd0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009fd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009fd6:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8009fd8:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8009fda:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009fdc:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009fde:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009fe0:	e010      	b.n	800a004 <HAL_TIM_PWM_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8009fe2:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009fe4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009fea:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8009fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ff0:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ff2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ff4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ff8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ffa:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8009ffc:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009ffe:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a000:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a002:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800a004:	2301      	movs	r3, #1
 800a006:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a008:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a00c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800a010:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800a014:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800a018:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800a01c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a020:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a024:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800a028:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a02c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800a030:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800a034:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800a038:	2000      	movs	r0, #0
}
 800a03a:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 800a03c:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a03e:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a044:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800a046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a04a:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a04c:	69a1      	ldr	r1, [r4, #24]
 800a04e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a052:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800a054:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a056:	68e3      	ldr	r3, [r4, #12]
 800a058:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a05a:	6863      	ldr	r3, [r4, #4]
 800a05c:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800a05e:	6963      	ldr	r3, [r4, #20]
 800a060:	6313      	str	r3, [r2, #48]	; 0x30
 800a062:	e7cf      	b.n	800a004 <HAL_TIM_PWM_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 800a064:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800a068:	f7ff ff72 	bl	8009f50 <HAL_TIM_PWM_MspInit>
 800a06c:	e77d      	b.n	8009f6a <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a06e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a070:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a076:	4303      	orrs	r3, r0
 800a078:	e7e9      	b.n	800a04e <HAL_TIM_PWM_Init+0xfa>
    return HAL_ERROR;
 800a07a:	2001      	movs	r0, #1
}
 800a07c:	4770      	bx	lr
 800a07e:	bf00      	nop

0800a080 <HAL_TIM_PWM_Start>:
 800a080:	2910      	cmp	r1, #16
 800a082:	d80a      	bhi.n	800a09a <HAL_TIM_PWM_Start+0x1a>
 800a084:	e8df f001 	tbb	[pc, r1]
 800a088:	09090969 	.word	0x09090969
 800a08c:	0909096f 	.word	0x0909096f
 800a090:	09090977 	.word	0x09090977
 800a094:	0909097c 	.word	0x0909097c
 800a098:	85          	.byte	0x85
 800a099:	00          	.byte	0x00
 800a09a:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d15f      	bne.n	800a162 <HAL_TIM_PWM_Start+0xe2>
 800a0a2:	2910      	cmp	r1, #16
 800a0a4:	d80a      	bhi.n	800a0bc <HAL_TIM_PWM_Start+0x3c>
 800a0a6:	e8df f001 	tbb	[pc, r1]
 800a0aa:	099d      	.short	0x099d
 800a0ac:	09620909 	.word	0x09620909
 800a0b0:	09840909 	.word	0x09840909
 800a0b4:	09800909 	.word	0x09800909
 800a0b8:	0909      	.short	0x0909
 800a0ba:	7c          	.byte	0x7c
 800a0bb:	00          	.byte	0x00
 800a0bc:	2302      	movs	r3, #2
 800a0be:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800a0c2:	6803      	ldr	r3, [r0, #0]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	6a18      	ldr	r0, [r3, #32]
 800a0c8:	f001 011f 	and.w	r1, r1, #31
 800a0cc:	fa02 f101 	lsl.w	r1, r2, r1
 800a0d0:	ea20 0001 	bic.w	r0, r0, r1
 800a0d4:	6218      	str	r0, [r3, #32]
 800a0d6:	6a18      	ldr	r0, [r3, #32]
 800a0d8:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 800a0dc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0e0:	4301      	orrs	r1, r0
 800a0e2:	4293      	cmp	r3, r2
 800a0e4:	6219      	str	r1, [r3, #32]
 800a0e6:	d068      	beq.n	800a1ba <HAL_TIM_PWM_Start+0x13a>
 800a0e8:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 800a0ec:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d072      	beq.n	800a1da <HAL_TIM_PWM_Start+0x15a>
 800a0f4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a0f8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d06c      	beq.n	800a1da <HAL_TIM_PWM_Start+0x15a>
 800a100:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800a104:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a108:	4293      	cmp	r3, r2
 800a10a:	d066      	beq.n	800a1da <HAL_TIM_PWM_Start+0x15a>
 800a10c:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 800a110:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a114:	4293      	cmp	r3, r2
 800a116:	d060      	beq.n	800a1da <HAL_TIM_PWM_Start+0x15a>
 800a118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a11c:	d051      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x142>
 800a11e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a122:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a126:	4293      	cmp	r3, r2
 800a128:	d04b      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x142>
 800a12a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a12e:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a132:	4293      	cmp	r3, r2
 800a134:	d045      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x142>
 800a136:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 800a13a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a13e:	4293      	cmp	r3, r2
 800a140:	d03f      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x142>
 800a142:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a146:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d039      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x142>
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	f042 0201 	orr.w	r2, r2, #1
 800a154:	2000      	movs	r0, #0
 800a156:	601a      	str	r2, [r3, #0]
 800a158:	4770      	bx	lr
 800a15a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d040      	beq.n	800a1e4 <HAL_TIM_PWM_Start+0x164>
 800a162:	2001      	movs	r0, #1
 800a164:	4770      	bx	lr
 800a166:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d1f9      	bne.n	800a162 <HAL_TIM_PWM_Start+0xe2>
 800a16e:	2302      	movs	r3, #2
 800a170:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800a174:	e7a5      	b.n	800a0c2 <HAL_TIM_PWM_Start+0x42>
 800a176:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800a17a:	2b01      	cmp	r3, #1
 800a17c:	d091      	beq.n	800a0a2 <HAL_TIM_PWM_Start+0x22>
 800a17e:	e7f0      	b.n	800a162 <HAL_TIM_PWM_Start+0xe2>
 800a180:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800a184:	3b01      	subs	r3, #1
 800a186:	bf18      	it	ne
 800a188:	2301      	movne	r3, #1
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d089      	beq.n	800a0a2 <HAL_TIM_PWM_Start+0x22>
 800a18e:	2001      	movs	r0, #1
 800a190:	4770      	bx	lr
 800a192:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800a196:	3b01      	subs	r3, #1
 800a198:	bf18      	it	ne
 800a19a:	2301      	movne	r3, #1
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d080      	beq.n	800a0a2 <HAL_TIM_PWM_Start+0x22>
 800a1a0:	e7f5      	b.n	800a18e <HAL_TIM_PWM_Start+0x10e>
 800a1a2:	2302      	movs	r3, #2
 800a1a4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 800a1a8:	e78b      	b.n	800a0c2 <HAL_TIM_PWM_Start+0x42>
 800a1aa:	2302      	movs	r3, #2
 800a1ac:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800a1b0:	e787      	b.n	800a0c2 <HAL_TIM_PWM_Start+0x42>
 800a1b2:	2302      	movs	r3, #2
 800a1b4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800a1b8:	e783      	b.n	800a0c2 <HAL_TIM_PWM_Start+0x42>
 800a1ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a1c0:	645a      	str	r2, [r3, #68]	; 0x44
 800a1c2:	6899      	ldr	r1, [r3, #8]
 800a1c4:	2207      	movs	r2, #7
 800a1c6:	f2c0 0201 	movt	r2, #1
 800a1ca:	400a      	ands	r2, r1
 800a1cc:	2a06      	cmp	r2, #6
 800a1ce:	d002      	beq.n	800a1d6 <HAL_TIM_PWM_Start+0x156>
 800a1d0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800a1d4:	d1bb      	bne.n	800a14e <HAL_TIM_PWM_Start+0xce>
 800a1d6:	2000      	movs	r0, #0
 800a1d8:	4770      	bx	lr
 800a1da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a1e0:	645a      	str	r2, [r3, #68]	; 0x44
 800a1e2:	e799      	b.n	800a118 <HAL_TIM_PWM_Start+0x98>
 800a1e4:	2302      	movs	r3, #2
 800a1e6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 800a1ea:	e76a      	b.n	800a0c2 <HAL_TIM_PWM_Start+0x42>

0800a1ec <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800a1ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	f000 8092 	beq.w	800a31a <HAL_TIM_ConfigClockSource+0x12e>
 800a1f6:	4602      	mov	r2, r0
{
 800a1f8:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800a1fa:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800a1fc:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800a1fe:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800a202:	2001      	movs	r0, #1
 800a204:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800a208:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a20a:	2388      	movs	r3, #136	; 0x88
 800a20c:	f6cf 73ce 	movt	r3, #65486	; 0xffce
 800a210:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800a212:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800a214:	680b      	ldr	r3, [r1, #0]
 800a216:	2b70      	cmp	r3, #112	; 0x70
 800a218:	f000 80ad 	beq.w	800a376 <HAL_TIM_ConfigClockSource+0x18a>
 800a21c:	d827      	bhi.n	800a26e <HAL_TIM_ConfigClockSource+0x82>
 800a21e:	2b50      	cmp	r3, #80	; 0x50
 800a220:	d07d      	beq.n	800a31e <HAL_TIM_ConfigClockSource+0x132>
 800a222:	d943      	bls.n	800a2ac <HAL_TIM_ConfigClockSource+0xc0>
 800a224:	2b60      	cmp	r3, #96	; 0x60
 800a226:	d11a      	bne.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a228:	6a23      	ldr	r3, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a22a:	6848      	ldr	r0, [r1, #4]
 800a22c:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a22e:	f023 0310 	bic.w	r3, r3, #16
 800a232:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a234:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 800a236:	6a23      	ldr	r3, [r4, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a238:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a23c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800a240:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a244:	ea41 3105 	orr.w	r1, r1, r5, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a248:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800a24a:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a24c:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a24e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a256:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 800a25a:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a25c:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800a25e:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800a260:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a262:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a266:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800a26a:	bc30      	pop	{r4, r5}
 800a26c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800a26e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a272:	d06f      	beq.n	800a354 <HAL_TIM_ConfigClockSource+0x168>
 800a274:	d940      	bls.n	800a2f8 <HAL_TIM_ConfigClockSource+0x10c>
 800a276:	2130      	movs	r1, #48	; 0x30
 800a278:	f2c0 0110 	movt	r1, #16
 800a27c:	428b      	cmp	r3, r1
 800a27e:	d00a      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0xaa>
 800a280:	d931      	bls.n	800a2e6 <HAL_TIM_ConfigClockSource+0xfa>
 800a282:	2140      	movs	r1, #64	; 0x40
 800a284:	f2c0 0110 	movt	r1, #16
 800a288:	428b      	cmp	r3, r1
 800a28a:	d004      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0xaa>
 800a28c:	2170      	movs	r1, #112	; 0x70
 800a28e:	f2c0 0110 	movt	r1, #16
 800a292:	428b      	cmp	r3, r1
 800a294:	d1e3      	bne.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
  tmpsmcr = TIMx->SMCR;
 800a296:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a298:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800a29c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a2a0:	4319      	orrs	r1, r3
 800a2a2:	f041 0107 	orr.w	r1, r1, #7
  HAL_StatusTypeDef status = HAL_OK;
 800a2a6:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800a2a8:	60a1      	str	r1, [r4, #8]
}
 800a2aa:	e7d8      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
  switch (sClockSourceConfig->ClockSource)
 800a2ac:	2b40      	cmp	r3, #64	; 0x40
 800a2ae:	d128      	bne.n	800a302 <HAL_TIM_ConfigClockSource+0x116>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a2b0:	684b      	ldr	r3, [r1, #4]
 800a2b2:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800a2b4:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2b6:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800a2ba:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2bc:	6a23      	ldr	r3, [r4, #32]
 800a2be:	f023 0301 	bic.w	r3, r3, #1
 800a2c2:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2c4:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a2c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a2ca:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a2ce:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800a2d0:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800a2d2:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2d4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a2d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a2dc:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 800a2e0:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800a2e2:	60a3      	str	r3, [r4, #8]
}
 800a2e4:	e7bb      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
  switch (sClockSourceConfig->ClockSource)
 800a2e6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a2ea:	d0d4      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0xaa>
 800a2ec:	2120      	movs	r1, #32
 800a2ee:	f2c0 0110 	movt	r1, #16
 800a2f2:	428b      	cmp	r3, r1
 800a2f4:	d0cf      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0xaa>
 800a2f6:	e7b2      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 800a2f8:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800a2fc:	bf18      	it	ne
 800a2fe:	2001      	movne	r0, #1
 800a300:	e7ad      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
  switch (sClockSourceConfig->ClockSource)
 800a302:	d8ac      	bhi.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
 800a304:	2b20      	cmp	r3, #32
 800a306:	d0c6      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0xaa>
 800a308:	d903      	bls.n	800a312 <HAL_TIM_ConfigClockSource+0x126>
 800a30a:	2b30      	cmp	r3, #48	; 0x30
 800a30c:	d0c3      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0xaa>
 800a30e:	2001      	movs	r0, #1
 800a310:	e7a5      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
 800a312:	f033 0110 	bics.w	r1, r3, #16
 800a316:	d1a2      	bne.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
 800a318:	e7bd      	b.n	800a296 <HAL_TIM_ConfigClockSource+0xaa>
  __HAL_LOCK(htim);
 800a31a:	2002      	movs	r0, #2
}
 800a31c:	4770      	bx	lr
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a31e:	684b      	ldr	r3, [r1, #4]
 800a320:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800a322:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a324:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800a328:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a32a:	6a23      	ldr	r3, [r4, #32]
 800a32c:	f023 0301 	bic.w	r3, r3, #1
 800a330:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a332:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a334:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a338:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a33c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800a33e:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800a340:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a342:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a34a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 800a34e:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800a350:	60a3      	str	r3, [r4, #8]
}
 800a352:	e784      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a354:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800a358:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a35a:	432b      	orrs	r3, r5
 800a35c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a35e:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a362:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a366:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a368:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a36a:	68a3      	ldr	r3, [r4, #8]
 800a36c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 800a370:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a372:	60a3      	str	r3, [r4, #8]
      break;
 800a374:	e773      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a376:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800a37a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a37c:	432b      	orrs	r3, r5
 800a37e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a380:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a384:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a388:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800a38a:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800a38c:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a38e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 800a392:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 800a394:	60a3      	str	r3, [r4, #8]
      break;
 800a396:	e762      	b.n	800a25e <HAL_TIM_ConfigClockSource+0x72>

0800a398 <HAL_TIM_OC_DelayElapsedCallback>:
 800a398:	4770      	bx	lr
 800a39a:	bf00      	nop

0800a39c <HAL_TIM_IC_CaptureCallback>:
 800a39c:	4770      	bx	lr
 800a39e:	bf00      	nop

0800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>:
 800a3a0:	4770      	bx	lr
 800a3a2:	bf00      	nop

0800a3a4 <HAL_TIM_TriggerCallback>:
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop

0800a3a8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a3a8:	6803      	ldr	r3, [r0, #0]
 800a3aa:	691a      	ldr	r2, [r3, #16]
 800a3ac:	0791      	lsls	r1, r2, #30
{
 800a3ae:	b510      	push	{r4, lr}
 800a3b0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a3b2:	d503      	bpl.n	800a3bc <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a3b4:	68da      	ldr	r2, [r3, #12]
 800a3b6:	0792      	lsls	r2, r2, #30
 800a3b8:	f100 808a 	bmi.w	800a4d0 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a3bc:	691a      	ldr	r2, [r3, #16]
 800a3be:	0752      	lsls	r2, r2, #29
 800a3c0:	d502      	bpl.n	800a3c8 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a3c2:	68da      	ldr	r2, [r3, #12]
 800a3c4:	0750      	lsls	r0, r2, #29
 800a3c6:	d470      	bmi.n	800a4aa <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a3c8:	691a      	ldr	r2, [r3, #16]
 800a3ca:	0711      	lsls	r1, r2, #28
 800a3cc:	d502      	bpl.n	800a3d4 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a3ce:	68da      	ldr	r2, [r3, #12]
 800a3d0:	0712      	lsls	r2, r2, #28
 800a3d2:	d458      	bmi.n	800a486 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a3d4:	691a      	ldr	r2, [r3, #16]
 800a3d6:	06d1      	lsls	r1, r2, #27
 800a3d8:	d502      	bpl.n	800a3e0 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a3da:	68da      	ldr	r2, [r3, #12]
 800a3dc:	06d2      	lsls	r2, r2, #27
 800a3de:	d43e      	bmi.n	800a45e <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a3e0:	691a      	ldr	r2, [r3, #16]
 800a3e2:	07d0      	lsls	r0, r2, #31
 800a3e4:	d503      	bpl.n	800a3ee <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a3e6:	68da      	ldr	r2, [r3, #12]
 800a3e8:	07d1      	lsls	r1, r2, #31
 800a3ea:	f100 808a 	bmi.w	800a502 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a3ee:	691a      	ldr	r2, [r3, #16]
 800a3f0:	0612      	lsls	r2, r2, #24
 800a3f2:	d503      	bpl.n	800a3fc <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a3f4:	68da      	ldr	r2, [r3, #12]
 800a3f6:	0610      	lsls	r0, r2, #24
 800a3f8:	f100 808b 	bmi.w	800a512 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a3fc:	691a      	ldr	r2, [r3, #16]
 800a3fe:	05d1      	lsls	r1, r2, #23
 800a400:	d503      	bpl.n	800a40a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a402:	68da      	ldr	r2, [r3, #12]
 800a404:	0612      	lsls	r2, r2, #24
 800a406:	f100 808c 	bmi.w	800a522 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a40a:	691a      	ldr	r2, [r3, #16]
 800a40c:	0650      	lsls	r0, r2, #25
 800a40e:	d503      	bpl.n	800a418 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a410:	68da      	ldr	r2, [r3, #12]
 800a412:	0651      	lsls	r1, r2, #25
 800a414:	f100 808d 	bmi.w	800a532 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a418:	691a      	ldr	r2, [r3, #16]
 800a41a:	0692      	lsls	r2, r2, #26
 800a41c:	d503      	bpl.n	800a426 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a41e:	68da      	ldr	r2, [r3, #12]
 800a420:	0690      	lsls	r0, r2, #26
 800a422:	f100 808e 	bmi.w	800a542 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a426:	691a      	ldr	r2, [r3, #16]
 800a428:	02d1      	lsls	r1, r2, #11
 800a42a:	d503      	bpl.n	800a434 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a42c:	68da      	ldr	r2, [r3, #12]
 800a42e:	02d2      	lsls	r2, r2, #11
 800a430:	f100 808f 	bmi.w	800a552 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a434:	691a      	ldr	r2, [r3, #16]
 800a436:	0290      	lsls	r0, r2, #10
 800a438:	d503      	bpl.n	800a442 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a43a:	68da      	ldr	r2, [r3, #12]
 800a43c:	0291      	lsls	r1, r2, #10
 800a43e:	f100 8090 	bmi.w	800a562 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a442:	691a      	ldr	r2, [r3, #16]
 800a444:	0252      	lsls	r2, r2, #9
 800a446:	d503      	bpl.n	800a450 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a448:	68da      	ldr	r2, [r3, #12]
 800a44a:	0250      	lsls	r0, r2, #9
 800a44c:	f100 8091 	bmi.w	800a572 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a450:	691a      	ldr	r2, [r3, #16]
 800a452:	0211      	lsls	r1, r2, #8
 800a454:	d502      	bpl.n	800a45c <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a456:	68da      	ldr	r2, [r3, #12]
 800a458:	0212      	lsls	r2, r2, #8
 800a45a:	d44a      	bmi.n	800a4f2 <HAL_TIM_IRQHandler+0x14a>
}
 800a45c:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a45e:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a462:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a464:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a466:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a468:	69db      	ldr	r3, [r3, #28]
 800a46a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800a46e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a470:	f040 8090 	bne.w	800a594 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a474:	f7ff ff90 	bl	800a398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a478:	4620      	mov	r0, r4
 800a47a:	f7ff ff91 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a47e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a480:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a482:	7722      	strb	r2, [r4, #28]
 800a484:	e7ac      	b.n	800a3e0 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a486:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a48a:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a48c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a48e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a490:	69db      	ldr	r3, [r3, #28]
 800a492:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800a494:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a496:	d17a      	bne.n	800a58e <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a498:	f7ff ff7e 	bl	800a398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a49c:	4620      	mov	r0, r4
 800a49e:	f7ff ff7f 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4a2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a4a4:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4a6:	7722      	strb	r2, [r4, #28]
 800a4a8:	e794      	b.n	800a3d4 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a4aa:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a4ae:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a4b0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a4b2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a4b4:	699b      	ldr	r3, [r3, #24]
 800a4b6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800a4ba:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a4bc:	d164      	bne.n	800a588 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4be:	f7ff ff6b 	bl	800a398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	f7ff ff6c 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4c8:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a4ca:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4cc:	7722      	strb	r2, [r4, #28]
 800a4ce:	e77b      	b.n	800a3c8 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a4d0:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a4d4:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a4d6:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a4d8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a4da:	699b      	ldr	r3, [r3, #24]
 800a4dc:	0799      	lsls	r1, r3, #30
 800a4de:	d150      	bne.n	800a582 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4e0:	f7ff ff5a 	bl	800a398 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	f7ff ff5b 	bl	800a3a0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4ea:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a4ec:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4ee:	7722      	strb	r2, [r4, #28]
 800a4f0:	e764      	b.n	800a3bc <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a4f2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a4f6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a4f8:	611a      	str	r2, [r3, #16]
}
 800a4fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a4fe:	f000 bac7 	b.w	800aa90 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a502:	f06f 0201 	mvn.w	r2, #1
 800a506:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800a508:	4620      	mov	r0, r4
 800a50a:	f7f9 fdf5 	bl	80040f8 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	e76d      	b.n	800a3ee <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a512:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a516:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800a518:	4620      	mov	r0, r4
 800a51a:	f000 faaf 	bl	800aa7c <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a51e:	6823      	ldr	r3, [r4, #0]
 800a520:	e76c      	b.n	800a3fc <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a522:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a526:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800a528:	4620      	mov	r0, r4
 800a52a:	f000 faa9 	bl	800aa80 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a52e:	6823      	ldr	r3, [r4, #0]
 800a530:	e76b      	b.n	800a40a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a532:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a536:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800a538:	4620      	mov	r0, r4
 800a53a:	f7ff ff33 	bl	800a3a4 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a53e:	6823      	ldr	r3, [r4, #0]
 800a540:	e76a      	b.n	800a418 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a542:	f06f 0220 	mvn.w	r2, #32
 800a546:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800a548:	4620      	mov	r0, r4
 800a54a:	f000 fa95 	bl	800aa78 <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a54e:	6823      	ldr	r3, [r4, #0]
 800a550:	e769      	b.n	800a426 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a552:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a556:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a558:	4620      	mov	r0, r4
 800a55a:	f000 fa93 	bl	800aa84 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a55e:	6823      	ldr	r3, [r4, #0]
 800a560:	e768      	b.n	800a434 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a562:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a566:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a568:	4620      	mov	r0, r4
 800a56a:	f000 fa8d 	bl	800aa88 <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a56e:	6823      	ldr	r3, [r4, #0]
 800a570:	e767      	b.n	800a442 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a572:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a576:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 800a578:	4620      	mov	r0, r4
 800a57a:	f000 fa87 	bl	800aa8c <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a57e:	6823      	ldr	r3, [r4, #0]
 800a580:	e766      	b.n	800a450 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 800a582:	f7ff ff0b 	bl	800a39c <HAL_TIM_IC_CaptureCallback>
 800a586:	e7b0      	b.n	800a4ea <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 800a588:	f7ff ff08 	bl	800a39c <HAL_TIM_IC_CaptureCallback>
 800a58c:	e79c      	b.n	800a4c8 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 800a58e:	f7ff ff05 	bl	800a39c <HAL_TIM_IC_CaptureCallback>
 800a592:	e786      	b.n	800a4a2 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 800a594:	f7ff ff02 	bl	800a39c <HAL_TIM_IC_CaptureCallback>
 800a598:	e771      	b.n	800a47e <HAL_TIM_IRQHandler+0xd6>
 800a59a:	bf00      	nop

0800a59c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a59c:	6a03      	ldr	r3, [r0, #32]
 800a59e:	f023 0310 	bic.w	r3, r3, #16
 800a5a2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800a5a4:	6a03      	ldr	r3, [r0, #32]
{
 800a5a6:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 800a5a8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800a5aa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5ac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a5ae:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a5b2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a5b6:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5ba:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a5be:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a5c2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800a5c4:	f023 0320 	bic.w	r3, r3, #32
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a5c8:	4560      	cmp	r0, ip
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a5ca:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a5ce:	d018      	beq.n	800a602 <TIM_OC2_SetConfig+0x66>
 800a5d0:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a5d4:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a5d8:	4560      	cmp	r0, ip
 800a5da:	d012      	beq.n	800a602 <TIM_OC2_SetConfig+0x66>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5dc:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 800a5e0:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a5e4:	4560      	cmp	r0, ip
 800a5e6:	d013      	beq.n	800a610 <TIM_OC2_SetConfig+0x74>
 800a5e8:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 800a5ec:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a5f0:	4560      	cmp	r0, ip
 800a5f2:	d00d      	beq.n	800a610 <TIM_OC2_SetConfig+0x74>
 800a5f4:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 800a5f8:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a5fc:	4560      	cmp	r0, ip
 800a5fe:	d10f      	bne.n	800a620 <TIM_OC2_SetConfig+0x84>
 800a600:	e006      	b.n	800a610 <TIM_OC2_SetConfig+0x74>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a602:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800a604:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a608:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800a60c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a610:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a614:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a618:	ea45 0c06 	orr.w	ip, r5, r6
 800a61c:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800a620:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800a622:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800a624:	6182      	str	r2, [r0, #24]
}
 800a626:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800a628:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800a62a:	6203      	str	r3, [r0, #32]
}
 800a62c:	4770      	bx	lr
 800a62e:	bf00      	nop

0800a630 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800a630:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a634:	2b01      	cmp	r3, #1
 800a636:	f000 810d 	beq.w	800a854 <HAL_TIM_PWM_ConfigChannel+0x224>
 800a63a:	2301      	movs	r3, #1
{
 800a63c:	b570      	push	{r4, r5, r6, lr}
 800a63e:	4604      	mov	r4, r0
 800a640:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800a642:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800a646:	2a14      	cmp	r2, #20
 800a648:	d80c      	bhi.n	800a664 <HAL_TIM_PWM_ConfigChannel+0x34>
 800a64a:	e8df f002 	tbb	[pc, r2]
 800a64e:	0b60      	.short	0x0b60
 800a650:	0b750b0b 	.word	0x0b750b0b
 800a654:	0b8b0b0b 	.word	0x0b8b0b0b
 800a658:	0ba00b0b 	.word	0x0ba00b0b
 800a65c:	0bb60b0b 	.word	0x0bb60b0b
 800a660:	0b0b      	.short	0x0b0b
 800a662:	11          	.byte	0x11
 800a663:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800a664:	2200      	movs	r2, #0
  switch (Channel)
 800a666:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800a668:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a670:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a672:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a674:	6a13      	ldr	r3, [r2, #32]
 800a676:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a67a:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800a67c:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800a67e:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800a680:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a682:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800a686:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a68a:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a68e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a692:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a696:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a698:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a69c:	4562      	cmp	r2, ip
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a69e:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6a2:	d017      	beq.n	800a6d4 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a6a4:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a6a8:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a6ac:	4562      	cmp	r2, ip
 800a6ae:	d011      	beq.n	800a6d4 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a6b0:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 800a6b4:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a6b8:	4562      	cmp	r2, ip
 800a6ba:	d00b      	beq.n	800a6d4 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a6bc:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 800a6c0:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a6c4:	4562      	cmp	r2, ip
 800a6c6:	d005      	beq.n	800a6d4 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a6c8:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 800a6cc:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a6d0:	4562      	cmp	r2, ip
 800a6d2:	d104      	bne.n	800a6de <HAL_TIM_PWM_ConfigChannel+0xae>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a6d4:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a6d6:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a6da:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 800a6de:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 800a6e0:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 800a6e2:	6869      	ldr	r1, [r5, #4]
 800a6e4:	64d1      	str	r1, [r2, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 800a6e6:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a6e8:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a6ea:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a6ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a6f0:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a6f2:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a6f4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800a6f8:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a6fa:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a6fc:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800a700:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 800a702:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a704:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a706:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a70e:	6800      	ldr	r0, [r0, #0]
 800a710:	f7ff fa6e 	bl	8009bf0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a714:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a716:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a718:	f043 0308 	orr.w	r3, r3, #8
 800a71c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a71e:	6982      	ldr	r2, [r0, #24]
 800a720:	f022 0204 	bic.w	r2, r2, #4
 800a724:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a726:	6982      	ldr	r2, [r0, #24]
 800a728:	430a      	orrs	r2, r1
 800a72a:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 800a72c:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a72e:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a730:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a734:	4618      	mov	r0, r3
 800a736:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a738:	6800      	ldr	r0, [r0, #0]
 800a73a:	f7ff ff2f 	bl	800a59c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a73e:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a740:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a742:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a746:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a748:	6982      	ldr	r2, [r0, #24]
 800a74a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a74e:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a750:	6982      	ldr	r2, [r0, #24]
 800a752:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a756:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 800a758:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a75a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a75c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a760:	4618      	mov	r0, r3
 800a762:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a764:	6800      	ldr	r0, [r0, #0]
 800a766:	f7ff fa89 	bl	8009c7c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a76a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a76c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a76e:	f043 0308 	orr.w	r3, r3, #8
 800a772:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a774:	69c2      	ldr	r2, [r0, #28]
 800a776:	f022 0204 	bic.w	r2, r2, #4
 800a77a:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a77c:	69c2      	ldr	r2, [r0, #28]
 800a77e:	430a      	orrs	r2, r1
 800a780:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 800a782:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a784:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a786:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a78e:	6800      	ldr	r0, [r0, #0]
 800a790:	f7ff fabc 	bl	8009d0c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a794:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a796:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a798:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a79c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a79e:	69c2      	ldr	r2, [r0, #28]
 800a7a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a7a4:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a7a6:	69c2      	ldr	r2, [r0, #28]
 800a7a8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a7ac:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 800a7ae:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a7b0:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a7b2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a7ba:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800a7bc:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a7be:	6a13      	ldr	r3, [r2, #32]
 800a7c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a7c4:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800a7c6:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800a7c8:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800a7ca:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a7cc:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800a7d0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7d4:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= OC_Config->OCMode;
 800a7d8:	4331      	orrs	r1, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7da:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a7de:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800a7e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7e4:	4562      	cmp	r2, ip
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a7e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7ea:	d017      	beq.n	800a81c <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a7ec:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a7f0:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a7f4:	4562      	cmp	r2, ip
 800a7f6:	d011      	beq.n	800a81c <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a7f8:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 800a7fc:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a800:	4562      	cmp	r2, ip
 800a802:	d00b      	beq.n	800a81c <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a804:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 800a808:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a80c:	4562      	cmp	r2, ip
 800a80e:	d005      	beq.n	800a81c <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a810:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 800a814:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a818:	4562      	cmp	r2, ip
 800a81a:	d104      	bne.n	800a826 <HAL_TIM_PWM_ConfigChannel+0x1f6>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a81c:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a81e:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a822:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 800a826:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 800a828:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 800a82a:	6869      	ldr	r1, [r5, #4]
 800a82c:	6491      	str	r1, [r2, #72]	; 0x48
  TIMx->CCER = tmpccer;
 800a82e:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a830:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a832:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a834:	f043 0308 	orr.w	r3, r3, #8
 800a838:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a83a:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a83c:	f021 0104 	bic.w	r1, r1, #4
 800a840:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a842:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a844:	4301      	orrs	r1, r0
 800a846:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 800a848:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a84a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a84c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a850:	4618      	mov	r0, r3
 800a852:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800a854:	2302      	movs	r3, #2
}
 800a856:	4618      	mov	r0, r3
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop

0800a85c <HAL_TIMEx_PWMN_Start>:
 800a85c:	2900      	cmp	r1, #0
 800a85e:	d147      	bne.n	800a8f0 <HAL_TIMEx_PWMN_Start+0x94>
 800a860:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800a864:	2b01      	cmp	r3, #1
 800a866:	d14f      	bne.n	800a908 <HAL_TIMEx_PWMN_Start+0xac>
 800a868:	2302      	movs	r3, #2
 800a86a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 800a86e:	6803      	ldr	r3, [r0, #0]
 800a870:	f001 011f 	and.w	r1, r1, #31
 800a874:	6a18      	ldr	r0, [r3, #32]
 800a876:	2204      	movs	r2, #4
 800a878:	408a      	lsls	r2, r1
 800a87a:	ea20 0002 	bic.w	r0, r0, r2
 800a87e:	6218      	str	r0, [r3, #32]
 800a880:	6a18      	ldr	r0, [r3, #32]
 800a882:	4302      	orrs	r2, r0
 800a884:	621a      	str	r2, [r3, #32]
 800a886:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a888:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 800a88c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800a890:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a894:	428b      	cmp	r3, r1
 800a896:	645a      	str	r2, [r3, #68]	; 0x44
 800a898:	d01a      	beq.n	800a8d0 <HAL_TIMEx_PWMN_Start+0x74>
 800a89a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a89e:	d017      	beq.n	800a8d0 <HAL_TIMEx_PWMN_Start+0x74>
 800a8a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a8a4:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d011      	beq.n	800a8d0 <HAL_TIMEx_PWMN_Start+0x74>
 800a8ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a8b0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d00b      	beq.n	800a8d0 <HAL_TIMEx_PWMN_Start+0x74>
 800a8b8:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 800a8bc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d005      	beq.n	800a8d0 <HAL_TIMEx_PWMN_Start+0x74>
 800a8c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a8c8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d109      	bne.n	800a8e4 <HAL_TIMEx_PWMN_Start+0x88>
 800a8d0:	6899      	ldr	r1, [r3, #8]
 800a8d2:	2207      	movs	r2, #7
 800a8d4:	f2c0 0201 	movt	r2, #1
 800a8d8:	400a      	ands	r2, r1
 800a8da:	2a06      	cmp	r2, #6
 800a8dc:	d016      	beq.n	800a90c <HAL_TIMEx_PWMN_Start+0xb0>
 800a8de:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800a8e2:	d013      	beq.n	800a90c <HAL_TIMEx_PWMN_Start+0xb0>
 800a8e4:	681a      	ldr	r2, [r3, #0]
 800a8e6:	f042 0201 	orr.w	r2, r2, #1
 800a8ea:	2000      	movs	r0, #0
 800a8ec:	601a      	str	r2, [r3, #0]
 800a8ee:	4770      	bx	lr
 800a8f0:	2904      	cmp	r1, #4
 800a8f2:	d00d      	beq.n	800a910 <HAL_TIMEx_PWMN_Start+0xb4>
 800a8f4:	2908      	cmp	r1, #8
 800a8f6:	d013      	beq.n	800a920 <HAL_TIMEx_PWMN_Start+0xc4>
 800a8f8:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d103      	bne.n	800a908 <HAL_TIMEx_PWMN_Start+0xac>
 800a900:	2302      	movs	r3, #2
 800a902:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 800a906:	e7b2      	b.n	800a86e <HAL_TIMEx_PWMN_Start+0x12>
 800a908:	2001      	movs	r0, #1
 800a90a:	4770      	bx	lr
 800a90c:	2000      	movs	r0, #0
 800a90e:	4770      	bx	lr
 800a910:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800a914:	2b01      	cmp	r3, #1
 800a916:	d1f7      	bne.n	800a908 <HAL_TIMEx_PWMN_Start+0xac>
 800a918:	2302      	movs	r3, #2
 800a91a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 800a91e:	e7a6      	b.n	800a86e <HAL_TIMEx_PWMN_Start+0x12>
 800a920:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 800a924:	2b01      	cmp	r3, #1
 800a926:	d1ef      	bne.n	800a908 <HAL_TIMEx_PWMN_Start+0xac>
 800a928:	2302      	movs	r3, #2
 800a92a:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 800a92e:	e79e      	b.n	800a86e <HAL_TIMEx_PWMN_Start+0x12>

0800a930 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a930:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a934:	2b01      	cmp	r3, #1
 800a936:	d04a      	beq.n	800a9ce <HAL_TIMEx_MasterConfigSynchronization+0x9e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a938:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a93a:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  htim->State = HAL_TIM_STATE_BUSY;
 800a93e:	2302      	movs	r3, #2
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a940:	f2c4 0c01 	movt	ip, #16385	; 0x4001
{
 800a944:	b430      	push	{r4, r5}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a946:	4562      	cmp	r2, ip
  htim->State = HAL_TIM_STATE_BUSY;
 800a948:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800a94c:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800a94e:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a950:	d031      	beq.n	800a9b6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800a952:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a956:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a95a:	4562      	cmp	r2, ip
 800a95c:	d02b      	beq.n	800a9b6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a95e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800a960:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a964:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a968:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a96a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800a96e:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a970:	d013      	beq.n	800a99a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a976:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d00d      	beq.n	800a99a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a97e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a982:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a986:	429a      	cmp	r2, r3
 800a988:	d007      	beq.n	800a99a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a98a:	4562      	cmp	r2, ip
 800a98c:	d005      	beq.n	800a99a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a98e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a992:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a996:	429a      	cmp	r2, r3
 800a998:	d104      	bne.n	800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0x74>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a99a:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a99c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a9a0:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a9a2:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800a9a4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a9ac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 800a9b0:	bc30      	pop	{r4, r5}
  return HAL_OK;
 800a9b2:	4618      	mov	r0, r3
}
 800a9b4:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a9b6:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a9b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a9bc:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 800a9be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a9c2:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800a9c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a9c8:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 800a9ca:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9cc:	e7e5      	b.n	800a99a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  __HAL_LOCK(htim);
 800a9ce:	2002      	movs	r0, #2
}
 800a9d0:	4770      	bx	lr
 800a9d2:	bf00      	nop

0800a9d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	d04a      	beq.n	800aa72 <HAL_TIMEx_ConfigBreakDeadTime+0x9e>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a9dc:	4602      	mov	r2, r0
{
 800a9de:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a9e0:	68cb      	ldr	r3, [r1, #12]
 800a9e2:	e9d1 0401 	ldrd	r0, r4, [r1, #4]
 800a9e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9ea:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a9ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a9f0:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a9f2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a9f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a9f8:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a9fa:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a9fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa00:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa02:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa08:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa0a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aa10:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800aa12:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 800aa16:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800aa18:	698c      	ldr	r4, [r1, #24]
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800aa1a:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800aa1e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800aa22:	4560      	cmp	r0, ip
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800aa24:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800aa28:	d00d      	beq.n	800aa46 <HAL_TIMEx_ConfigBreakDeadTime+0x72>
 800aa2a:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800aa2e:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800aa32:	4560      	cmp	r0, ip
 800aa34:	d007      	beq.n	800aa46 <HAL_TIMEx_ConfigBreakDeadTime+0x72>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800aa36:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800aa38:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800aa3a:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 800aa3e:	4608      	mov	r0, r1
}
 800aa40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa44:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800aa46:	69cc      	ldr	r4, [r1, #28]
 800aa48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa4c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800aa4e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800aa50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aa54:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800aa58:	6a0c      	ldr	r4, [r1, #32]
 800aa5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aa5e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aa60:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800aa62:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aa64:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800aa68:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800aa6a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aa6e:	430b      	orrs	r3, r1
 800aa70:	e7e1      	b.n	800aa36 <HAL_TIMEx_ConfigBreakDeadTime+0x62>
  __HAL_LOCK(htim);
 800aa72:	2002      	movs	r0, #2
}
 800aa74:	4770      	bx	lr
 800aa76:	bf00      	nop

0800aa78 <HAL_TIMEx_CommutCallback>:
 800aa78:	4770      	bx	lr
 800aa7a:	bf00      	nop

0800aa7c <HAL_TIMEx_BreakCallback>:
 800aa7c:	4770      	bx	lr
 800aa7e:	bf00      	nop

0800aa80 <HAL_TIMEx_Break2Callback>:
 800aa80:	4770      	bx	lr
 800aa82:	bf00      	nop

0800aa84 <HAL_TIMEx_EncoderIndexCallback>:
 800aa84:	4770      	bx	lr
 800aa86:	bf00      	nop

0800aa88 <HAL_TIMEx_DirectionChangeCallback>:
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop

0800aa8c <HAL_TIMEx_IndexErrorCallback>:
 800aa8c:	4770      	bx	lr
 800aa8e:	bf00      	nop

0800aa90 <HAL_TIMEx_TransitionErrorCallback>:
 800aa90:	4770      	bx	lr
 800aa92:	bf00      	nop

0800aa94 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800aa94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa96:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 800aa9a:	2e20      	cmp	r6, #32
 800aa9c:	d147      	bne.n	800ab2e <HAL_UART_Transmit_DMA+0x9a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa9e:	2900      	cmp	r1, #0
 800aaa0:	d043      	beq.n	800ab2a <HAL_UART_Transmit_DMA+0x96>
 800aaa2:	2a00      	cmp	r2, #0
 800aaa4:	d041      	beq.n	800ab2a <HAL_UART_Transmit_DMA+0x96>
 800aaa6:	4604      	mov	r4, r0
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800aaa8:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 800aaac:	2801      	cmp	r0, #1
 800aaae:	d03e      	beq.n	800ab2e <HAL_UART_Transmit_DMA+0x9a>
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    if (huart->hdmatx != NULL)
 800aab0:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 800aab2:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aab6:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 800aab8:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aaba:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aabc:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    huart->pTxBuffPtr  = pData;
 800aac0:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 800aac2:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
    __HAL_LOCK(huart);
 800aac6:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aaca:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 800aace:	b1c0      	cbz	r0, 800ab02 <HAL_UART_Transmit_DMA+0x6e>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aad0:	f64a 3c49 	movw	ip, #43849	; 0xab49
 800aad4:	f6c0 0c00 	movt	ip, #2048	; 0x800

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800aad8:	4613      	mov	r3, r2
 800aada:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aadc:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800aae0:	f64a 3c91 	movw	ip, #43921	; 0xab91
 800aae4:	f6c0 0c00 	movt	ip, #2048	; 0x800
 800aae8:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aaec:	f64a 3ca1 	movw	ip, #43937	; 0xaba1
 800aaf0:	f6c0 0c00 	movt	ip, #2048	; 0x800
      huart->hdmatx->XferAbortCallback = NULL;
 800aaf4:	6387      	str	r7, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800aaf6:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aaf8:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800aafc:	f7fc fe54 	bl	80077a8 <HAL_DMA_Start_IT>
 800ab00:	b9b8      	cbnz	r0, 800ab32 <HAL_UART_Transmit_DMA+0x9e>

        return HAL_ERROR;
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ab02:	6822      	ldr	r2, [r4, #0]
 800ab04:	2140      	movs	r1, #64	; 0x40

    __HAL_UNLOCK(huart);
 800ab06:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ab08:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 800ab0a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab0e:	f102 0308 	add.w	r3, r2, #8
 800ab12:	e853 3f00 	ldrex	r3, [r3]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab1a:	f102 0008 	add.w	r0, r2, #8
 800ab1e:	e840 3100 	strex	r1, r3, [r0]
 800ab22:	2900      	cmp	r1, #0
 800ab24:	d1f3      	bne.n	800ab0e <HAL_UART_Transmit_DMA+0x7a>

    return HAL_OK;
 800ab26:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 800ab28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800ab2a:	2001      	movs	r0, #1
}
 800ab2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800ab2e:	2002      	movs	r0, #2
}
 800ab30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ab32:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800ab34:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ab38:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        return HAL_ERROR;
 800ab3c:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 800ab3e:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
}
 800ab42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ab44 <HAL_UART_TxCpltCallback>:
 800ab44:	4770      	bx	lr
 800ab46:	bf00      	nop

0800ab48 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ab48:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ab4a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab4c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f013 0320 	ands.w	r3, r3, #32
 800ab54:	d117      	bne.n	800ab86 <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 800ab56:	6802      	ldr	r2, [r0, #0]
 800ab58:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab5c:	f102 0308 	add.w	r3, r2, #8
 800ab60:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab68:	f102 0008 	add.w	r0, r2, #8
 800ab6c:	e840 3100 	strex	r1, r3, [r0]
 800ab70:	2900      	cmp	r1, #0
 800ab72:	d1f3      	bne.n	800ab5c <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab74:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7c:	e842 3100 	strex	r1, r3, [r2]
 800ab80:	2900      	cmp	r1, #0
 800ab82:	d1f7      	bne.n	800ab74 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ab84:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800ab86:	f7ff ffdd 	bl	800ab44 <HAL_UART_TxCpltCallback>
}
 800ab8a:	bd08      	pop	{r3, pc}

0800ab8c <HAL_UART_TxHalfCpltCallback>:
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop

0800ab90 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab90:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ab92:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800ab94:	f7ff fffa 	bl	800ab8c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab98:	bd08      	pop	{r3, pc}
 800ab9a:	bf00      	nop

0800ab9c <HAL_UART_ErrorCallback>:
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop

0800aba0 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aba0:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800aba2:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800aba4:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 800aba8:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800abaa:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800abae:	689a      	ldr	r2, [r3, #8]
 800abb0:	0612      	lsls	r2, r2, #24
 800abb2:	d501      	bpl.n	800abb8 <UART_DMAError+0x18>
 800abb4:	2921      	cmp	r1, #33	; 0x21
 800abb6:	d00d      	beq.n	800abd4 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800abb8:	689a      	ldr	r2, [r3, #8]
 800abba:	0652      	lsls	r2, r2, #25
 800abbc:	d501      	bpl.n	800abc2 <UART_DMAError+0x22>
 800abbe:	2c22      	cmp	r4, #34	; 0x22
 800abc0:	d023      	beq.n	800ac0a <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800abc2:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 800abc6:	f043 0310 	orr.w	r3, r3, #16
 800abca:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abce:	f7ff ffe5 	bl	800ab9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abd2:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 800abd4:	2200      	movs	r2, #0
 800abd6:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abda:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800abde:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe2:	e843 2100 	strex	r1, r2, [r3]
 800abe6:	2900      	cmp	r1, #0
 800abe8:	d1f7      	bne.n	800abda <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abea:	f103 0208 	add.w	r2, r3, #8
 800abee:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800abf2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abf6:	f103 0c08 	add.w	ip, r3, #8
 800abfa:	e84c 2100 	strex	r1, r2, [ip]
 800abfe:	2900      	cmp	r1, #0
 800ac00:	d1f3      	bne.n	800abea <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 800ac02:	2220      	movs	r2, #32
 800ac04:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 800ac08:	e7d6      	b.n	800abb8 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac10:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac14:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac18:	e843 2100 	strex	r1, r2, [r3]
 800ac1c:	2900      	cmp	r1, #0
 800ac1e:	d1f7      	bne.n	800ac10 <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac20:	f64f 74fe 	movw	r4, #65534	; 0xfffe
 800ac24:	f6ce 74ff 	movt	r4, #61439	; 0xefff
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac28:	f103 0208 	add.w	r2, r3, #8
 800ac2c:	e852 2f00 	ldrex	r2, [r2]
 800ac30:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac32:	f103 0c08 	add.w	ip, r3, #8
 800ac36:	e84c 2100 	strex	r1, r2, [ip]
 800ac3a:	2900      	cmp	r1, #0
 800ac3c:	d1f4      	bne.n	800ac28 <UART_DMAError+0x88>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac3e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800ac40:	2a01      	cmp	r2, #1
 800ac42:	d006      	beq.n	800ac52 <UART_DMAError+0xb2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac44:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ac46:	2220      	movs	r2, #32
 800ac48:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  huart->RxISR = NULL;
 800ac4c:	6703      	str	r3, [r0, #112]	; 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac4e:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 800ac50:	e7b7      	b.n	800abc2 <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac52:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac56:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac5a:	e843 2100 	strex	r1, r2, [r3]
 800ac5e:	2900      	cmp	r1, #0
 800ac60:	d0f0      	beq.n	800ac44 <UART_DMAError+0xa4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac62:	e853 2f00 	ldrex	r2, [r3]
 800ac66:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac6a:	e843 2100 	strex	r1, r2, [r3]
 800ac6e:	2900      	cmp	r1, #0
 800ac70:	d1ef      	bne.n	800ac52 <UART_DMAError+0xb2>
 800ac72:	e7e7      	b.n	800ac44 <UART_DMAError+0xa4>

0800ac74 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac74:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac76:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ac7e:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac82:	f7ff ff8b 	bl	800ab9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac86:	bd08      	pop	{r3, pc}

0800ac88 <HAL_UARTEx_RxEventCallback>:
}
 800ac88:	4770      	bx	lr
 800ac8a:	bf00      	nop

0800ac8c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ac8c:	6803      	ldr	r3, [r0, #0]
 800ac8e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac90:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ac92:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 800ac96:	ea12 0f0c 	tst.w	r2, ip
{
 800ac9a:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac9c:	689d      	ldr	r5, [r3, #8]
{
 800ac9e:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800aca0:	f000 80f6 	beq.w	800ae90 <HAL_UART_IRQHandler+0x204>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800aca4:	2001      	movs	r0, #1
 800aca6:	f2c1 0000 	movt	r0, #4096	; 0x1000
 800acaa:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800acae:	f44f 7090 	mov.w	r0, #288	; 0x120
 800acb2:	f2c0 4000 	movt	r0, #1024	; 0x400
 800acb6:	4008      	ands	r0, r1
 800acb8:	ea50 000c 	orrs.w	r0, r0, ip
 800acbc:	d155      	bne.n	800ad6a <HAL_UART_IRQHandler+0xde>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acbe:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800acc0:	2801      	cmp	r0, #1
 800acc2:	d022      	beq.n	800ad0a <HAL_UART_IRQHandler+0x7e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800acc4:	02d6      	lsls	r6, r2, #11
 800acc6:	d502      	bpl.n	800acce <HAL_UART_IRQHandler+0x42>
 800acc8:	0268      	lsls	r0, r5, #9
 800acca:	f100 810a 	bmi.w	800aee2 <HAL_UART_IRQHandler+0x256>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800acce:	0616      	lsls	r6, r2, #24
 800acd0:	d506      	bpl.n	800ace0 <HAL_UART_IRQHandler+0x54>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800acd2:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800acd6:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800acda:	4328      	orrs	r0, r5
 800acdc:	f040 80f9 	bne.w	800aed2 <HAL_UART_IRQHandler+0x246>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ace0:	0650      	lsls	r0, r2, #25
 800ace2:	d534      	bpl.n	800ad4e <HAL_UART_IRQHandler+0xc2>
 800ace4:	064e      	lsls	r6, r1, #25
 800ace6:	d532      	bpl.n	800ad4e <HAL_UART_IRQHandler+0xc2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace8:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800acec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acf0:	e843 2100 	strex	r1, r2, [r3]
 800acf4:	2900      	cmp	r1, #0
 800acf6:	d1f7      	bne.n	800ace8 <HAL_UART_IRQHandler+0x5c>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800acf8:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800acfa:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800acfc:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800ad00:	6763      	str	r3, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ad02:	4620      	mov	r0, r4
 800ad04:	f7ff ff1e 	bl	800ab44 <HAL_UART_TxCpltCallback>
}
 800ad08:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ad0a:	06d6      	lsls	r6, r2, #27
 800ad0c:	d5da      	bpl.n	800acc4 <HAL_UART_IRQHandler+0x38>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ad0e:	06c8      	lsls	r0, r1, #27
 800ad10:	d5d8      	bpl.n	800acc4 <HAL_UART_IRQHandler+0x38>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad12:	2210      	movs	r2, #16
 800ad14:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad16:	689a      	ldr	r2, [r3, #8]
 800ad18:	0651      	lsls	r1, r2, #25
 800ad1a:	f140 8104 	bpl.w	800af26 <HAL_UART_IRQHandler+0x29a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ad1e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ad20:	6801      	ldr	r1, [r0, #0]
 800ad22:	684a      	ldr	r2, [r1, #4]
 800ad24:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800ad26:	2a00      	cmp	r2, #0
 800ad28:	d0ee      	beq.n	800ad08 <HAL_UART_IRQHandler+0x7c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ad2a:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 800ad2e:	4295      	cmp	r5, r2
 800ad30:	d9ea      	bls.n	800ad08 <HAL_UART_IRQHandler+0x7c>
        huart->RxXferCount = nb_remaining_rx_data;
 800ad32:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ad36:	680a      	ldr	r2, [r1, #0]
 800ad38:	0692      	lsls	r2, r2, #26
 800ad3a:	f140 812c 	bpl.w	800af96 <HAL_UART_IRQHandler+0x30a>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ad3e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800ad42:	1ae9      	subs	r1, r5, r3
 800ad44:	4620      	mov	r0, r4
 800ad46:	b289      	uxth	r1, r1
 800ad48:	f7ff ff9e 	bl	800ac88 <HAL_UARTEx_RxEventCallback>
}
 800ad4c:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ad4e:	0215      	lsls	r5, r2, #8
 800ad50:	d502      	bpl.n	800ad58 <HAL_UART_IRQHandler+0xcc>
 800ad52:	0048      	lsls	r0, r1, #1
 800ad54:	f100 80e2 	bmi.w	800af1c <HAL_UART_IRQHandler+0x290>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ad58:	01d3      	lsls	r3, r2, #7
 800ad5a:	d5d5      	bpl.n	800ad08 <HAL_UART_IRQHandler+0x7c>
 800ad5c:	2900      	cmp	r1, #0
 800ad5e:	dad3      	bge.n	800ad08 <HAL_UART_IRQHandler+0x7c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ad60:	4620      	mov	r0, r4
}
 800ad62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ad66:	f000 bc23 	b.w	800b5b0 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ad6a:	07d0      	lsls	r0, r2, #31
 800ad6c:	d509      	bpl.n	800ad82 <HAL_UART_IRQHandler+0xf6>
 800ad6e:	05ce      	lsls	r6, r1, #23
 800ad70:	d507      	bpl.n	800ad82 <HAL_UART_IRQHandler+0xf6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ad72:	2001      	movs	r0, #1
 800ad74:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad76:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ad7a:	f040 0001 	orr.w	r0, r0, #1
 800ad7e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad82:	0790      	lsls	r0, r2, #30
 800ad84:	f140 8096 	bpl.w	800aeb4 <HAL_UART_IRQHandler+0x228>
 800ad88:	07ee      	lsls	r6, r5, #31
 800ad8a:	d50a      	bpl.n	800ada2 <HAL_UART_IRQHandler+0x116>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ad8c:	2002      	movs	r0, #2
 800ad8e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad90:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ad94:	f040 0004 	orr.w	r0, r0, #4
 800ad98:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad9c:	0750      	lsls	r0, r2, #29
 800ad9e:	f100 808f 	bmi.w	800aec0 <HAL_UART_IRQHandler+0x234>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ada2:	0716      	lsls	r6, r2, #28
 800ada4:	d50c      	bpl.n	800adc0 <HAL_UART_IRQHandler+0x134>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ada6:	f001 0020 	and.w	r0, r1, #32
 800adaa:	ea50 000c 	orrs.w	r0, r0, ip
 800adae:	d007      	beq.n	800adc0 <HAL_UART_IRQHandler+0x134>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800adb0:	2008      	movs	r0, #8
 800adb2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800adb4:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800adb8:	f040 0008 	orr.w	r0, r0, #8
 800adbc:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800adc0:	0510      	lsls	r0, r2, #20
 800adc2:	d50a      	bpl.n	800adda <HAL_UART_IRQHandler+0x14e>
 800adc4:	014e      	lsls	r6, r1, #5
 800adc6:	d508      	bpl.n	800adda <HAL_UART_IRQHandler+0x14e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adc8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800adcc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800adce:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800add2:	f040 0020 	orr.w	r0, r0, #32
 800add6:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800adda:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800adde:	2800      	cmp	r0, #0
 800ade0:	d092      	beq.n	800ad08 <HAL_UART_IRQHandler+0x7c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ade2:	0690      	lsls	r0, r2, #26
 800ade4:	d50a      	bpl.n	800adfc <HAL_UART_IRQHandler+0x170>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ade6:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800adea:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 800adee:	4329      	orrs	r1, r5
 800adf0:	d004      	beq.n	800adfc <HAL_UART_IRQHandler+0x170>
        if (huart->RxISR != NULL)
 800adf2:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800adf4:	b112      	cbz	r2, 800adfc <HAL_UART_IRQHandler+0x170>
          huart->RxISR(huart);
 800adf6:	4620      	mov	r0, r4
 800adf8:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800adfa:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800adfc:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae00:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ae02:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae06:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800ae0a:	ea52 0501 	orrs.w	r5, r2, r1
 800ae0e:	f000 80f3 	beq.w	800aff8 <HAL_UART_IRQHandler+0x36c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae12:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae1a:	e843 2100 	strex	r1, r2, [r3]
 800ae1e:	2900      	cmp	r1, #0
 800ae20:	d1f7      	bne.n	800ae12 <HAL_UART_IRQHandler+0x186>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae22:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 800ae26:	f6ce 70ff 	movt	r0, #61439	; 0xefff
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae2a:	f103 0208 	add.w	r2, r3, #8
 800ae2e:	e852 2f00 	ldrex	r2, [r2]
 800ae32:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae34:	f103 0508 	add.w	r5, r3, #8
 800ae38:	e845 2100 	strex	r1, r2, [r5]
 800ae3c:	2900      	cmp	r1, #0
 800ae3e:	d1f4      	bne.n	800ae2a <HAL_UART_IRQHandler+0x19e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae40:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ae42:	2a01      	cmp	r2, #1
 800ae44:	d055      	beq.n	800aef2 <HAL_UART_IRQHandler+0x266>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae46:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ae48:	2120      	movs	r1, #32
 800ae4a:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae4e:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae50:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800ae52:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae54:	064a      	lsls	r2, r1, #25
 800ae56:	d55d      	bpl.n	800af14 <HAL_UART_IRQHandler+0x288>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae58:	f103 0208 	add.w	r2, r3, #8
 800ae5c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae64:	f103 0008 	add.w	r0, r3, #8
 800ae68:	e840 2100 	strex	r1, r2, [r0]
 800ae6c:	2900      	cmp	r1, #0
 800ae6e:	d1f3      	bne.n	800ae58 <HAL_UART_IRQHandler+0x1cc>
          if (huart->hdmarx != NULL)
 800ae70:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ae72:	2800      	cmp	r0, #0
 800ae74:	d04e      	beq.n	800af14 <HAL_UART_IRQHandler+0x288>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae76:	f64a 4375 	movw	r3, #44149	; 0xac75
 800ae7a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800ae7e:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae80:	f7fc fd26 	bl	80078d0 <HAL_DMA_Abort_IT>
 800ae84:	2800      	cmp	r0, #0
 800ae86:	f43f af3f 	beq.w	800ad08 <HAL_UART_IRQHandler+0x7c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae8a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ae8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ae8e:	e00e      	b.n	800aeae <HAL_UART_IRQHandler+0x222>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ae90:	0696      	lsls	r6, r2, #26
 800ae92:	f57f af14 	bpl.w	800acbe <HAL_UART_IRQHandler+0x32>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ae96:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ae9a:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 800ae9e:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800aea2:	f43f af0c 	beq.w	800acbe <HAL_UART_IRQHandler+0x32>
      if (huart->RxISR != NULL)
 800aea6:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	f43f af2d 	beq.w	800ad08 <HAL_UART_IRQHandler+0x7c>
}
 800aeae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aeb2:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aeb4:	0756      	lsls	r6, r2, #29
 800aeb6:	f57f af74 	bpl.w	800ada2 <HAL_UART_IRQHandler+0x116>
 800aeba:	07e8      	lsls	r0, r5, #31
 800aebc:	f57f af71 	bpl.w	800ada2 <HAL_UART_IRQHandler+0x116>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aec0:	2004      	movs	r0, #4
 800aec2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aec4:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800aec8:	f040 0002 	orr.w	r0, r0, #2
 800aecc:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 800aed0:	e767      	b.n	800ada2 <HAL_UART_IRQHandler+0x116>
    if (huart->TxISR != NULL)
 800aed2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f43f af17 	beq.w	800ad08 <HAL_UART_IRQHandler+0x7c>
      huart->TxISR(huart);
 800aeda:	4620      	mov	r0, r4
}
 800aedc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800aee0:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aee2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800aee6:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aee8:	621a      	str	r2, [r3, #32]
}
 800aeea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800aeee:	f000 bb5d 	b.w	800b5ac <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aef6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aefa:	e843 2100 	strex	r1, r2, [r3]
 800aefe:	2900      	cmp	r1, #0
 800af00:	d0a1      	beq.n	800ae46 <HAL_UART_IRQHandler+0x1ba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af02:	e853 2f00 	ldrex	r2, [r3]
 800af06:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0a:	e843 2100 	strex	r1, r2, [r3]
 800af0e:	2900      	cmp	r1, #0
 800af10:	d1ef      	bne.n	800aef2 <HAL_UART_IRQHandler+0x266>
 800af12:	e798      	b.n	800ae46 <HAL_UART_IRQHandler+0x1ba>
            HAL_UART_ErrorCallback(huart);
 800af14:	4620      	mov	r0, r4
 800af16:	f7ff fe41 	bl	800ab9c <HAL_UART_ErrorCallback>
}
 800af1a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800af1c:	4620      	mov	r0, r4
}
 800af1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800af22:	f000 bb47 	b.w	800b5b4 <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af26:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 800af2a:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af2e:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800af32:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af34:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800af36:	2a00      	cmp	r2, #0
 800af38:	f43f aee6 	beq.w	800ad08 <HAL_UART_IRQHandler+0x7c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af3c:	1a41      	subs	r1, r0, r1
 800af3e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800af40:	2900      	cmp	r1, #0
 800af42:	f43f aee1 	beq.w	800ad08 <HAL_UART_IRQHandler+0x7c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af46:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af4e:	e843 2000 	strex	r0, r2, [r3]
 800af52:	2800      	cmp	r0, #0
 800af54:	d1f7      	bne.n	800af46 <HAL_UART_IRQHandler+0x2ba>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af56:	f64f 75fe 	movw	r5, #65534	; 0xfffe
 800af5a:	f6ce 75ff 	movt	r5, #61439	; 0xefff
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af5e:	f103 0208 	add.w	r2, r3, #8
 800af62:	e852 2f00 	ldrex	r2, [r2]
 800af66:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af68:	f103 0c08 	add.w	ip, r3, #8
 800af6c:	e84c 2000 	strex	r0, r2, [ip]
 800af70:	2800      	cmp	r0, #0
 800af72:	d1f4      	bne.n	800af5e <HAL_UART_IRQHandler+0x2d2>
        huart->RxState = HAL_UART_STATE_READY;
 800af74:	2220      	movs	r2, #32
 800af76:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 800af7a:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af7c:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af7e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af82:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af86:	e843 2000 	strex	r0, r2, [r3]
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d1f7      	bne.n	800af7e <HAL_UART_IRQHandler+0x2f2>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800af8e:	4620      	mov	r0, r4
 800af90:	f7ff fe7a 	bl	800ac88 <HAL_UARTEx_RxEventCallback>
}
 800af94:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af96:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af9e:	e843 2100 	strex	r1, r2, [r3]
 800afa2:	2900      	cmp	r1, #0
 800afa4:	d1f7      	bne.n	800af96 <HAL_UART_IRQHandler+0x30a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa6:	f103 0208 	add.w	r2, r3, #8
 800afaa:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afae:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afb2:	f103 0508 	add.w	r5, r3, #8
 800afb6:	e845 2100 	strex	r1, r2, [r5]
 800afba:	2900      	cmp	r1, #0
 800afbc:	d1f3      	bne.n	800afa6 <HAL_UART_IRQHandler+0x31a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afbe:	f103 0208 	add.w	r2, r3, #8
 800afc2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afca:	f103 0508 	add.w	r5, r3, #8
 800afce:	e845 2100 	strex	r1, r2, [r5]
 800afd2:	2900      	cmp	r1, #0
 800afd4:	d1f3      	bne.n	800afbe <HAL_UART_IRQHandler+0x332>
          huart->RxState = HAL_UART_STATE_READY;
 800afd6:	2220      	movs	r2, #32
 800afd8:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afdc:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afde:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afe2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe6:	e843 2100 	strex	r1, r2, [r3]
 800afea:	2900      	cmp	r1, #0
 800afec:	d1f7      	bne.n	800afde <HAL_UART_IRQHandler+0x352>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800afee:	f7fc fc35 	bl	800785c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aff2:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 800aff6:	e6a2      	b.n	800ad3e <HAL_UART_IRQHandler+0xb2>
        HAL_UART_ErrorCallback(huart);
 800aff8:	4620      	mov	r0, r4
 800affa:	f7ff fdcf 	bl	800ab9c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800affe:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 800b002:	bd70      	pop	{r4, r5, r6, pc}

0800b004 <UART_SetConfig>:
{
 800b004:	b538      	push	{r3, r4, r5, lr}
 800b006:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800b008:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b00a:	6882      	ldr	r2, [r0, #8]
 800b00c:	6900      	ldr	r0, [r0, #16]
 800b00e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b010:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b012:	4302      	orrs	r2, r0
 800b014:	430a      	orrs	r2, r1
 800b016:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b018:	f646 11f3 	movw	r1, #27123	; 0x69f3
 800b01c:	f6cc 71ff 	movt	r1, #53247	; 0xcfff
 800b020:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b022:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b024:	430a      	orrs	r2, r1
 800b026:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b028:	685a      	ldr	r2, [r3, #4]
 800b02a:	68e1      	ldr	r1, [r4, #12]
 800b02c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800b030:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b032:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b036:	f2c4 0100 	movt	r1, #16384	; 0x4000
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b03a:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b03c:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b03e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b040:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b042:	f000 8085 	beq.w	800b150 <UART_SetConfig+0x14c>
    tmpreg |= huart->Init.OneBitSampling;
 800b046:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b048:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800b04c:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800b050:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b052:	430a      	orrs	r2, r1
 800b054:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b058:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b05a:	f022 020f 	bic.w	r2, r2, #15
 800b05e:	430a      	orrs	r2, r1
 800b060:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b062:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800b066:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800b06a:	4293      	cmp	r3, r2
 800b06c:	d01b      	beq.n	800b0a6 <UART_SetConfig+0xa2>
 800b06e:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800b072:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800b076:	4293      	cmp	r3, r2
 800b078:	d042      	beq.n	800b100 <UART_SetConfig+0xfc>
 800b07a:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 800b07e:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800b082:	4293      	cmp	r3, r2
 800b084:	f000 811b 	beq.w	800b2be <UART_SetConfig+0x2ba>
 800b088:	f44f 4298 	mov.w	r2, #19456	; 0x4c00
 800b08c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800b090:	4293      	cmp	r3, r2
 800b092:	f000 80be 	beq.w	800b212 <UART_SetConfig+0x20e>
        ret = HAL_ERROR;
 800b096:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800b098:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800b09a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800b09e:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800b0a2:	66a2      	str	r2, [r4, #104]	; 0x68
}
 800b0a4:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b0a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b0aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b0ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0b2:	f003 0303 	and.w	r3, r3, #3
 800b0b6:	3b01      	subs	r3, #1
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	f240 80a1 	bls.w	800b200 <UART_SetConfig+0x1fc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b0be:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b0c2:	f000 8122 	beq.w	800b30a <UART_SetConfig+0x306>
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0c6:	f7fd ffc1 	bl	800904c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800b0ca:	2800      	cmp	r0, #0
 800b0cc:	f000 80f5 	beq.w	800b2ba <UART_SetConfig+0x2b6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0d0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b0d2:	6862      	ldr	r2, [r4, #4]
 800b0d4:	f24f 53c4 	movw	r3, #62916	; 0xf5c4
 800b0d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b0dc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b0e0:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b0e4:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0e8:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800b0ec:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b0f0:	f1a3 0210 	sub.w	r2, r3, #16
 800b0f4:	428a      	cmp	r2, r1
 800b0f6:	d8ce      	bhi.n	800b096 <UART_SetConfig+0x92>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b0f8:	6822      	ldr	r2, [r4, #0]
 800b0fa:	2000      	movs	r0, #0
 800b0fc:	60d3      	str	r3, [r2, #12]
 800b0fe:	e7cb      	b.n	800b098 <UART_SetConfig+0x94>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b104:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b108:	f24f 52b4 	movw	r2, #62900	; 0xf5b4
 800b10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b110:	f6c0 0200 	movt	r2, #2048	; 0x800
 800b114:	f003 030c 	and.w	r3, r3, #12
 800b118:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b11a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b11e:	f000 808d 	beq.w	800b23c <UART_SetConfig+0x238>
    switch (clocksource)
 800b122:	2b08      	cmp	r3, #8
 800b124:	d8b7      	bhi.n	800b096 <UART_SetConfig+0x92>
 800b126:	a201      	add	r2, pc, #4	; (adr r2, 800b12c <UART_SetConfig+0x128>)
 800b128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b12c:	0800b273 	.word	0x0800b273
 800b130:	0800b0c7 	.word	0x0800b0c7
 800b134:	0800b301 	.word	0x0800b301
 800b138:	0800b097 	.word	0x0800b097
 800b13c:	0800b237 	.word	0x0800b237
 800b140:	0800b097 	.word	0x0800b097
 800b144:	0800b097 	.word	0x0800b097
 800b148:	0800b097 	.word	0x0800b097
 800b14c:	0800b2eb 	.word	0x0800b2eb
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b150:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800b154:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800b158:	4311      	orrs	r1, r2
 800b15a:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b15c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b15e:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b160:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b164:	f022 020f 	bic.w	r2, r2, #15
 800b168:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b16a:	f2c4 0002 	movt	r0, #16386	; 0x4002
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b16e:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b170:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800b174:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b178:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b17c:	f000 80bb 	beq.w	800b2f6 <UART_SetConfig+0x2f2>
 800b180:	d80b      	bhi.n	800b19a <UART_SetConfig+0x196>
 800b182:	2b00      	cmp	r3, #0
 800b184:	d042      	beq.n	800b20c <UART_SetConfig+0x208>
 800b186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b18a:	d184      	bne.n	800b096 <UART_SetConfig+0x92>
        pclk = HAL_RCC_GetSysClockFreq();
 800b18c:	f7fd fde4 	bl	8008d58 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800b190:	2800      	cmp	r0, #0
 800b192:	f000 8092 	beq.w	800b2ba <UART_SetConfig+0x2b6>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b196:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b198:	e005      	b.n	800b1a6 <UART_SetConfig+0x1a2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b19a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b19e:	f47f af7a 	bne.w	800b096 <UART_SetConfig+0x92>
        pclk = (uint32_t) LSE_VALUE;
 800b1a2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1a6:	f24f 53c4 	movw	r3, #62916	; 0xf5c4
 800b1aa:	f6c0 0300 	movt	r3, #2048	; 0x800
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1ae:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1b0:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800b1b4:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1b8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800b1bc:	4299      	cmp	r1, r3
 800b1be:	f63f af6a 	bhi.w	800b096 <UART_SetConfig+0x92>
 800b1c2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800b1c6:	f63f af66 	bhi.w	800b096 <UART_SetConfig+0x92>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	f7f5 fd83 	bl	8000cd8 <__aeabi_uldivmod>
 800b1d2:	086a      	lsrs	r2, r5, #1
 800b1d4:	0203      	lsls	r3, r0, #8
 800b1d6:	0209      	lsls	r1, r1, #8
 800b1d8:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800b1dc:	1898      	adds	r0, r3, r2
 800b1de:	f141 0100 	adc.w	r1, r1, #0
 800b1e2:	462a      	mov	r2, r5
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	f7f5 fd77 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b1ea:	f64f 42ff 	movw	r2, #64767	; 0xfcff
 800b1ee:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800b1f2:	f2c0 020f 	movt	r2, #15
 800b1f6:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1f8:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b1fa:	f63f af4c 	bhi.w	800b096 <UART_SetConfig+0x92>
 800b1fe:	e77b      	b.n	800b0f8 <UART_SetConfig+0xf4>
 800b200:	f24f 52b0 	movw	r2, #62896	; 0xf5b0
 800b204:	f6c0 0200 	movt	r2, #2048	; 0x800
 800b208:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800b20a:	e786      	b.n	800b11a <UART_SetConfig+0x116>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b20c:	f7fd ff08 	bl	8009020 <HAL_RCC_GetPCLK1Freq>
        break;
 800b210:	e7be      	b.n	800b190 <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b216:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b21a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b21e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b222:	2b80      	cmp	r3, #128	; 0x80
 800b224:	d07c      	beq.n	800b320 <UART_SetConfig+0x31c>
 800b226:	d863      	bhi.n	800b2f0 <UART_SetConfig+0x2ec>
 800b228:	b303      	cbz	r3, 800b26c <UART_SetConfig+0x268>
 800b22a:	2b40      	cmp	r3, #64	; 0x40
 800b22c:	f47f af33 	bne.w	800b096 <UART_SetConfig+0x92>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b230:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b234:	d020      	beq.n	800b278 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetSysClockFreq();
 800b236:	f7fd fd8f 	bl	8008d58 <HAL_RCC_GetSysClockFreq>
        break;
 800b23a:	e746      	b.n	800b0ca <UART_SetConfig+0xc6>
    switch (clocksource)
 800b23c:	2b08      	cmp	r3, #8
 800b23e:	f63f af2a 	bhi.w	800b096 <UART_SetConfig+0x92>
 800b242:	a201      	add	r2, pc, #4	; (adr r2, 800b248 <UART_SetConfig+0x244>)
 800b244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b248:	0800b311 	.word	0x0800b311
 800b24c:	0800b30b 	.word	0x0800b30b
 800b250:	0800b317 	.word	0x0800b317
 800b254:	0800b097 	.word	0x0800b097
 800b258:	0800b279 	.word	0x0800b279
 800b25c:	0800b097 	.word	0x0800b097
 800b260:	0800b097 	.word	0x0800b097
 800b264:	0800b097 	.word	0x0800b097
 800b268:	0800b281 	.word	0x0800b281
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b26c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b270:	d04e      	beq.n	800b310 <UART_SetConfig+0x30c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b272:	f7fd fed5 	bl	8009020 <HAL_RCC_GetPCLK1Freq>
        break;
 800b276:	e728      	b.n	800b0ca <UART_SetConfig+0xc6>
        pclk = HAL_RCC_GetSysClockFreq();
 800b278:	f7fd fd6e 	bl	8008d58 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800b27c:	b1e8      	cbz	r0, 800b2ba <UART_SetConfig+0x2b6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b27e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b280:	6862      	ldr	r2, [r4, #4]
 800b282:	f24f 53c4 	movw	r3, #62916	; 0xf5c4
 800b286:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b28a:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800b28e:	fbb0 f0f1 	udiv	r0, r0, r1
 800b292:	0853      	lsrs	r3, r2, #1
 800b294:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b298:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b29c:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2a0:	f1a3 0210 	sub.w	r2, r3, #16
 800b2a4:	428a      	cmp	r2, r1
 800b2a6:	f63f aef6 	bhi.w	800b096 <UART_SetConfig+0x92>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b2aa:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800b2ae:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b2b0:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b2b2:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	60cb      	str	r3, [r1, #12]
 800b2ba:	2000      	movs	r0, #0
 800b2bc:	e6ec      	b.n	800b098 <UART_SetConfig+0x94>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b2be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b2c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b2c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2ca:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b2ce:	2b20      	cmp	r3, #32
 800b2d0:	d026      	beq.n	800b320 <UART_SetConfig+0x31c>
 800b2d2:	d804      	bhi.n	800b2de <UART_SetConfig+0x2da>
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d0c9      	beq.n	800b26c <UART_SetConfig+0x268>
 800b2d8:	2b10      	cmp	r3, #16
 800b2da:	d0a9      	beq.n	800b230 <UART_SetConfig+0x22c>
 800b2dc:	e6db      	b.n	800b096 <UART_SetConfig+0x92>
 800b2de:	2b30      	cmp	r3, #48	; 0x30
 800b2e0:	f47f aed9 	bne.w	800b096 <UART_SetConfig+0x92>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2e4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b2e8:	d0ca      	beq.n	800b280 <UART_SetConfig+0x27c>
    switch (clocksource)
 800b2ea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800b2ee:	e6f0      	b.n	800b0d2 <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b2f0:	2bc0      	cmp	r3, #192	; 0xc0
 800b2f2:	d0f7      	beq.n	800b2e4 <UART_SetConfig+0x2e0>
 800b2f4:	e6cf      	b.n	800b096 <UART_SetConfig+0x92>
 800b2f6:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b2fa:	f2c0 00f4 	movt	r0, #244	; 0xf4
 800b2fe:	e752      	b.n	800b1a6 <UART_SetConfig+0x1a2>
        pclk = (uint32_t) HSI_VALUE;
 800b300:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b304:	f2c0 00f4 	movt	r0, #244	; 0xf4
 800b308:	e6e3      	b.n	800b0d2 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetPCLK2Freq();
 800b30a:	f7fd fe9f 	bl	800904c <HAL_RCC_GetPCLK2Freq>
        break;
 800b30e:	e7b5      	b.n	800b27c <UART_SetConfig+0x278>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b310:	f7fd fe86 	bl	8009020 <HAL_RCC_GetPCLK1Freq>
        break;
 800b314:	e7b2      	b.n	800b27c <UART_SetConfig+0x278>
        pclk = (uint32_t) HSI_VALUE;
 800b316:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b31a:	f2c0 00f4 	movt	r0, #244	; 0xf4
 800b31e:	e7af      	b.n	800b280 <UART_SetConfig+0x27c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b320:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800b324:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b328:	f2c0 00f4 	movt	r0, #244	; 0xf4
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b32c:	f47f aed1 	bne.w	800b0d2 <UART_SetConfig+0xce>
 800b330:	e7a6      	b.n	800b280 <UART_SetConfig+0x27c>
 800b332:	bf00      	nop

0800b334 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b334:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b336:	07da      	lsls	r2, r3, #31
{
 800b338:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b33a:	d506      	bpl.n	800b34a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b33c:	6801      	ldr	r1, [r0, #0]
 800b33e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800b340:	684a      	ldr	r2, [r1, #4]
 800b342:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b346:	4322      	orrs	r2, r4
 800b348:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b34a:	079c      	lsls	r4, r3, #30
 800b34c:	d506      	bpl.n	800b35c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b34e:	6801      	ldr	r1, [r0, #0]
 800b350:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800b352:	684a      	ldr	r2, [r1, #4]
 800b354:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b358:	4322      	orrs	r2, r4
 800b35a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b35c:	0759      	lsls	r1, r3, #29
 800b35e:	d506      	bpl.n	800b36e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b360:	6801      	ldr	r1, [r0, #0]
 800b362:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800b364:	684a      	ldr	r2, [r1, #4]
 800b366:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b36a:	4322      	orrs	r2, r4
 800b36c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b36e:	071a      	lsls	r2, r3, #28
 800b370:	d506      	bpl.n	800b380 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b372:	6801      	ldr	r1, [r0, #0]
 800b374:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800b376:	684a      	ldr	r2, [r1, #4]
 800b378:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b37c:	4322      	orrs	r2, r4
 800b37e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b380:	06dc      	lsls	r4, r3, #27
 800b382:	d506      	bpl.n	800b392 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b384:	6801      	ldr	r1, [r0, #0]
 800b386:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800b388:	688a      	ldr	r2, [r1, #8]
 800b38a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b38e:	4322      	orrs	r2, r4
 800b390:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b392:	0699      	lsls	r1, r3, #26
 800b394:	d506      	bpl.n	800b3a4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b396:	6801      	ldr	r1, [r0, #0]
 800b398:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800b39a:	688a      	ldr	r2, [r1, #8]
 800b39c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b3a0:	4322      	orrs	r2, r4
 800b3a2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b3a4:	065a      	lsls	r2, r3, #25
 800b3a6:	d509      	bpl.n	800b3bc <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b3a8:	6801      	ldr	r1, [r0, #0]
 800b3aa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800b3ac:	684a      	ldr	r2, [r1, #4]
 800b3ae:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800b3b2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b3b4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b3b8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b3ba:	d00b      	beq.n	800b3d4 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b3bc:	061b      	lsls	r3, r3, #24
 800b3be:	d506      	bpl.n	800b3ce <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b3c0:	6802      	ldr	r2, [r0, #0]
 800b3c2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800b3c4:	6853      	ldr	r3, [r2, #4]
 800b3c6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b3ca:	430b      	orrs	r3, r1
 800b3cc:	6053      	str	r3, [r2, #4]
}
 800b3ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3d2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b3d4:	684a      	ldr	r2, [r1, #4]
 800b3d6:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800b3d8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800b3dc:	4322      	orrs	r2, r4
 800b3de:	604a      	str	r2, [r1, #4]
 800b3e0:	e7ec      	b.n	800b3bc <UART_AdvFeatureConfig+0x88>
 800b3e2:	bf00      	nop

0800b3e4 <UART_WaitOnFlagUntilTimeout>:
{
 800b3e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3ec:	6804      	ldr	r4, [r0, #0]
{
 800b3ee:	4607      	mov	r7, r0
 800b3f0:	460e      	mov	r6, r1
 800b3f2:	4615      	mov	r5, r2
 800b3f4:	4699      	mov	r9, r3
 800b3f6:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b3fa:	d10a      	bne.n	800b412 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3fc:	69e3      	ldr	r3, [r4, #28]
 800b3fe:	ea36 0303 	bics.w	r3, r6, r3
 800b402:	bf0c      	ite	eq
 800b404:	2301      	moveq	r3, #1
 800b406:	2300      	movne	r3, #0
 800b408:	429d      	cmp	r5, r3
 800b40a:	d0f7      	beq.n	800b3fc <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800b40c:	2000      	movs	r0, #0
}
 800b40e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b412:	69e2      	ldr	r2, [r4, #28]
 800b414:	ea36 0202 	bics.w	r2, r6, r2
 800b418:	bf0c      	ite	eq
 800b41a:	2301      	moveq	r3, #1
 800b41c:	2300      	movne	r3, #0
 800b41e:	42ab      	cmp	r3, r5
 800b420:	d1f4      	bne.n	800b40c <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b422:	f7fb f8e5 	bl	80065f0 <HAL_GetTick>
 800b426:	eba0 0009 	sub.w	r0, r0, r9
 800b42a:	4540      	cmp	r0, r8
 800b42c:	d833      	bhi.n	800b496 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b42e:	f1b8 0f00 	cmp.w	r8, #0
 800b432:	d030      	beq.n	800b496 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b434:	683c      	ldr	r4, [r7, #0]
 800b436:	6823      	ldr	r3, [r4, #0]
 800b438:	0758      	lsls	r0, r3, #29
 800b43a:	4622      	mov	r2, r4
 800b43c:	d5db      	bpl.n	800b3f6 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b43e:	69e3      	ldr	r3, [r4, #28]
 800b440:	0519      	lsls	r1, r3, #20
 800b442:	d5d8      	bpl.n	800b3f6 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b444:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b448:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b44a:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b44e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b452:	e844 3100 	strex	r1, r3, [r4]
 800b456:	b139      	cbz	r1, 800b468 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b458:	e852 3f00 	ldrex	r3, [r2]
 800b45c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b460:	e842 3100 	strex	r1, r3, [r2]
 800b464:	2900      	cmp	r1, #0
 800b466:	d1f7      	bne.n	800b458 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b468:	f102 0308 	add.w	r3, r2, #8
 800b46c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b470:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b474:	f102 0008 	add.w	r0, r2, #8
 800b478:	e840 3100 	strex	r1, r3, [r0]
 800b47c:	2900      	cmp	r1, #0
 800b47e:	d1f3      	bne.n	800b468 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800b480:	2320      	movs	r3, #32
 800b482:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800b486:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800b48a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800b48e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b490:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800b494:	e7bb      	b.n	800b40e <UART_WaitOnFlagUntilTimeout+0x2a>
 800b496:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b498:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b49c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4a0:	e842 3100 	strex	r1, r3, [r2]
 800b4a4:	2900      	cmp	r1, #0
 800b4a6:	d1f7      	bne.n	800b498 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a8:	f102 0308 	add.w	r3, r2, #8
 800b4ac:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4b0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4b4:	f102 0008 	add.w	r0, r2, #8
 800b4b8:	e840 3100 	strex	r1, r3, [r0]
 800b4bc:	2900      	cmp	r1, #0
 800b4be:	d1f3      	bne.n	800b4a8 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800b4c0:	2320      	movs	r3, #32
 800b4c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800b4c6:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800b4ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800b4ce:	2003      	movs	r0, #3
 800b4d0:	e79d      	b.n	800b40e <UART_WaitOnFlagUntilTimeout+0x2a>
 800b4d2:	bf00      	nop

0800b4d4 <HAL_UART_Init>:
  if (huart == NULL)
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d066      	beq.n	800b5a6 <HAL_UART_Init+0xd2>
{
 800b4d8:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800b4da:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800b4de:	b082      	sub	sp, #8
 800b4e0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d04c      	beq.n	800b580 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800b4e6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b4e8:	2324      	movs	r3, #36	; 0x24
 800b4ea:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800b4ee:	6813      	ldr	r3, [r2, #0]
 800b4f0:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b4f4:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800b4f6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b4f8:	f7ff fd84 	bl	800b004 <UART_SetConfig>
 800b4fc:	2801      	cmp	r0, #1
 800b4fe:	d03c      	beq.n	800b57a <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b500:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b502:	2b00      	cmp	r3, #0
 800b504:	d135      	bne.n	800b572 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	6859      	ldr	r1, [r3, #4]
 800b50a:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800b50e:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b510:	6899      	ldr	r1, [r3, #8]
 800b512:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800b516:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800b518:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b51a:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 800b51c:	f041 0101 	orr.w	r1, r1, #1
 800b520:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b522:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800b526:	f7fb f863 	bl	80065f0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b52a:	6823      	ldr	r3, [r4, #0]
 800b52c:	681a      	ldr	r2, [r3, #0]
 800b52e:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800b530:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b532:	d40e      	bmi.n	800b552 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	075b      	lsls	r3, r3, #29
 800b538:	d427      	bmi.n	800b58a <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b53a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800b53c:	2220      	movs	r2, #32
 800b53e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b542:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800b546:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 800b54a:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b54c:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800b54e:	b002      	add	sp, #8
 800b550:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b552:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b556:	9300      	str	r3, [sp, #0]
 800b558:	462a      	mov	r2, r5
 800b55a:	4603      	mov	r3, r0
 800b55c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b560:	4620      	mov	r0, r4
 800b562:	f7ff ff3f 	bl	800b3e4 <UART_WaitOnFlagUntilTimeout>
 800b566:	b9e0      	cbnz	r0, 800b5a2 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b568:	6823      	ldr	r3, [r4, #0]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	075b      	lsls	r3, r3, #29
 800b56e:	d40c      	bmi.n	800b58a <HAL_UART_Init+0xb6>
 800b570:	e7e3      	b.n	800b53a <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800b572:	4620      	mov	r0, r4
 800b574:	f7ff fede 	bl	800b334 <UART_AdvFeatureConfig>
 800b578:	e7c5      	b.n	800b506 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800b57a:	2001      	movs	r0, #1
}
 800b57c:	b002      	add	sp, #8
 800b57e:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800b580:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800b584:	f7fa ff52 	bl	800642c <HAL_UART_MspInit>
 800b588:	e7ad      	b.n	800b4e6 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b58a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b58e:	9300      	str	r3, [sp, #0]
 800b590:	2200      	movs	r2, #0
 800b592:	4633      	mov	r3, r6
 800b594:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b598:	4620      	mov	r0, r4
 800b59a:	f7ff ff23 	bl	800b3e4 <UART_WaitOnFlagUntilTimeout>
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	d0cb      	beq.n	800b53a <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800b5a2:	2003      	movs	r0, #3
 800b5a4:	e7d3      	b.n	800b54e <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800b5a6:	2001      	movs	r0, #1
}
 800b5a8:	4770      	bx	lr
 800b5aa:	bf00      	nop

0800b5ac <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b5ac:	4770      	bx	lr
 800b5ae:	bf00      	nop

0800b5b0 <HAL_UARTEx_RxFifoFullCallback>:
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop

0800b5b4 <HAL_UARTEx_TxFifoEmptyCallback>:
 800b5b4:	4770      	bx	lr
 800b5b6:	bf00      	nop

0800b5b8 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5b8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800b5bc:	2b01      	cmp	r3, #1
 800b5be:	d017      	beq.n	800b5f0 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5c0:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b5c2:	2324      	movs	r3, #36	; 0x24
{
 800b5c4:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800b5c6:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5ca:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b5cc:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b5ce:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 800b5d0:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b5d4:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800b5d8:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b5da:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b5dc:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b5de:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800b5e2:	2220      	movs	r2, #32
 800b5e4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 800b5e8:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800b5ec:	4618      	mov	r0, r3
}
 800b5ee:	4770      	bx	lr
  __HAL_LOCK(huart);
 800b5f0:	2002      	movs	r0, #2
}
 800b5f2:	4770      	bx	lr

0800b5f4 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5f4:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b5f8:	2a01      	cmp	r2, #1
 800b5fa:	d03b      	beq.n	800b674 <HAL_UARTEx_SetTxFifoThreshold+0x80>

  huart->gState = HAL_UART_STATE_BUSY;
 800b5fc:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5fe:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b600:	2024      	movs	r0, #36	; 0x24
{
 800b602:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800b604:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b608:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b60a:	6810      	ldr	r0, [r2, #0]
 800b60c:	f020 0001 	bic.w	r0, r0, #1
 800b610:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b612:	6890      	ldr	r0, [r2, #8]
 800b614:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800b618:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b61a:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b61c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b61e:	b330      	cbz	r0, 800b66e <HAL_UARTEx_SetTxFifoThreshold+0x7a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b620:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b622:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b624:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b628:	f24f 51e4 	movw	r1, #62948	; 0xf5e4
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b62c:	0f6d      	lsrs	r5, r5, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b62e:	f6c0 0100 	movt	r1, #2048	; 0x800
                               (uint16_t)denominator[tx_fifo_threshold];
 800b632:	f24f 5edc 	movw	lr, #62940	; 0xf5dc
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b636:	5d48      	ldrb	r0, [r1, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b638:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800b63c:	f6c0 0e00 	movt	lr, #2048	; 0x800
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b640:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b642:	f81e 6005 	ldrb.w	r6, [lr, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 800b646:	f81e 500c 	ldrb.w	r5, [lr, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b64a:	fbb0 f0f6 	udiv	r0, r0, r6
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b64e:	00c9      	lsls	r1, r1, #3
 800b650:	fbb1 f1f5 	udiv	r1, r1, r5
 800b654:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800b658:	2100      	movs	r1, #0
 800b65a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800b65e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b660:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800b662:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800b666:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b668:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800b66c:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800b66e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b670:	4608      	mov	r0, r1
 800b672:	e7ef      	b.n	800b654 <HAL_UARTEx_SetTxFifoThreshold+0x60>
  __HAL_LOCK(huart);
 800b674:	2002      	movs	r0, #2
}
 800b676:	4770      	bx	lr

0800b678 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800b678:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b67c:	2a01      	cmp	r2, #1
 800b67e:	d03b      	beq.n	800b6f8 <HAL_UARTEx_SetRxFifoThreshold+0x80>
  huart->gState = HAL_UART_STATE_BUSY;
 800b680:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b682:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b684:	2024      	movs	r0, #36	; 0x24
{
 800b686:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800b688:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b68c:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800b68e:	6810      	ldr	r0, [r2, #0]
 800b690:	f020 0001 	bic.w	r0, r0, #1
 800b694:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b696:	6890      	ldr	r0, [r2, #8]
 800b698:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800b69c:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b69e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b6a0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b6a2:	b330      	cbz	r0, 800b6f2 <HAL_UARTEx_SetRxFifoThreshold+0x7a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b6a4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b6a6:	6895      	ldr	r5, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6a8:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b6ac:	f24f 51e4 	movw	r1, #62948	; 0xf5e4
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b6b0:	0f6d      	lsrs	r5, r5, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b6b2:	f6c0 0100 	movt	r1, #2048	; 0x800
                               (uint16_t)denominator[tx_fifo_threshold];
 800b6b6:	f24f 5edc 	movw	lr, #62940	; 0xf5dc
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b6ba:	5d48      	ldrb	r0, [r1, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6bc:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800b6c0:	f6c0 0e00 	movt	lr, #2048	; 0x800
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b6c4:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b6c6:	f81e 6005 	ldrb.w	r6, [lr, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 800b6ca:	f81e 500c 	ldrb.w	r5, [lr, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b6ce:	fbb0 f0f6 	udiv	r0, r0, r6
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6d2:	00c9      	lsls	r1, r1, #3
 800b6d4:	fbb1 f1f5 	udiv	r1, r1, r5
 800b6d8:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800b6dc:	2100      	movs	r1, #0
 800b6de:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800b6e2:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b6e4:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800b6e6:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800b6ea:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b6ec:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800b6f0:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800b6f2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	e7ef      	b.n	800b6d8 <HAL_UARTEx_SetRxFifoThreshold+0x60>
  __HAL_LOCK(huart);
 800b6f8:	2002      	movs	r0, #2
}
 800b6fa:	4770      	bx	lr

0800b6fc <__cvt>:
 800b6fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b700:	ec55 4b10 	vmov	r4, r5, d0
 800b704:	2d00      	cmp	r5, #0
 800b706:	460e      	mov	r6, r1
 800b708:	4619      	mov	r1, r3
 800b70a:	462b      	mov	r3, r5
 800b70c:	bfbb      	ittet	lt
 800b70e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b712:	461d      	movlt	r5, r3
 800b714:	2300      	movge	r3, #0
 800b716:	232d      	movlt	r3, #45	; 0x2d
 800b718:	700b      	strb	r3, [r1, #0]
 800b71a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b71c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b720:	4691      	mov	r9, r2
 800b722:	f023 0820 	bic.w	r8, r3, #32
 800b726:	bfbc      	itt	lt
 800b728:	4622      	movlt	r2, r4
 800b72a:	4614      	movlt	r4, r2
 800b72c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b730:	d005      	beq.n	800b73e <__cvt+0x42>
 800b732:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b736:	d100      	bne.n	800b73a <__cvt+0x3e>
 800b738:	3601      	adds	r6, #1
 800b73a:	2102      	movs	r1, #2
 800b73c:	e000      	b.n	800b740 <__cvt+0x44>
 800b73e:	2103      	movs	r1, #3
 800b740:	ab03      	add	r3, sp, #12
 800b742:	9301      	str	r3, [sp, #4]
 800b744:	ab02      	add	r3, sp, #8
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	ec45 4b10 	vmov	d0, r4, r5
 800b74c:	4653      	mov	r3, sl
 800b74e:	4632      	mov	r2, r6
 800b750:	f000 fe9e 	bl	800c490 <_dtoa_r>
 800b754:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b758:	4607      	mov	r7, r0
 800b75a:	d102      	bne.n	800b762 <__cvt+0x66>
 800b75c:	f019 0f01 	tst.w	r9, #1
 800b760:	d022      	beq.n	800b7a8 <__cvt+0xac>
 800b762:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b766:	eb07 0906 	add.w	r9, r7, r6
 800b76a:	d110      	bne.n	800b78e <__cvt+0x92>
 800b76c:	783b      	ldrb	r3, [r7, #0]
 800b76e:	2b30      	cmp	r3, #48	; 0x30
 800b770:	d10a      	bne.n	800b788 <__cvt+0x8c>
 800b772:	2200      	movs	r2, #0
 800b774:	2300      	movs	r3, #0
 800b776:	4620      	mov	r0, r4
 800b778:	4629      	mov	r1, r5
 800b77a:	f7f5 f9cd 	bl	8000b18 <__aeabi_dcmpeq>
 800b77e:	b918      	cbnz	r0, 800b788 <__cvt+0x8c>
 800b780:	f1c6 0601 	rsb	r6, r6, #1
 800b784:	f8ca 6000 	str.w	r6, [sl]
 800b788:	f8da 3000 	ldr.w	r3, [sl]
 800b78c:	4499      	add	r9, r3
 800b78e:	2200      	movs	r2, #0
 800b790:	2300      	movs	r3, #0
 800b792:	4620      	mov	r0, r4
 800b794:	4629      	mov	r1, r5
 800b796:	f7f5 f9bf 	bl	8000b18 <__aeabi_dcmpeq>
 800b79a:	b108      	cbz	r0, 800b7a0 <__cvt+0xa4>
 800b79c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b7a0:	2230      	movs	r2, #48	; 0x30
 800b7a2:	9b03      	ldr	r3, [sp, #12]
 800b7a4:	454b      	cmp	r3, r9
 800b7a6:	d307      	bcc.n	800b7b8 <__cvt+0xbc>
 800b7a8:	9b03      	ldr	r3, [sp, #12]
 800b7aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b7ac:	1bdb      	subs	r3, r3, r7
 800b7ae:	4638      	mov	r0, r7
 800b7b0:	6013      	str	r3, [r2, #0]
 800b7b2:	b004      	add	sp, #16
 800b7b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7b8:	1c59      	adds	r1, r3, #1
 800b7ba:	9103      	str	r1, [sp, #12]
 800b7bc:	701a      	strb	r2, [r3, #0]
 800b7be:	e7f0      	b.n	800b7a2 <__cvt+0xa6>

0800b7c0 <__exponent>:
 800b7c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	2900      	cmp	r1, #0
 800b7c6:	bfb8      	it	lt
 800b7c8:	4249      	neglt	r1, r1
 800b7ca:	f803 2b02 	strb.w	r2, [r3], #2
 800b7ce:	bfb4      	ite	lt
 800b7d0:	222d      	movlt	r2, #45	; 0x2d
 800b7d2:	222b      	movge	r2, #43	; 0x2b
 800b7d4:	2909      	cmp	r1, #9
 800b7d6:	7042      	strb	r2, [r0, #1]
 800b7d8:	dd2a      	ble.n	800b830 <__exponent+0x70>
 800b7da:	f10d 0207 	add.w	r2, sp, #7
 800b7de:	4617      	mov	r7, r2
 800b7e0:	260a      	movs	r6, #10
 800b7e2:	4694      	mov	ip, r2
 800b7e4:	fb91 f5f6 	sdiv	r5, r1, r6
 800b7e8:	fb06 1415 	mls	r4, r6, r5, r1
 800b7ec:	3430      	adds	r4, #48	; 0x30
 800b7ee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b7f2:	460c      	mov	r4, r1
 800b7f4:	2c63      	cmp	r4, #99	; 0x63
 800b7f6:	f102 32ff 	add.w	r2, r2, #4294967295
 800b7fa:	4629      	mov	r1, r5
 800b7fc:	dcf1      	bgt.n	800b7e2 <__exponent+0x22>
 800b7fe:	3130      	adds	r1, #48	; 0x30
 800b800:	f1ac 0402 	sub.w	r4, ip, #2
 800b804:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b808:	1c41      	adds	r1, r0, #1
 800b80a:	4622      	mov	r2, r4
 800b80c:	42ba      	cmp	r2, r7
 800b80e:	d30a      	bcc.n	800b826 <__exponent+0x66>
 800b810:	f10d 0209 	add.w	r2, sp, #9
 800b814:	eba2 020c 	sub.w	r2, r2, ip
 800b818:	42bc      	cmp	r4, r7
 800b81a:	bf88      	it	hi
 800b81c:	2200      	movhi	r2, #0
 800b81e:	4413      	add	r3, r2
 800b820:	1a18      	subs	r0, r3, r0
 800b822:	b003      	add	sp, #12
 800b824:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b826:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b82a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b82e:	e7ed      	b.n	800b80c <__exponent+0x4c>
 800b830:	2330      	movs	r3, #48	; 0x30
 800b832:	3130      	adds	r1, #48	; 0x30
 800b834:	7083      	strb	r3, [r0, #2]
 800b836:	70c1      	strb	r1, [r0, #3]
 800b838:	1d03      	adds	r3, r0, #4
 800b83a:	e7f1      	b.n	800b820 <__exponent+0x60>

0800b83c <_printf_float>:
 800b83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b840:	ed2d 8b02 	vpush	{d8}
 800b844:	b08d      	sub	sp, #52	; 0x34
 800b846:	460c      	mov	r4, r1
 800b848:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b84c:	4616      	mov	r6, r2
 800b84e:	461f      	mov	r7, r3
 800b850:	4605      	mov	r5, r0
 800b852:	f000 fd0f 	bl	800c274 <_localeconv_r>
 800b856:	f8d0 a000 	ldr.w	sl, [r0]
 800b85a:	4650      	mov	r0, sl
 800b85c:	f7f4 fd30 	bl	80002c0 <strlen>
 800b860:	2300      	movs	r3, #0
 800b862:	930a      	str	r3, [sp, #40]	; 0x28
 800b864:	6823      	ldr	r3, [r4, #0]
 800b866:	9305      	str	r3, [sp, #20]
 800b868:	f8d8 3000 	ldr.w	r3, [r8]
 800b86c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b870:	3307      	adds	r3, #7
 800b872:	f023 0307 	bic.w	r3, r3, #7
 800b876:	f103 0208 	add.w	r2, r3, #8
 800b87a:	f8c8 2000 	str.w	r2, [r8]
 800b87e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b882:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b886:	9307      	str	r3, [sp, #28]
 800b888:	f8cd 8018 	str.w	r8, [sp, #24]
 800b88c:	ee08 0a10 	vmov	s16, r0
 800b890:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b894:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b898:	4b9e      	ldr	r3, [pc, #632]	; (800bb14 <_printf_float+0x2d8>)
 800b89a:	f04f 32ff 	mov.w	r2, #4294967295
 800b89e:	f7f5 f96d 	bl	8000b7c <__aeabi_dcmpun>
 800b8a2:	bb88      	cbnz	r0, 800b908 <_printf_float+0xcc>
 800b8a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8a8:	4b9a      	ldr	r3, [pc, #616]	; (800bb14 <_printf_float+0x2d8>)
 800b8aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b8ae:	f7f5 f947 	bl	8000b40 <__aeabi_dcmple>
 800b8b2:	bb48      	cbnz	r0, 800b908 <_printf_float+0xcc>
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	4640      	mov	r0, r8
 800b8ba:	4649      	mov	r1, r9
 800b8bc:	f7f5 f936 	bl	8000b2c <__aeabi_dcmplt>
 800b8c0:	b110      	cbz	r0, 800b8c8 <_printf_float+0x8c>
 800b8c2:	232d      	movs	r3, #45	; 0x2d
 800b8c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8c8:	4a93      	ldr	r2, [pc, #588]	; (800bb18 <_printf_float+0x2dc>)
 800b8ca:	4b94      	ldr	r3, [pc, #592]	; (800bb1c <_printf_float+0x2e0>)
 800b8cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b8d0:	bf94      	ite	ls
 800b8d2:	4690      	movls	r8, r2
 800b8d4:	4698      	movhi	r8, r3
 800b8d6:	2303      	movs	r3, #3
 800b8d8:	6123      	str	r3, [r4, #16]
 800b8da:	9b05      	ldr	r3, [sp, #20]
 800b8dc:	f023 0304 	bic.w	r3, r3, #4
 800b8e0:	6023      	str	r3, [r4, #0]
 800b8e2:	f04f 0900 	mov.w	r9, #0
 800b8e6:	9700      	str	r7, [sp, #0]
 800b8e8:	4633      	mov	r3, r6
 800b8ea:	aa0b      	add	r2, sp, #44	; 0x2c
 800b8ec:	4621      	mov	r1, r4
 800b8ee:	4628      	mov	r0, r5
 800b8f0:	f000 f9da 	bl	800bca8 <_printf_common>
 800b8f4:	3001      	adds	r0, #1
 800b8f6:	f040 8090 	bne.w	800ba1a <_printf_float+0x1de>
 800b8fa:	f04f 30ff 	mov.w	r0, #4294967295
 800b8fe:	b00d      	add	sp, #52	; 0x34
 800b900:	ecbd 8b02 	vpop	{d8}
 800b904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b908:	4642      	mov	r2, r8
 800b90a:	464b      	mov	r3, r9
 800b90c:	4640      	mov	r0, r8
 800b90e:	4649      	mov	r1, r9
 800b910:	f7f5 f934 	bl	8000b7c <__aeabi_dcmpun>
 800b914:	b140      	cbz	r0, 800b928 <_printf_float+0xec>
 800b916:	464b      	mov	r3, r9
 800b918:	2b00      	cmp	r3, #0
 800b91a:	bfbc      	itt	lt
 800b91c:	232d      	movlt	r3, #45	; 0x2d
 800b91e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b922:	4a7f      	ldr	r2, [pc, #508]	; (800bb20 <_printf_float+0x2e4>)
 800b924:	4b7f      	ldr	r3, [pc, #508]	; (800bb24 <_printf_float+0x2e8>)
 800b926:	e7d1      	b.n	800b8cc <_printf_float+0x90>
 800b928:	6863      	ldr	r3, [r4, #4]
 800b92a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b92e:	9206      	str	r2, [sp, #24]
 800b930:	1c5a      	adds	r2, r3, #1
 800b932:	d13f      	bne.n	800b9b4 <_printf_float+0x178>
 800b934:	2306      	movs	r3, #6
 800b936:	6063      	str	r3, [r4, #4]
 800b938:	9b05      	ldr	r3, [sp, #20]
 800b93a:	6861      	ldr	r1, [r4, #4]
 800b93c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b940:	2300      	movs	r3, #0
 800b942:	9303      	str	r3, [sp, #12]
 800b944:	ab0a      	add	r3, sp, #40	; 0x28
 800b946:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b94a:	ab09      	add	r3, sp, #36	; 0x24
 800b94c:	ec49 8b10 	vmov	d0, r8, r9
 800b950:	9300      	str	r3, [sp, #0]
 800b952:	6022      	str	r2, [r4, #0]
 800b954:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b958:	4628      	mov	r0, r5
 800b95a:	f7ff fecf 	bl	800b6fc <__cvt>
 800b95e:	9b06      	ldr	r3, [sp, #24]
 800b960:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b962:	2b47      	cmp	r3, #71	; 0x47
 800b964:	4680      	mov	r8, r0
 800b966:	d108      	bne.n	800b97a <_printf_float+0x13e>
 800b968:	1cc8      	adds	r0, r1, #3
 800b96a:	db02      	blt.n	800b972 <_printf_float+0x136>
 800b96c:	6863      	ldr	r3, [r4, #4]
 800b96e:	4299      	cmp	r1, r3
 800b970:	dd41      	ble.n	800b9f6 <_printf_float+0x1ba>
 800b972:	f1ab 0302 	sub.w	r3, fp, #2
 800b976:	fa5f fb83 	uxtb.w	fp, r3
 800b97a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b97e:	d820      	bhi.n	800b9c2 <_printf_float+0x186>
 800b980:	3901      	subs	r1, #1
 800b982:	465a      	mov	r2, fp
 800b984:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b988:	9109      	str	r1, [sp, #36]	; 0x24
 800b98a:	f7ff ff19 	bl	800b7c0 <__exponent>
 800b98e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b990:	1813      	adds	r3, r2, r0
 800b992:	2a01      	cmp	r2, #1
 800b994:	4681      	mov	r9, r0
 800b996:	6123      	str	r3, [r4, #16]
 800b998:	dc02      	bgt.n	800b9a0 <_printf_float+0x164>
 800b99a:	6822      	ldr	r2, [r4, #0]
 800b99c:	07d2      	lsls	r2, r2, #31
 800b99e:	d501      	bpl.n	800b9a4 <_printf_float+0x168>
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	6123      	str	r3, [r4, #16]
 800b9a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d09c      	beq.n	800b8e6 <_printf_float+0xaa>
 800b9ac:	232d      	movs	r3, #45	; 0x2d
 800b9ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9b2:	e798      	b.n	800b8e6 <_printf_float+0xaa>
 800b9b4:	9a06      	ldr	r2, [sp, #24]
 800b9b6:	2a47      	cmp	r2, #71	; 0x47
 800b9b8:	d1be      	bne.n	800b938 <_printf_float+0xfc>
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d1bc      	bne.n	800b938 <_printf_float+0xfc>
 800b9be:	2301      	movs	r3, #1
 800b9c0:	e7b9      	b.n	800b936 <_printf_float+0xfa>
 800b9c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b9c6:	d118      	bne.n	800b9fa <_printf_float+0x1be>
 800b9c8:	2900      	cmp	r1, #0
 800b9ca:	6863      	ldr	r3, [r4, #4]
 800b9cc:	dd0b      	ble.n	800b9e6 <_printf_float+0x1aa>
 800b9ce:	6121      	str	r1, [r4, #16]
 800b9d0:	b913      	cbnz	r3, 800b9d8 <_printf_float+0x19c>
 800b9d2:	6822      	ldr	r2, [r4, #0]
 800b9d4:	07d0      	lsls	r0, r2, #31
 800b9d6:	d502      	bpl.n	800b9de <_printf_float+0x1a2>
 800b9d8:	3301      	adds	r3, #1
 800b9da:	440b      	add	r3, r1
 800b9dc:	6123      	str	r3, [r4, #16]
 800b9de:	65a1      	str	r1, [r4, #88]	; 0x58
 800b9e0:	f04f 0900 	mov.w	r9, #0
 800b9e4:	e7de      	b.n	800b9a4 <_printf_float+0x168>
 800b9e6:	b913      	cbnz	r3, 800b9ee <_printf_float+0x1b2>
 800b9e8:	6822      	ldr	r2, [r4, #0]
 800b9ea:	07d2      	lsls	r2, r2, #31
 800b9ec:	d501      	bpl.n	800b9f2 <_printf_float+0x1b6>
 800b9ee:	3302      	adds	r3, #2
 800b9f0:	e7f4      	b.n	800b9dc <_printf_float+0x1a0>
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	e7f2      	b.n	800b9dc <_printf_float+0x1a0>
 800b9f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b9fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9fc:	4299      	cmp	r1, r3
 800b9fe:	db05      	blt.n	800ba0c <_printf_float+0x1d0>
 800ba00:	6823      	ldr	r3, [r4, #0]
 800ba02:	6121      	str	r1, [r4, #16]
 800ba04:	07d8      	lsls	r0, r3, #31
 800ba06:	d5ea      	bpl.n	800b9de <_printf_float+0x1a2>
 800ba08:	1c4b      	adds	r3, r1, #1
 800ba0a:	e7e7      	b.n	800b9dc <_printf_float+0x1a0>
 800ba0c:	2900      	cmp	r1, #0
 800ba0e:	bfd4      	ite	le
 800ba10:	f1c1 0202 	rsble	r2, r1, #2
 800ba14:	2201      	movgt	r2, #1
 800ba16:	4413      	add	r3, r2
 800ba18:	e7e0      	b.n	800b9dc <_printf_float+0x1a0>
 800ba1a:	6823      	ldr	r3, [r4, #0]
 800ba1c:	055a      	lsls	r2, r3, #21
 800ba1e:	d407      	bmi.n	800ba30 <_printf_float+0x1f4>
 800ba20:	6923      	ldr	r3, [r4, #16]
 800ba22:	4642      	mov	r2, r8
 800ba24:	4631      	mov	r1, r6
 800ba26:	4628      	mov	r0, r5
 800ba28:	47b8      	blx	r7
 800ba2a:	3001      	adds	r0, #1
 800ba2c:	d12c      	bne.n	800ba88 <_printf_float+0x24c>
 800ba2e:	e764      	b.n	800b8fa <_printf_float+0xbe>
 800ba30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ba34:	f240 80e0 	bls.w	800bbf8 <_printf_float+0x3bc>
 800ba38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	2300      	movs	r3, #0
 800ba40:	f7f5 f86a 	bl	8000b18 <__aeabi_dcmpeq>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d034      	beq.n	800bab2 <_printf_float+0x276>
 800ba48:	4a37      	ldr	r2, [pc, #220]	; (800bb28 <_printf_float+0x2ec>)
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	4631      	mov	r1, r6
 800ba4e:	4628      	mov	r0, r5
 800ba50:	47b8      	blx	r7
 800ba52:	3001      	adds	r0, #1
 800ba54:	f43f af51 	beq.w	800b8fa <_printf_float+0xbe>
 800ba58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	db02      	blt.n	800ba66 <_printf_float+0x22a>
 800ba60:	6823      	ldr	r3, [r4, #0]
 800ba62:	07d8      	lsls	r0, r3, #31
 800ba64:	d510      	bpl.n	800ba88 <_printf_float+0x24c>
 800ba66:	ee18 3a10 	vmov	r3, s16
 800ba6a:	4652      	mov	r2, sl
 800ba6c:	4631      	mov	r1, r6
 800ba6e:	4628      	mov	r0, r5
 800ba70:	47b8      	blx	r7
 800ba72:	3001      	adds	r0, #1
 800ba74:	f43f af41 	beq.w	800b8fa <_printf_float+0xbe>
 800ba78:	f04f 0800 	mov.w	r8, #0
 800ba7c:	f104 091a 	add.w	r9, r4, #26
 800ba80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba82:	3b01      	subs	r3, #1
 800ba84:	4543      	cmp	r3, r8
 800ba86:	dc09      	bgt.n	800ba9c <_printf_float+0x260>
 800ba88:	6823      	ldr	r3, [r4, #0]
 800ba8a:	079b      	lsls	r3, r3, #30
 800ba8c:	f100 8107 	bmi.w	800bc9e <_printf_float+0x462>
 800ba90:	68e0      	ldr	r0, [r4, #12]
 800ba92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba94:	4298      	cmp	r0, r3
 800ba96:	bfb8      	it	lt
 800ba98:	4618      	movlt	r0, r3
 800ba9a:	e730      	b.n	800b8fe <_printf_float+0xc2>
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	464a      	mov	r2, r9
 800baa0:	4631      	mov	r1, r6
 800baa2:	4628      	mov	r0, r5
 800baa4:	47b8      	blx	r7
 800baa6:	3001      	adds	r0, #1
 800baa8:	f43f af27 	beq.w	800b8fa <_printf_float+0xbe>
 800baac:	f108 0801 	add.w	r8, r8, #1
 800bab0:	e7e6      	b.n	800ba80 <_printf_float+0x244>
 800bab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	dc39      	bgt.n	800bb2c <_printf_float+0x2f0>
 800bab8:	4a1b      	ldr	r2, [pc, #108]	; (800bb28 <_printf_float+0x2ec>)
 800baba:	2301      	movs	r3, #1
 800babc:	4631      	mov	r1, r6
 800babe:	4628      	mov	r0, r5
 800bac0:	47b8      	blx	r7
 800bac2:	3001      	adds	r0, #1
 800bac4:	f43f af19 	beq.w	800b8fa <_printf_float+0xbe>
 800bac8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bacc:	4313      	orrs	r3, r2
 800bace:	d102      	bne.n	800bad6 <_printf_float+0x29a>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	07d9      	lsls	r1, r3, #31
 800bad4:	d5d8      	bpl.n	800ba88 <_printf_float+0x24c>
 800bad6:	ee18 3a10 	vmov	r3, s16
 800bada:	4652      	mov	r2, sl
 800badc:	4631      	mov	r1, r6
 800bade:	4628      	mov	r0, r5
 800bae0:	47b8      	blx	r7
 800bae2:	3001      	adds	r0, #1
 800bae4:	f43f af09 	beq.w	800b8fa <_printf_float+0xbe>
 800bae8:	f04f 0900 	mov.w	r9, #0
 800baec:	f104 0a1a 	add.w	sl, r4, #26
 800baf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baf2:	425b      	negs	r3, r3
 800baf4:	454b      	cmp	r3, r9
 800baf6:	dc01      	bgt.n	800bafc <_printf_float+0x2c0>
 800baf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bafa:	e792      	b.n	800ba22 <_printf_float+0x1e6>
 800bafc:	2301      	movs	r3, #1
 800bafe:	4652      	mov	r2, sl
 800bb00:	4631      	mov	r1, r6
 800bb02:	4628      	mov	r0, r5
 800bb04:	47b8      	blx	r7
 800bb06:	3001      	adds	r0, #1
 800bb08:	f43f aef7 	beq.w	800b8fa <_printf_float+0xbe>
 800bb0c:	f109 0901 	add.w	r9, r9, #1
 800bb10:	e7ee      	b.n	800baf0 <_printf_float+0x2b4>
 800bb12:	bf00      	nop
 800bb14:	7fefffff 	.word	0x7fefffff
 800bb18:	0800f5ec 	.word	0x0800f5ec
 800bb1c:	0800f5f0 	.word	0x0800f5f0
 800bb20:	0800f5f4 	.word	0x0800f5f4
 800bb24:	0800f5f8 	.word	0x0800f5f8
 800bb28:	0800f5fc 	.word	0x0800f5fc
 800bb2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bb30:	429a      	cmp	r2, r3
 800bb32:	bfa8      	it	ge
 800bb34:	461a      	movge	r2, r3
 800bb36:	2a00      	cmp	r2, #0
 800bb38:	4691      	mov	r9, r2
 800bb3a:	dc37      	bgt.n	800bbac <_printf_float+0x370>
 800bb3c:	f04f 0b00 	mov.w	fp, #0
 800bb40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb44:	f104 021a 	add.w	r2, r4, #26
 800bb48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bb4a:	9305      	str	r3, [sp, #20]
 800bb4c:	eba3 0309 	sub.w	r3, r3, r9
 800bb50:	455b      	cmp	r3, fp
 800bb52:	dc33      	bgt.n	800bbbc <_printf_float+0x380>
 800bb54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	db3b      	blt.n	800bbd4 <_printf_float+0x398>
 800bb5c:	6823      	ldr	r3, [r4, #0]
 800bb5e:	07da      	lsls	r2, r3, #31
 800bb60:	d438      	bmi.n	800bbd4 <_printf_float+0x398>
 800bb62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bb66:	eba2 0903 	sub.w	r9, r2, r3
 800bb6a:	9b05      	ldr	r3, [sp, #20]
 800bb6c:	1ad2      	subs	r2, r2, r3
 800bb6e:	4591      	cmp	r9, r2
 800bb70:	bfa8      	it	ge
 800bb72:	4691      	movge	r9, r2
 800bb74:	f1b9 0f00 	cmp.w	r9, #0
 800bb78:	dc35      	bgt.n	800bbe6 <_printf_float+0x3aa>
 800bb7a:	f04f 0800 	mov.w	r8, #0
 800bb7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb82:	f104 0a1a 	add.w	sl, r4, #26
 800bb86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb8a:	1a9b      	subs	r3, r3, r2
 800bb8c:	eba3 0309 	sub.w	r3, r3, r9
 800bb90:	4543      	cmp	r3, r8
 800bb92:	f77f af79 	ble.w	800ba88 <_printf_float+0x24c>
 800bb96:	2301      	movs	r3, #1
 800bb98:	4652      	mov	r2, sl
 800bb9a:	4631      	mov	r1, r6
 800bb9c:	4628      	mov	r0, r5
 800bb9e:	47b8      	blx	r7
 800bba0:	3001      	adds	r0, #1
 800bba2:	f43f aeaa 	beq.w	800b8fa <_printf_float+0xbe>
 800bba6:	f108 0801 	add.w	r8, r8, #1
 800bbaa:	e7ec      	b.n	800bb86 <_printf_float+0x34a>
 800bbac:	4613      	mov	r3, r2
 800bbae:	4631      	mov	r1, r6
 800bbb0:	4642      	mov	r2, r8
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	47b8      	blx	r7
 800bbb6:	3001      	adds	r0, #1
 800bbb8:	d1c0      	bne.n	800bb3c <_printf_float+0x300>
 800bbba:	e69e      	b.n	800b8fa <_printf_float+0xbe>
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	4631      	mov	r1, r6
 800bbc0:	4628      	mov	r0, r5
 800bbc2:	9205      	str	r2, [sp, #20]
 800bbc4:	47b8      	blx	r7
 800bbc6:	3001      	adds	r0, #1
 800bbc8:	f43f ae97 	beq.w	800b8fa <_printf_float+0xbe>
 800bbcc:	9a05      	ldr	r2, [sp, #20]
 800bbce:	f10b 0b01 	add.w	fp, fp, #1
 800bbd2:	e7b9      	b.n	800bb48 <_printf_float+0x30c>
 800bbd4:	ee18 3a10 	vmov	r3, s16
 800bbd8:	4652      	mov	r2, sl
 800bbda:	4631      	mov	r1, r6
 800bbdc:	4628      	mov	r0, r5
 800bbde:	47b8      	blx	r7
 800bbe0:	3001      	adds	r0, #1
 800bbe2:	d1be      	bne.n	800bb62 <_printf_float+0x326>
 800bbe4:	e689      	b.n	800b8fa <_printf_float+0xbe>
 800bbe6:	9a05      	ldr	r2, [sp, #20]
 800bbe8:	464b      	mov	r3, r9
 800bbea:	4442      	add	r2, r8
 800bbec:	4631      	mov	r1, r6
 800bbee:	4628      	mov	r0, r5
 800bbf0:	47b8      	blx	r7
 800bbf2:	3001      	adds	r0, #1
 800bbf4:	d1c1      	bne.n	800bb7a <_printf_float+0x33e>
 800bbf6:	e680      	b.n	800b8fa <_printf_float+0xbe>
 800bbf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bbfa:	2a01      	cmp	r2, #1
 800bbfc:	dc01      	bgt.n	800bc02 <_printf_float+0x3c6>
 800bbfe:	07db      	lsls	r3, r3, #31
 800bc00:	d53a      	bpl.n	800bc78 <_printf_float+0x43c>
 800bc02:	2301      	movs	r3, #1
 800bc04:	4642      	mov	r2, r8
 800bc06:	4631      	mov	r1, r6
 800bc08:	4628      	mov	r0, r5
 800bc0a:	47b8      	blx	r7
 800bc0c:	3001      	adds	r0, #1
 800bc0e:	f43f ae74 	beq.w	800b8fa <_printf_float+0xbe>
 800bc12:	ee18 3a10 	vmov	r3, s16
 800bc16:	4652      	mov	r2, sl
 800bc18:	4631      	mov	r1, r6
 800bc1a:	4628      	mov	r0, r5
 800bc1c:	47b8      	blx	r7
 800bc1e:	3001      	adds	r0, #1
 800bc20:	f43f ae6b 	beq.w	800b8fa <_printf_float+0xbe>
 800bc24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bc28:	2200      	movs	r2, #0
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800bc30:	f7f4 ff72 	bl	8000b18 <__aeabi_dcmpeq>
 800bc34:	b9d8      	cbnz	r0, 800bc6e <_printf_float+0x432>
 800bc36:	f10a 33ff 	add.w	r3, sl, #4294967295
 800bc3a:	f108 0201 	add.w	r2, r8, #1
 800bc3e:	4631      	mov	r1, r6
 800bc40:	4628      	mov	r0, r5
 800bc42:	47b8      	blx	r7
 800bc44:	3001      	adds	r0, #1
 800bc46:	d10e      	bne.n	800bc66 <_printf_float+0x42a>
 800bc48:	e657      	b.n	800b8fa <_printf_float+0xbe>
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	4652      	mov	r2, sl
 800bc4e:	4631      	mov	r1, r6
 800bc50:	4628      	mov	r0, r5
 800bc52:	47b8      	blx	r7
 800bc54:	3001      	adds	r0, #1
 800bc56:	f43f ae50 	beq.w	800b8fa <_printf_float+0xbe>
 800bc5a:	f108 0801 	add.w	r8, r8, #1
 800bc5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc60:	3b01      	subs	r3, #1
 800bc62:	4543      	cmp	r3, r8
 800bc64:	dcf1      	bgt.n	800bc4a <_printf_float+0x40e>
 800bc66:	464b      	mov	r3, r9
 800bc68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bc6c:	e6da      	b.n	800ba24 <_printf_float+0x1e8>
 800bc6e:	f04f 0800 	mov.w	r8, #0
 800bc72:	f104 0a1a 	add.w	sl, r4, #26
 800bc76:	e7f2      	b.n	800bc5e <_printf_float+0x422>
 800bc78:	2301      	movs	r3, #1
 800bc7a:	4642      	mov	r2, r8
 800bc7c:	e7df      	b.n	800bc3e <_printf_float+0x402>
 800bc7e:	2301      	movs	r3, #1
 800bc80:	464a      	mov	r2, r9
 800bc82:	4631      	mov	r1, r6
 800bc84:	4628      	mov	r0, r5
 800bc86:	47b8      	blx	r7
 800bc88:	3001      	adds	r0, #1
 800bc8a:	f43f ae36 	beq.w	800b8fa <_printf_float+0xbe>
 800bc8e:	f108 0801 	add.w	r8, r8, #1
 800bc92:	68e3      	ldr	r3, [r4, #12]
 800bc94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bc96:	1a5b      	subs	r3, r3, r1
 800bc98:	4543      	cmp	r3, r8
 800bc9a:	dcf0      	bgt.n	800bc7e <_printf_float+0x442>
 800bc9c:	e6f8      	b.n	800ba90 <_printf_float+0x254>
 800bc9e:	f04f 0800 	mov.w	r8, #0
 800bca2:	f104 0919 	add.w	r9, r4, #25
 800bca6:	e7f4      	b.n	800bc92 <_printf_float+0x456>

0800bca8 <_printf_common>:
 800bca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcac:	4616      	mov	r6, r2
 800bcae:	4699      	mov	r9, r3
 800bcb0:	688a      	ldr	r2, [r1, #8]
 800bcb2:	690b      	ldr	r3, [r1, #16]
 800bcb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	bfb8      	it	lt
 800bcbc:	4613      	movlt	r3, r2
 800bcbe:	6033      	str	r3, [r6, #0]
 800bcc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bcc4:	4607      	mov	r7, r0
 800bcc6:	460c      	mov	r4, r1
 800bcc8:	b10a      	cbz	r2, 800bcce <_printf_common+0x26>
 800bcca:	3301      	adds	r3, #1
 800bccc:	6033      	str	r3, [r6, #0]
 800bcce:	6823      	ldr	r3, [r4, #0]
 800bcd0:	0699      	lsls	r1, r3, #26
 800bcd2:	bf42      	ittt	mi
 800bcd4:	6833      	ldrmi	r3, [r6, #0]
 800bcd6:	3302      	addmi	r3, #2
 800bcd8:	6033      	strmi	r3, [r6, #0]
 800bcda:	6825      	ldr	r5, [r4, #0]
 800bcdc:	f015 0506 	ands.w	r5, r5, #6
 800bce0:	d106      	bne.n	800bcf0 <_printf_common+0x48>
 800bce2:	f104 0a19 	add.w	sl, r4, #25
 800bce6:	68e3      	ldr	r3, [r4, #12]
 800bce8:	6832      	ldr	r2, [r6, #0]
 800bcea:	1a9b      	subs	r3, r3, r2
 800bcec:	42ab      	cmp	r3, r5
 800bcee:	dc26      	bgt.n	800bd3e <_printf_common+0x96>
 800bcf0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bcf4:	1e13      	subs	r3, r2, #0
 800bcf6:	6822      	ldr	r2, [r4, #0]
 800bcf8:	bf18      	it	ne
 800bcfa:	2301      	movne	r3, #1
 800bcfc:	0692      	lsls	r2, r2, #26
 800bcfe:	d42b      	bmi.n	800bd58 <_printf_common+0xb0>
 800bd00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bd04:	4649      	mov	r1, r9
 800bd06:	4638      	mov	r0, r7
 800bd08:	47c0      	blx	r8
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	d01e      	beq.n	800bd4c <_printf_common+0xa4>
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	6922      	ldr	r2, [r4, #16]
 800bd12:	f003 0306 	and.w	r3, r3, #6
 800bd16:	2b04      	cmp	r3, #4
 800bd18:	bf02      	ittt	eq
 800bd1a:	68e5      	ldreq	r5, [r4, #12]
 800bd1c:	6833      	ldreq	r3, [r6, #0]
 800bd1e:	1aed      	subeq	r5, r5, r3
 800bd20:	68a3      	ldr	r3, [r4, #8]
 800bd22:	bf0c      	ite	eq
 800bd24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd28:	2500      	movne	r5, #0
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	bfc4      	itt	gt
 800bd2e:	1a9b      	subgt	r3, r3, r2
 800bd30:	18ed      	addgt	r5, r5, r3
 800bd32:	2600      	movs	r6, #0
 800bd34:	341a      	adds	r4, #26
 800bd36:	42b5      	cmp	r5, r6
 800bd38:	d11a      	bne.n	800bd70 <_printf_common+0xc8>
 800bd3a:	2000      	movs	r0, #0
 800bd3c:	e008      	b.n	800bd50 <_printf_common+0xa8>
 800bd3e:	2301      	movs	r3, #1
 800bd40:	4652      	mov	r2, sl
 800bd42:	4649      	mov	r1, r9
 800bd44:	4638      	mov	r0, r7
 800bd46:	47c0      	blx	r8
 800bd48:	3001      	adds	r0, #1
 800bd4a:	d103      	bne.n	800bd54 <_printf_common+0xac>
 800bd4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd54:	3501      	adds	r5, #1
 800bd56:	e7c6      	b.n	800bce6 <_printf_common+0x3e>
 800bd58:	18e1      	adds	r1, r4, r3
 800bd5a:	1c5a      	adds	r2, r3, #1
 800bd5c:	2030      	movs	r0, #48	; 0x30
 800bd5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd62:	4422      	add	r2, r4
 800bd64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd6c:	3302      	adds	r3, #2
 800bd6e:	e7c7      	b.n	800bd00 <_printf_common+0x58>
 800bd70:	2301      	movs	r3, #1
 800bd72:	4622      	mov	r2, r4
 800bd74:	4649      	mov	r1, r9
 800bd76:	4638      	mov	r0, r7
 800bd78:	47c0      	blx	r8
 800bd7a:	3001      	adds	r0, #1
 800bd7c:	d0e6      	beq.n	800bd4c <_printf_common+0xa4>
 800bd7e:	3601      	adds	r6, #1
 800bd80:	e7d9      	b.n	800bd36 <_printf_common+0x8e>
	...

0800bd84 <_printf_i>:
 800bd84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd88:	7e0f      	ldrb	r7, [r1, #24]
 800bd8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bd8c:	2f78      	cmp	r7, #120	; 0x78
 800bd8e:	4691      	mov	r9, r2
 800bd90:	4680      	mov	r8, r0
 800bd92:	460c      	mov	r4, r1
 800bd94:	469a      	mov	sl, r3
 800bd96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bd9a:	d807      	bhi.n	800bdac <_printf_i+0x28>
 800bd9c:	2f62      	cmp	r7, #98	; 0x62
 800bd9e:	d80a      	bhi.n	800bdb6 <_printf_i+0x32>
 800bda0:	2f00      	cmp	r7, #0
 800bda2:	f000 80d4 	beq.w	800bf4e <_printf_i+0x1ca>
 800bda6:	2f58      	cmp	r7, #88	; 0x58
 800bda8:	f000 80c0 	beq.w	800bf2c <_printf_i+0x1a8>
 800bdac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bdb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bdb4:	e03a      	b.n	800be2c <_printf_i+0xa8>
 800bdb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bdba:	2b15      	cmp	r3, #21
 800bdbc:	d8f6      	bhi.n	800bdac <_printf_i+0x28>
 800bdbe:	a101      	add	r1, pc, #4	; (adr r1, 800bdc4 <_printf_i+0x40>)
 800bdc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bdc4:	0800be1d 	.word	0x0800be1d
 800bdc8:	0800be31 	.word	0x0800be31
 800bdcc:	0800bdad 	.word	0x0800bdad
 800bdd0:	0800bdad 	.word	0x0800bdad
 800bdd4:	0800bdad 	.word	0x0800bdad
 800bdd8:	0800bdad 	.word	0x0800bdad
 800bddc:	0800be31 	.word	0x0800be31
 800bde0:	0800bdad 	.word	0x0800bdad
 800bde4:	0800bdad 	.word	0x0800bdad
 800bde8:	0800bdad 	.word	0x0800bdad
 800bdec:	0800bdad 	.word	0x0800bdad
 800bdf0:	0800bf35 	.word	0x0800bf35
 800bdf4:	0800be5d 	.word	0x0800be5d
 800bdf8:	0800beef 	.word	0x0800beef
 800bdfc:	0800bdad 	.word	0x0800bdad
 800be00:	0800bdad 	.word	0x0800bdad
 800be04:	0800bf57 	.word	0x0800bf57
 800be08:	0800bdad 	.word	0x0800bdad
 800be0c:	0800be5d 	.word	0x0800be5d
 800be10:	0800bdad 	.word	0x0800bdad
 800be14:	0800bdad 	.word	0x0800bdad
 800be18:	0800bef7 	.word	0x0800bef7
 800be1c:	682b      	ldr	r3, [r5, #0]
 800be1e:	1d1a      	adds	r2, r3, #4
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	602a      	str	r2, [r5, #0]
 800be24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800be28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800be2c:	2301      	movs	r3, #1
 800be2e:	e09f      	b.n	800bf70 <_printf_i+0x1ec>
 800be30:	6820      	ldr	r0, [r4, #0]
 800be32:	682b      	ldr	r3, [r5, #0]
 800be34:	0607      	lsls	r7, r0, #24
 800be36:	f103 0104 	add.w	r1, r3, #4
 800be3a:	6029      	str	r1, [r5, #0]
 800be3c:	d501      	bpl.n	800be42 <_printf_i+0xbe>
 800be3e:	681e      	ldr	r6, [r3, #0]
 800be40:	e003      	b.n	800be4a <_printf_i+0xc6>
 800be42:	0646      	lsls	r6, r0, #25
 800be44:	d5fb      	bpl.n	800be3e <_printf_i+0xba>
 800be46:	f9b3 6000 	ldrsh.w	r6, [r3]
 800be4a:	2e00      	cmp	r6, #0
 800be4c:	da03      	bge.n	800be56 <_printf_i+0xd2>
 800be4e:	232d      	movs	r3, #45	; 0x2d
 800be50:	4276      	negs	r6, r6
 800be52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be56:	485a      	ldr	r0, [pc, #360]	; (800bfc0 <_printf_i+0x23c>)
 800be58:	230a      	movs	r3, #10
 800be5a:	e012      	b.n	800be82 <_printf_i+0xfe>
 800be5c:	682b      	ldr	r3, [r5, #0]
 800be5e:	6820      	ldr	r0, [r4, #0]
 800be60:	1d19      	adds	r1, r3, #4
 800be62:	6029      	str	r1, [r5, #0]
 800be64:	0605      	lsls	r5, r0, #24
 800be66:	d501      	bpl.n	800be6c <_printf_i+0xe8>
 800be68:	681e      	ldr	r6, [r3, #0]
 800be6a:	e002      	b.n	800be72 <_printf_i+0xee>
 800be6c:	0641      	lsls	r1, r0, #25
 800be6e:	d5fb      	bpl.n	800be68 <_printf_i+0xe4>
 800be70:	881e      	ldrh	r6, [r3, #0]
 800be72:	4853      	ldr	r0, [pc, #332]	; (800bfc0 <_printf_i+0x23c>)
 800be74:	2f6f      	cmp	r7, #111	; 0x6f
 800be76:	bf0c      	ite	eq
 800be78:	2308      	moveq	r3, #8
 800be7a:	230a      	movne	r3, #10
 800be7c:	2100      	movs	r1, #0
 800be7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be82:	6865      	ldr	r5, [r4, #4]
 800be84:	60a5      	str	r5, [r4, #8]
 800be86:	2d00      	cmp	r5, #0
 800be88:	bfa2      	ittt	ge
 800be8a:	6821      	ldrge	r1, [r4, #0]
 800be8c:	f021 0104 	bicge.w	r1, r1, #4
 800be90:	6021      	strge	r1, [r4, #0]
 800be92:	b90e      	cbnz	r6, 800be98 <_printf_i+0x114>
 800be94:	2d00      	cmp	r5, #0
 800be96:	d04b      	beq.n	800bf30 <_printf_i+0x1ac>
 800be98:	4615      	mov	r5, r2
 800be9a:	fbb6 f1f3 	udiv	r1, r6, r3
 800be9e:	fb03 6711 	mls	r7, r3, r1, r6
 800bea2:	5dc7      	ldrb	r7, [r0, r7]
 800bea4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bea8:	4637      	mov	r7, r6
 800beaa:	42bb      	cmp	r3, r7
 800beac:	460e      	mov	r6, r1
 800beae:	d9f4      	bls.n	800be9a <_printf_i+0x116>
 800beb0:	2b08      	cmp	r3, #8
 800beb2:	d10b      	bne.n	800becc <_printf_i+0x148>
 800beb4:	6823      	ldr	r3, [r4, #0]
 800beb6:	07de      	lsls	r6, r3, #31
 800beb8:	d508      	bpl.n	800becc <_printf_i+0x148>
 800beba:	6923      	ldr	r3, [r4, #16]
 800bebc:	6861      	ldr	r1, [r4, #4]
 800bebe:	4299      	cmp	r1, r3
 800bec0:	bfde      	ittt	le
 800bec2:	2330      	movle	r3, #48	; 0x30
 800bec4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bec8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800becc:	1b52      	subs	r2, r2, r5
 800bece:	6122      	str	r2, [r4, #16]
 800bed0:	f8cd a000 	str.w	sl, [sp]
 800bed4:	464b      	mov	r3, r9
 800bed6:	aa03      	add	r2, sp, #12
 800bed8:	4621      	mov	r1, r4
 800beda:	4640      	mov	r0, r8
 800bedc:	f7ff fee4 	bl	800bca8 <_printf_common>
 800bee0:	3001      	adds	r0, #1
 800bee2:	d14a      	bne.n	800bf7a <_printf_i+0x1f6>
 800bee4:	f04f 30ff 	mov.w	r0, #4294967295
 800bee8:	b004      	add	sp, #16
 800beea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beee:	6823      	ldr	r3, [r4, #0]
 800bef0:	f043 0320 	orr.w	r3, r3, #32
 800bef4:	6023      	str	r3, [r4, #0]
 800bef6:	4833      	ldr	r0, [pc, #204]	; (800bfc4 <_printf_i+0x240>)
 800bef8:	2778      	movs	r7, #120	; 0x78
 800befa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800befe:	6823      	ldr	r3, [r4, #0]
 800bf00:	6829      	ldr	r1, [r5, #0]
 800bf02:	061f      	lsls	r7, r3, #24
 800bf04:	f851 6b04 	ldr.w	r6, [r1], #4
 800bf08:	d402      	bmi.n	800bf10 <_printf_i+0x18c>
 800bf0a:	065f      	lsls	r7, r3, #25
 800bf0c:	bf48      	it	mi
 800bf0e:	b2b6      	uxthmi	r6, r6
 800bf10:	07df      	lsls	r7, r3, #31
 800bf12:	bf48      	it	mi
 800bf14:	f043 0320 	orrmi.w	r3, r3, #32
 800bf18:	6029      	str	r1, [r5, #0]
 800bf1a:	bf48      	it	mi
 800bf1c:	6023      	strmi	r3, [r4, #0]
 800bf1e:	b91e      	cbnz	r6, 800bf28 <_printf_i+0x1a4>
 800bf20:	6823      	ldr	r3, [r4, #0]
 800bf22:	f023 0320 	bic.w	r3, r3, #32
 800bf26:	6023      	str	r3, [r4, #0]
 800bf28:	2310      	movs	r3, #16
 800bf2a:	e7a7      	b.n	800be7c <_printf_i+0xf8>
 800bf2c:	4824      	ldr	r0, [pc, #144]	; (800bfc0 <_printf_i+0x23c>)
 800bf2e:	e7e4      	b.n	800befa <_printf_i+0x176>
 800bf30:	4615      	mov	r5, r2
 800bf32:	e7bd      	b.n	800beb0 <_printf_i+0x12c>
 800bf34:	682b      	ldr	r3, [r5, #0]
 800bf36:	6826      	ldr	r6, [r4, #0]
 800bf38:	6961      	ldr	r1, [r4, #20]
 800bf3a:	1d18      	adds	r0, r3, #4
 800bf3c:	6028      	str	r0, [r5, #0]
 800bf3e:	0635      	lsls	r5, r6, #24
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	d501      	bpl.n	800bf48 <_printf_i+0x1c4>
 800bf44:	6019      	str	r1, [r3, #0]
 800bf46:	e002      	b.n	800bf4e <_printf_i+0x1ca>
 800bf48:	0670      	lsls	r0, r6, #25
 800bf4a:	d5fb      	bpl.n	800bf44 <_printf_i+0x1c0>
 800bf4c:	8019      	strh	r1, [r3, #0]
 800bf4e:	2300      	movs	r3, #0
 800bf50:	6123      	str	r3, [r4, #16]
 800bf52:	4615      	mov	r5, r2
 800bf54:	e7bc      	b.n	800bed0 <_printf_i+0x14c>
 800bf56:	682b      	ldr	r3, [r5, #0]
 800bf58:	1d1a      	adds	r2, r3, #4
 800bf5a:	602a      	str	r2, [r5, #0]
 800bf5c:	681d      	ldr	r5, [r3, #0]
 800bf5e:	6862      	ldr	r2, [r4, #4]
 800bf60:	2100      	movs	r1, #0
 800bf62:	4628      	mov	r0, r5
 800bf64:	f7f4 f95c 	bl	8000220 <memchr>
 800bf68:	b108      	cbz	r0, 800bf6e <_printf_i+0x1ea>
 800bf6a:	1b40      	subs	r0, r0, r5
 800bf6c:	6060      	str	r0, [r4, #4]
 800bf6e:	6863      	ldr	r3, [r4, #4]
 800bf70:	6123      	str	r3, [r4, #16]
 800bf72:	2300      	movs	r3, #0
 800bf74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf78:	e7aa      	b.n	800bed0 <_printf_i+0x14c>
 800bf7a:	6923      	ldr	r3, [r4, #16]
 800bf7c:	462a      	mov	r2, r5
 800bf7e:	4649      	mov	r1, r9
 800bf80:	4640      	mov	r0, r8
 800bf82:	47d0      	blx	sl
 800bf84:	3001      	adds	r0, #1
 800bf86:	d0ad      	beq.n	800bee4 <_printf_i+0x160>
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	079b      	lsls	r3, r3, #30
 800bf8c:	d413      	bmi.n	800bfb6 <_printf_i+0x232>
 800bf8e:	68e0      	ldr	r0, [r4, #12]
 800bf90:	9b03      	ldr	r3, [sp, #12]
 800bf92:	4298      	cmp	r0, r3
 800bf94:	bfb8      	it	lt
 800bf96:	4618      	movlt	r0, r3
 800bf98:	e7a6      	b.n	800bee8 <_printf_i+0x164>
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	4632      	mov	r2, r6
 800bf9e:	4649      	mov	r1, r9
 800bfa0:	4640      	mov	r0, r8
 800bfa2:	47d0      	blx	sl
 800bfa4:	3001      	adds	r0, #1
 800bfa6:	d09d      	beq.n	800bee4 <_printf_i+0x160>
 800bfa8:	3501      	adds	r5, #1
 800bfaa:	68e3      	ldr	r3, [r4, #12]
 800bfac:	9903      	ldr	r1, [sp, #12]
 800bfae:	1a5b      	subs	r3, r3, r1
 800bfb0:	42ab      	cmp	r3, r5
 800bfb2:	dcf2      	bgt.n	800bf9a <_printf_i+0x216>
 800bfb4:	e7eb      	b.n	800bf8e <_printf_i+0x20a>
 800bfb6:	2500      	movs	r5, #0
 800bfb8:	f104 0619 	add.w	r6, r4, #25
 800bfbc:	e7f5      	b.n	800bfaa <_printf_i+0x226>
 800bfbe:	bf00      	nop
 800bfc0:	0800f5fe 	.word	0x0800f5fe
 800bfc4:	0800f60f 	.word	0x0800f60f

0800bfc8 <std>:
 800bfc8:	2300      	movs	r3, #0
 800bfca:	b510      	push	{r4, lr}
 800bfcc:	4604      	mov	r4, r0
 800bfce:	e9c0 3300 	strd	r3, r3, [r0]
 800bfd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bfd6:	6083      	str	r3, [r0, #8]
 800bfd8:	8181      	strh	r1, [r0, #12]
 800bfda:	6643      	str	r3, [r0, #100]	; 0x64
 800bfdc:	81c2      	strh	r2, [r0, #14]
 800bfde:	6183      	str	r3, [r0, #24]
 800bfe0:	4619      	mov	r1, r3
 800bfe2:	2208      	movs	r2, #8
 800bfe4:	305c      	adds	r0, #92	; 0x5c
 800bfe6:	f000 f93d 	bl	800c264 <memset>
 800bfea:	4b0d      	ldr	r3, [pc, #52]	; (800c020 <std+0x58>)
 800bfec:	6263      	str	r3, [r4, #36]	; 0x24
 800bfee:	4b0d      	ldr	r3, [pc, #52]	; (800c024 <std+0x5c>)
 800bff0:	62a3      	str	r3, [r4, #40]	; 0x28
 800bff2:	4b0d      	ldr	r3, [pc, #52]	; (800c028 <std+0x60>)
 800bff4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bff6:	4b0d      	ldr	r3, [pc, #52]	; (800c02c <std+0x64>)
 800bff8:	6323      	str	r3, [r4, #48]	; 0x30
 800bffa:	4b0d      	ldr	r3, [pc, #52]	; (800c030 <std+0x68>)
 800bffc:	6224      	str	r4, [r4, #32]
 800bffe:	429c      	cmp	r4, r3
 800c000:	d006      	beq.n	800c010 <std+0x48>
 800c002:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c006:	4294      	cmp	r4, r2
 800c008:	d002      	beq.n	800c010 <std+0x48>
 800c00a:	33d0      	adds	r3, #208	; 0xd0
 800c00c:	429c      	cmp	r4, r3
 800c00e:	d105      	bne.n	800c01c <std+0x54>
 800c010:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c018:	f000 b9a0 	b.w	800c35c <__retarget_lock_init_recursive>
 800c01c:	bd10      	pop	{r4, pc}
 800c01e:	bf00      	nop
 800c020:	0800c14d 	.word	0x0800c14d
 800c024:	0800c16f 	.word	0x0800c16f
 800c028:	0800c1a7 	.word	0x0800c1a7
 800c02c:	0800c1cb 	.word	0x0800c1cb
 800c030:	20001c8c 	.word	0x20001c8c

0800c034 <stdio_exit_handler>:
 800c034:	4a02      	ldr	r2, [pc, #8]	; (800c040 <stdio_exit_handler+0xc>)
 800c036:	4903      	ldr	r1, [pc, #12]	; (800c044 <stdio_exit_handler+0x10>)
 800c038:	4803      	ldr	r0, [pc, #12]	; (800c048 <stdio_exit_handler+0x14>)
 800c03a:	f000 b869 	b.w	800c110 <_fwalk_sglue>
 800c03e:	bf00      	nop
 800c040:	200005a4 	.word	0x200005a4
 800c044:	0800dd29 	.word	0x0800dd29
 800c048:	200005b0 	.word	0x200005b0

0800c04c <cleanup_stdio>:
 800c04c:	6841      	ldr	r1, [r0, #4]
 800c04e:	4b0c      	ldr	r3, [pc, #48]	; (800c080 <cleanup_stdio+0x34>)
 800c050:	4299      	cmp	r1, r3
 800c052:	b510      	push	{r4, lr}
 800c054:	4604      	mov	r4, r0
 800c056:	d001      	beq.n	800c05c <cleanup_stdio+0x10>
 800c058:	f001 fe66 	bl	800dd28 <_fflush_r>
 800c05c:	68a1      	ldr	r1, [r4, #8]
 800c05e:	4b09      	ldr	r3, [pc, #36]	; (800c084 <cleanup_stdio+0x38>)
 800c060:	4299      	cmp	r1, r3
 800c062:	d002      	beq.n	800c06a <cleanup_stdio+0x1e>
 800c064:	4620      	mov	r0, r4
 800c066:	f001 fe5f 	bl	800dd28 <_fflush_r>
 800c06a:	68e1      	ldr	r1, [r4, #12]
 800c06c:	4b06      	ldr	r3, [pc, #24]	; (800c088 <cleanup_stdio+0x3c>)
 800c06e:	4299      	cmp	r1, r3
 800c070:	d004      	beq.n	800c07c <cleanup_stdio+0x30>
 800c072:	4620      	mov	r0, r4
 800c074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c078:	f001 be56 	b.w	800dd28 <_fflush_r>
 800c07c:	bd10      	pop	{r4, pc}
 800c07e:	bf00      	nop
 800c080:	20001c8c 	.word	0x20001c8c
 800c084:	20001cf4 	.word	0x20001cf4
 800c088:	20001d5c 	.word	0x20001d5c

0800c08c <global_stdio_init.part.0>:
 800c08c:	b510      	push	{r4, lr}
 800c08e:	4b0b      	ldr	r3, [pc, #44]	; (800c0bc <global_stdio_init.part.0+0x30>)
 800c090:	4c0b      	ldr	r4, [pc, #44]	; (800c0c0 <global_stdio_init.part.0+0x34>)
 800c092:	4a0c      	ldr	r2, [pc, #48]	; (800c0c4 <global_stdio_init.part.0+0x38>)
 800c094:	601a      	str	r2, [r3, #0]
 800c096:	4620      	mov	r0, r4
 800c098:	2200      	movs	r2, #0
 800c09a:	2104      	movs	r1, #4
 800c09c:	f7ff ff94 	bl	800bfc8 <std>
 800c0a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	2109      	movs	r1, #9
 800c0a8:	f7ff ff8e 	bl	800bfc8 <std>
 800c0ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c0b0:	2202      	movs	r2, #2
 800c0b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0b6:	2112      	movs	r1, #18
 800c0b8:	f7ff bf86 	b.w	800bfc8 <std>
 800c0bc:	20001dc4 	.word	0x20001dc4
 800c0c0:	20001c8c 	.word	0x20001c8c
 800c0c4:	0800c035 	.word	0x0800c035

0800c0c8 <__sfp_lock_acquire>:
 800c0c8:	4801      	ldr	r0, [pc, #4]	; (800c0d0 <__sfp_lock_acquire+0x8>)
 800c0ca:	f000 b948 	b.w	800c35e <__retarget_lock_acquire_recursive>
 800c0ce:	bf00      	nop
 800c0d0:	20001dcd 	.word	0x20001dcd

0800c0d4 <__sfp_lock_release>:
 800c0d4:	4801      	ldr	r0, [pc, #4]	; (800c0dc <__sfp_lock_release+0x8>)
 800c0d6:	f000 b943 	b.w	800c360 <__retarget_lock_release_recursive>
 800c0da:	bf00      	nop
 800c0dc:	20001dcd 	.word	0x20001dcd

0800c0e0 <__sinit>:
 800c0e0:	b510      	push	{r4, lr}
 800c0e2:	4604      	mov	r4, r0
 800c0e4:	f7ff fff0 	bl	800c0c8 <__sfp_lock_acquire>
 800c0e8:	6a23      	ldr	r3, [r4, #32]
 800c0ea:	b11b      	cbz	r3, 800c0f4 <__sinit+0x14>
 800c0ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0f0:	f7ff bff0 	b.w	800c0d4 <__sfp_lock_release>
 800c0f4:	4b04      	ldr	r3, [pc, #16]	; (800c108 <__sinit+0x28>)
 800c0f6:	6223      	str	r3, [r4, #32]
 800c0f8:	4b04      	ldr	r3, [pc, #16]	; (800c10c <__sinit+0x2c>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d1f5      	bne.n	800c0ec <__sinit+0xc>
 800c100:	f7ff ffc4 	bl	800c08c <global_stdio_init.part.0>
 800c104:	e7f2      	b.n	800c0ec <__sinit+0xc>
 800c106:	bf00      	nop
 800c108:	0800c04d 	.word	0x0800c04d
 800c10c:	20001dc4 	.word	0x20001dc4

0800c110 <_fwalk_sglue>:
 800c110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c114:	4607      	mov	r7, r0
 800c116:	4688      	mov	r8, r1
 800c118:	4614      	mov	r4, r2
 800c11a:	2600      	movs	r6, #0
 800c11c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c120:	f1b9 0901 	subs.w	r9, r9, #1
 800c124:	d505      	bpl.n	800c132 <_fwalk_sglue+0x22>
 800c126:	6824      	ldr	r4, [r4, #0]
 800c128:	2c00      	cmp	r4, #0
 800c12a:	d1f7      	bne.n	800c11c <_fwalk_sglue+0xc>
 800c12c:	4630      	mov	r0, r6
 800c12e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c132:	89ab      	ldrh	r3, [r5, #12]
 800c134:	2b01      	cmp	r3, #1
 800c136:	d907      	bls.n	800c148 <_fwalk_sglue+0x38>
 800c138:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c13c:	3301      	adds	r3, #1
 800c13e:	d003      	beq.n	800c148 <_fwalk_sglue+0x38>
 800c140:	4629      	mov	r1, r5
 800c142:	4638      	mov	r0, r7
 800c144:	47c0      	blx	r8
 800c146:	4306      	orrs	r6, r0
 800c148:	3568      	adds	r5, #104	; 0x68
 800c14a:	e7e9      	b.n	800c120 <_fwalk_sglue+0x10>

0800c14c <__sread>:
 800c14c:	b510      	push	{r4, lr}
 800c14e:	460c      	mov	r4, r1
 800c150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c154:	f000 f8b4 	bl	800c2c0 <_read_r>
 800c158:	2800      	cmp	r0, #0
 800c15a:	bfab      	itete	ge
 800c15c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c15e:	89a3      	ldrhlt	r3, [r4, #12]
 800c160:	181b      	addge	r3, r3, r0
 800c162:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c166:	bfac      	ite	ge
 800c168:	6563      	strge	r3, [r4, #84]	; 0x54
 800c16a:	81a3      	strhlt	r3, [r4, #12]
 800c16c:	bd10      	pop	{r4, pc}

0800c16e <__swrite>:
 800c16e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c172:	461f      	mov	r7, r3
 800c174:	898b      	ldrh	r3, [r1, #12]
 800c176:	05db      	lsls	r3, r3, #23
 800c178:	4605      	mov	r5, r0
 800c17a:	460c      	mov	r4, r1
 800c17c:	4616      	mov	r6, r2
 800c17e:	d505      	bpl.n	800c18c <__swrite+0x1e>
 800c180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c184:	2302      	movs	r3, #2
 800c186:	2200      	movs	r2, #0
 800c188:	f000 f888 	bl	800c29c <_lseek_r>
 800c18c:	89a3      	ldrh	r3, [r4, #12]
 800c18e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c192:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c196:	81a3      	strh	r3, [r4, #12]
 800c198:	4632      	mov	r2, r6
 800c19a:	463b      	mov	r3, r7
 800c19c:	4628      	mov	r0, r5
 800c19e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1a2:	f000 b89f 	b.w	800c2e4 <_write_r>

0800c1a6 <__sseek>:
 800c1a6:	b510      	push	{r4, lr}
 800c1a8:	460c      	mov	r4, r1
 800c1aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1ae:	f000 f875 	bl	800c29c <_lseek_r>
 800c1b2:	1c43      	adds	r3, r0, #1
 800c1b4:	89a3      	ldrh	r3, [r4, #12]
 800c1b6:	bf15      	itete	ne
 800c1b8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c1ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c1be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c1c2:	81a3      	strheq	r3, [r4, #12]
 800c1c4:	bf18      	it	ne
 800c1c6:	81a3      	strhne	r3, [r4, #12]
 800c1c8:	bd10      	pop	{r4, pc}

0800c1ca <__sclose>:
 800c1ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1ce:	f000 b855 	b.w	800c27c <_close_r>

0800c1d2 <_vsniprintf_r>:
 800c1d2:	b530      	push	{r4, r5, lr}
 800c1d4:	4614      	mov	r4, r2
 800c1d6:	2c00      	cmp	r4, #0
 800c1d8:	b09b      	sub	sp, #108	; 0x6c
 800c1da:	4605      	mov	r5, r0
 800c1dc:	461a      	mov	r2, r3
 800c1de:	da05      	bge.n	800c1ec <_vsniprintf_r+0x1a>
 800c1e0:	238b      	movs	r3, #139	; 0x8b
 800c1e2:	6003      	str	r3, [r0, #0]
 800c1e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1e8:	b01b      	add	sp, #108	; 0x6c
 800c1ea:	bd30      	pop	{r4, r5, pc}
 800c1ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c1f0:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c1f4:	bf14      	ite	ne
 800c1f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c1fa:	4623      	moveq	r3, r4
 800c1fc:	9302      	str	r3, [sp, #8]
 800c1fe:	9305      	str	r3, [sp, #20]
 800c200:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c204:	9100      	str	r1, [sp, #0]
 800c206:	9104      	str	r1, [sp, #16]
 800c208:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c20c:	4669      	mov	r1, sp
 800c20e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c210:	f001 fc06 	bl	800da20 <_svfiprintf_r>
 800c214:	1c43      	adds	r3, r0, #1
 800c216:	bfbc      	itt	lt
 800c218:	238b      	movlt	r3, #139	; 0x8b
 800c21a:	602b      	strlt	r3, [r5, #0]
 800c21c:	2c00      	cmp	r4, #0
 800c21e:	d0e3      	beq.n	800c1e8 <_vsniprintf_r+0x16>
 800c220:	9b00      	ldr	r3, [sp, #0]
 800c222:	2200      	movs	r2, #0
 800c224:	701a      	strb	r2, [r3, #0]
 800c226:	e7df      	b.n	800c1e8 <_vsniprintf_r+0x16>

0800c228 <vsniprintf>:
 800c228:	b507      	push	{r0, r1, r2, lr}
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	4613      	mov	r3, r2
 800c22e:	460a      	mov	r2, r1
 800c230:	4601      	mov	r1, r0
 800c232:	4803      	ldr	r0, [pc, #12]	; (800c240 <vsniprintf+0x18>)
 800c234:	6800      	ldr	r0, [r0, #0]
 800c236:	f7ff ffcc 	bl	800c1d2 <_vsniprintf_r>
 800c23a:	b003      	add	sp, #12
 800c23c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c240:	200005fc 	.word	0x200005fc

0800c244 <memcmp>:
 800c244:	b510      	push	{r4, lr}
 800c246:	3901      	subs	r1, #1
 800c248:	4402      	add	r2, r0
 800c24a:	4290      	cmp	r0, r2
 800c24c:	d101      	bne.n	800c252 <memcmp+0xe>
 800c24e:	2000      	movs	r0, #0
 800c250:	e005      	b.n	800c25e <memcmp+0x1a>
 800c252:	7803      	ldrb	r3, [r0, #0]
 800c254:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c258:	42a3      	cmp	r3, r4
 800c25a:	d001      	beq.n	800c260 <memcmp+0x1c>
 800c25c:	1b18      	subs	r0, r3, r4
 800c25e:	bd10      	pop	{r4, pc}
 800c260:	3001      	adds	r0, #1
 800c262:	e7f2      	b.n	800c24a <memcmp+0x6>

0800c264 <memset>:
 800c264:	4402      	add	r2, r0
 800c266:	4603      	mov	r3, r0
 800c268:	4293      	cmp	r3, r2
 800c26a:	d100      	bne.n	800c26e <memset+0xa>
 800c26c:	4770      	bx	lr
 800c26e:	f803 1b01 	strb.w	r1, [r3], #1
 800c272:	e7f9      	b.n	800c268 <memset+0x4>

0800c274 <_localeconv_r>:
 800c274:	4800      	ldr	r0, [pc, #0]	; (800c278 <_localeconv_r+0x4>)
 800c276:	4770      	bx	lr
 800c278:	200006f0 	.word	0x200006f0

0800c27c <_close_r>:
 800c27c:	b538      	push	{r3, r4, r5, lr}
 800c27e:	4d06      	ldr	r5, [pc, #24]	; (800c298 <_close_r+0x1c>)
 800c280:	2300      	movs	r3, #0
 800c282:	4604      	mov	r4, r0
 800c284:	4608      	mov	r0, r1
 800c286:	602b      	str	r3, [r5, #0]
 800c288:	f7f9 feca 	bl	8006020 <_close>
 800c28c:	1c43      	adds	r3, r0, #1
 800c28e:	d102      	bne.n	800c296 <_close_r+0x1a>
 800c290:	682b      	ldr	r3, [r5, #0]
 800c292:	b103      	cbz	r3, 800c296 <_close_r+0x1a>
 800c294:	6023      	str	r3, [r4, #0]
 800c296:	bd38      	pop	{r3, r4, r5, pc}
 800c298:	20001dc8 	.word	0x20001dc8

0800c29c <_lseek_r>:
 800c29c:	b538      	push	{r3, r4, r5, lr}
 800c29e:	4d07      	ldr	r5, [pc, #28]	; (800c2bc <_lseek_r+0x20>)
 800c2a0:	4604      	mov	r4, r0
 800c2a2:	4608      	mov	r0, r1
 800c2a4:	4611      	mov	r1, r2
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	602a      	str	r2, [r5, #0]
 800c2aa:	461a      	mov	r2, r3
 800c2ac:	f7f9 fec4 	bl	8006038 <_lseek>
 800c2b0:	1c43      	adds	r3, r0, #1
 800c2b2:	d102      	bne.n	800c2ba <_lseek_r+0x1e>
 800c2b4:	682b      	ldr	r3, [r5, #0]
 800c2b6:	b103      	cbz	r3, 800c2ba <_lseek_r+0x1e>
 800c2b8:	6023      	str	r3, [r4, #0]
 800c2ba:	bd38      	pop	{r3, r4, r5, pc}
 800c2bc:	20001dc8 	.word	0x20001dc8

0800c2c0 <_read_r>:
 800c2c0:	b538      	push	{r3, r4, r5, lr}
 800c2c2:	4d07      	ldr	r5, [pc, #28]	; (800c2e0 <_read_r+0x20>)
 800c2c4:	4604      	mov	r4, r0
 800c2c6:	4608      	mov	r0, r1
 800c2c8:	4611      	mov	r1, r2
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	602a      	str	r2, [r5, #0]
 800c2ce:	461a      	mov	r2, r3
 800c2d0:	f7f9 fe8a 	bl	8005fe8 <_read>
 800c2d4:	1c43      	adds	r3, r0, #1
 800c2d6:	d102      	bne.n	800c2de <_read_r+0x1e>
 800c2d8:	682b      	ldr	r3, [r5, #0]
 800c2da:	b103      	cbz	r3, 800c2de <_read_r+0x1e>
 800c2dc:	6023      	str	r3, [r4, #0]
 800c2de:	bd38      	pop	{r3, r4, r5, pc}
 800c2e0:	20001dc8 	.word	0x20001dc8

0800c2e4 <_write_r>:
 800c2e4:	b538      	push	{r3, r4, r5, lr}
 800c2e6:	4d07      	ldr	r5, [pc, #28]	; (800c304 <_write_r+0x20>)
 800c2e8:	4604      	mov	r4, r0
 800c2ea:	4608      	mov	r0, r1
 800c2ec:	4611      	mov	r1, r2
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	602a      	str	r2, [r5, #0]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	f7f9 fe86 	bl	8006004 <_write>
 800c2f8:	1c43      	adds	r3, r0, #1
 800c2fa:	d102      	bne.n	800c302 <_write_r+0x1e>
 800c2fc:	682b      	ldr	r3, [r5, #0]
 800c2fe:	b103      	cbz	r3, 800c302 <_write_r+0x1e>
 800c300:	6023      	str	r3, [r4, #0]
 800c302:	bd38      	pop	{r3, r4, r5, pc}
 800c304:	20001dc8 	.word	0x20001dc8

0800c308 <__errno>:
 800c308:	4b01      	ldr	r3, [pc, #4]	; (800c310 <__errno+0x8>)
 800c30a:	6818      	ldr	r0, [r3, #0]
 800c30c:	4770      	bx	lr
 800c30e:	bf00      	nop
 800c310:	200005fc 	.word	0x200005fc

0800c314 <__libc_init_array>:
 800c314:	b570      	push	{r4, r5, r6, lr}
 800c316:	4d0d      	ldr	r5, [pc, #52]	; (800c34c <__libc_init_array+0x38>)
 800c318:	4c0d      	ldr	r4, [pc, #52]	; (800c350 <__libc_init_array+0x3c>)
 800c31a:	1b64      	subs	r4, r4, r5
 800c31c:	10a4      	asrs	r4, r4, #2
 800c31e:	2600      	movs	r6, #0
 800c320:	42a6      	cmp	r6, r4
 800c322:	d109      	bne.n	800c338 <__libc_init_array+0x24>
 800c324:	4d0b      	ldr	r5, [pc, #44]	; (800c354 <__libc_init_array+0x40>)
 800c326:	4c0c      	ldr	r4, [pc, #48]	; (800c358 <__libc_init_array+0x44>)
 800c328:	f003 f854 	bl	800f3d4 <_init>
 800c32c:	1b64      	subs	r4, r4, r5
 800c32e:	10a4      	asrs	r4, r4, #2
 800c330:	2600      	movs	r6, #0
 800c332:	42a6      	cmp	r6, r4
 800c334:	d105      	bne.n	800c342 <__libc_init_array+0x2e>
 800c336:	bd70      	pop	{r4, r5, r6, pc}
 800c338:	f855 3b04 	ldr.w	r3, [r5], #4
 800c33c:	4798      	blx	r3
 800c33e:	3601      	adds	r6, #1
 800c340:	e7ee      	b.n	800c320 <__libc_init_array+0xc>
 800c342:	f855 3b04 	ldr.w	r3, [r5], #4
 800c346:	4798      	blx	r3
 800c348:	3601      	adds	r6, #1
 800c34a:	e7f2      	b.n	800c332 <__libc_init_array+0x1e>
 800c34c:	0800fd48 	.word	0x0800fd48
 800c350:	0800fd48 	.word	0x0800fd48
 800c354:	0800fd48 	.word	0x0800fd48
 800c358:	0800fd4c 	.word	0x0800fd4c

0800c35c <__retarget_lock_init_recursive>:
 800c35c:	4770      	bx	lr

0800c35e <__retarget_lock_acquire_recursive>:
 800c35e:	4770      	bx	lr

0800c360 <__retarget_lock_release_recursive>:
 800c360:	4770      	bx	lr

0800c362 <memcpy>:
 800c362:	440a      	add	r2, r1
 800c364:	4291      	cmp	r1, r2
 800c366:	f100 33ff 	add.w	r3, r0, #4294967295
 800c36a:	d100      	bne.n	800c36e <memcpy+0xc>
 800c36c:	4770      	bx	lr
 800c36e:	b510      	push	{r4, lr}
 800c370:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c374:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c378:	4291      	cmp	r1, r2
 800c37a:	d1f9      	bne.n	800c370 <memcpy+0xe>
 800c37c:	bd10      	pop	{r4, pc}

0800c37e <quorem>:
 800c37e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c382:	6903      	ldr	r3, [r0, #16]
 800c384:	690c      	ldr	r4, [r1, #16]
 800c386:	42a3      	cmp	r3, r4
 800c388:	4607      	mov	r7, r0
 800c38a:	db7e      	blt.n	800c48a <quorem+0x10c>
 800c38c:	3c01      	subs	r4, #1
 800c38e:	f101 0814 	add.w	r8, r1, #20
 800c392:	f100 0514 	add.w	r5, r0, #20
 800c396:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c39a:	9301      	str	r3, [sp, #4]
 800c39c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c3a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c3a4:	3301      	adds	r3, #1
 800c3a6:	429a      	cmp	r2, r3
 800c3a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c3ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c3b0:	fbb2 f6f3 	udiv	r6, r2, r3
 800c3b4:	d331      	bcc.n	800c41a <quorem+0x9c>
 800c3b6:	f04f 0e00 	mov.w	lr, #0
 800c3ba:	4640      	mov	r0, r8
 800c3bc:	46ac      	mov	ip, r5
 800c3be:	46f2      	mov	sl, lr
 800c3c0:	f850 2b04 	ldr.w	r2, [r0], #4
 800c3c4:	b293      	uxth	r3, r2
 800c3c6:	fb06 e303 	mla	r3, r6, r3, lr
 800c3ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c3ce:	0c1a      	lsrs	r2, r3, #16
 800c3d0:	b29b      	uxth	r3, r3
 800c3d2:	ebaa 0303 	sub.w	r3, sl, r3
 800c3d6:	f8dc a000 	ldr.w	sl, [ip]
 800c3da:	fa13 f38a 	uxtah	r3, r3, sl
 800c3de:	fb06 220e 	mla	r2, r6, lr, r2
 800c3e2:	9300      	str	r3, [sp, #0]
 800c3e4:	9b00      	ldr	r3, [sp, #0]
 800c3e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c3ea:	b292      	uxth	r2, r2
 800c3ec:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c3f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c3f4:	f8bd 3000 	ldrh.w	r3, [sp]
 800c3f8:	4581      	cmp	r9, r0
 800c3fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3fe:	f84c 3b04 	str.w	r3, [ip], #4
 800c402:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c406:	d2db      	bcs.n	800c3c0 <quorem+0x42>
 800c408:	f855 300b 	ldr.w	r3, [r5, fp]
 800c40c:	b92b      	cbnz	r3, 800c41a <quorem+0x9c>
 800c40e:	9b01      	ldr	r3, [sp, #4]
 800c410:	3b04      	subs	r3, #4
 800c412:	429d      	cmp	r5, r3
 800c414:	461a      	mov	r2, r3
 800c416:	d32c      	bcc.n	800c472 <quorem+0xf4>
 800c418:	613c      	str	r4, [r7, #16]
 800c41a:	4638      	mov	r0, r7
 800c41c:	f001 f9a6 	bl	800d76c <__mcmp>
 800c420:	2800      	cmp	r0, #0
 800c422:	db22      	blt.n	800c46a <quorem+0xec>
 800c424:	3601      	adds	r6, #1
 800c426:	4629      	mov	r1, r5
 800c428:	2000      	movs	r0, #0
 800c42a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c42e:	f8d1 c000 	ldr.w	ip, [r1]
 800c432:	b293      	uxth	r3, r2
 800c434:	1ac3      	subs	r3, r0, r3
 800c436:	0c12      	lsrs	r2, r2, #16
 800c438:	fa13 f38c 	uxtah	r3, r3, ip
 800c43c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c440:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c444:	b29b      	uxth	r3, r3
 800c446:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c44a:	45c1      	cmp	r9, r8
 800c44c:	f841 3b04 	str.w	r3, [r1], #4
 800c450:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c454:	d2e9      	bcs.n	800c42a <quorem+0xac>
 800c456:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c45a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c45e:	b922      	cbnz	r2, 800c46a <quorem+0xec>
 800c460:	3b04      	subs	r3, #4
 800c462:	429d      	cmp	r5, r3
 800c464:	461a      	mov	r2, r3
 800c466:	d30a      	bcc.n	800c47e <quorem+0x100>
 800c468:	613c      	str	r4, [r7, #16]
 800c46a:	4630      	mov	r0, r6
 800c46c:	b003      	add	sp, #12
 800c46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c472:	6812      	ldr	r2, [r2, #0]
 800c474:	3b04      	subs	r3, #4
 800c476:	2a00      	cmp	r2, #0
 800c478:	d1ce      	bne.n	800c418 <quorem+0x9a>
 800c47a:	3c01      	subs	r4, #1
 800c47c:	e7c9      	b.n	800c412 <quorem+0x94>
 800c47e:	6812      	ldr	r2, [r2, #0]
 800c480:	3b04      	subs	r3, #4
 800c482:	2a00      	cmp	r2, #0
 800c484:	d1f0      	bne.n	800c468 <quorem+0xea>
 800c486:	3c01      	subs	r4, #1
 800c488:	e7eb      	b.n	800c462 <quorem+0xe4>
 800c48a:	2000      	movs	r0, #0
 800c48c:	e7ee      	b.n	800c46c <quorem+0xee>
	...

0800c490 <_dtoa_r>:
 800c490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c494:	ed2d 8b04 	vpush	{d8-d9}
 800c498:	69c5      	ldr	r5, [r0, #28]
 800c49a:	b093      	sub	sp, #76	; 0x4c
 800c49c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c4a0:	ec57 6b10 	vmov	r6, r7, d0
 800c4a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c4a8:	9107      	str	r1, [sp, #28]
 800c4aa:	4604      	mov	r4, r0
 800c4ac:	920a      	str	r2, [sp, #40]	; 0x28
 800c4ae:	930d      	str	r3, [sp, #52]	; 0x34
 800c4b0:	b975      	cbnz	r5, 800c4d0 <_dtoa_r+0x40>
 800c4b2:	2010      	movs	r0, #16
 800c4b4:	f000 fe2a 	bl	800d10c <malloc>
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	61e0      	str	r0, [r4, #28]
 800c4bc:	b920      	cbnz	r0, 800c4c8 <_dtoa_r+0x38>
 800c4be:	4bae      	ldr	r3, [pc, #696]	; (800c778 <_dtoa_r+0x2e8>)
 800c4c0:	21ef      	movs	r1, #239	; 0xef
 800c4c2:	48ae      	ldr	r0, [pc, #696]	; (800c77c <_dtoa_r+0x2ec>)
 800c4c4:	f001 fc82 	bl	800ddcc <__assert_func>
 800c4c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c4cc:	6005      	str	r5, [r0, #0]
 800c4ce:	60c5      	str	r5, [r0, #12]
 800c4d0:	69e3      	ldr	r3, [r4, #28]
 800c4d2:	6819      	ldr	r1, [r3, #0]
 800c4d4:	b151      	cbz	r1, 800c4ec <_dtoa_r+0x5c>
 800c4d6:	685a      	ldr	r2, [r3, #4]
 800c4d8:	604a      	str	r2, [r1, #4]
 800c4da:	2301      	movs	r3, #1
 800c4dc:	4093      	lsls	r3, r2
 800c4de:	608b      	str	r3, [r1, #8]
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	f000 ff07 	bl	800d2f4 <_Bfree>
 800c4e6:	69e3      	ldr	r3, [r4, #28]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	601a      	str	r2, [r3, #0]
 800c4ec:	1e3b      	subs	r3, r7, #0
 800c4ee:	bfbb      	ittet	lt
 800c4f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c4f4:	9303      	strlt	r3, [sp, #12]
 800c4f6:	2300      	movge	r3, #0
 800c4f8:	2201      	movlt	r2, #1
 800c4fa:	bfac      	ite	ge
 800c4fc:	f8c8 3000 	strge.w	r3, [r8]
 800c500:	f8c8 2000 	strlt.w	r2, [r8]
 800c504:	4b9e      	ldr	r3, [pc, #632]	; (800c780 <_dtoa_r+0x2f0>)
 800c506:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c50a:	ea33 0308 	bics.w	r3, r3, r8
 800c50e:	d11b      	bne.n	800c548 <_dtoa_r+0xb8>
 800c510:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c512:	f242 730f 	movw	r3, #9999	; 0x270f
 800c516:	6013      	str	r3, [r2, #0]
 800c518:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c51c:	4333      	orrs	r3, r6
 800c51e:	f000 8593 	beq.w	800d048 <_dtoa_r+0xbb8>
 800c522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c524:	b963      	cbnz	r3, 800c540 <_dtoa_r+0xb0>
 800c526:	4b97      	ldr	r3, [pc, #604]	; (800c784 <_dtoa_r+0x2f4>)
 800c528:	e027      	b.n	800c57a <_dtoa_r+0xea>
 800c52a:	4b97      	ldr	r3, [pc, #604]	; (800c788 <_dtoa_r+0x2f8>)
 800c52c:	9300      	str	r3, [sp, #0]
 800c52e:	3308      	adds	r3, #8
 800c530:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c532:	6013      	str	r3, [r2, #0]
 800c534:	9800      	ldr	r0, [sp, #0]
 800c536:	b013      	add	sp, #76	; 0x4c
 800c538:	ecbd 8b04 	vpop	{d8-d9}
 800c53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c540:	4b90      	ldr	r3, [pc, #576]	; (800c784 <_dtoa_r+0x2f4>)
 800c542:	9300      	str	r3, [sp, #0]
 800c544:	3303      	adds	r3, #3
 800c546:	e7f3      	b.n	800c530 <_dtoa_r+0xa0>
 800c548:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c54c:	2200      	movs	r2, #0
 800c54e:	ec51 0b17 	vmov	r0, r1, d7
 800c552:	eeb0 8a47 	vmov.f32	s16, s14
 800c556:	eef0 8a67 	vmov.f32	s17, s15
 800c55a:	2300      	movs	r3, #0
 800c55c:	f7f4 fadc 	bl	8000b18 <__aeabi_dcmpeq>
 800c560:	4681      	mov	r9, r0
 800c562:	b160      	cbz	r0, 800c57e <_dtoa_r+0xee>
 800c564:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c566:	2301      	movs	r3, #1
 800c568:	6013      	str	r3, [r2, #0]
 800c56a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	f000 8568 	beq.w	800d042 <_dtoa_r+0xbb2>
 800c572:	4b86      	ldr	r3, [pc, #536]	; (800c78c <_dtoa_r+0x2fc>)
 800c574:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c576:	6013      	str	r3, [r2, #0]
 800c578:	3b01      	subs	r3, #1
 800c57a:	9300      	str	r3, [sp, #0]
 800c57c:	e7da      	b.n	800c534 <_dtoa_r+0xa4>
 800c57e:	aa10      	add	r2, sp, #64	; 0x40
 800c580:	a911      	add	r1, sp, #68	; 0x44
 800c582:	4620      	mov	r0, r4
 800c584:	eeb0 0a48 	vmov.f32	s0, s16
 800c588:	eef0 0a68 	vmov.f32	s1, s17
 800c58c:	f001 f994 	bl	800d8b8 <__d2b>
 800c590:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c594:	4682      	mov	sl, r0
 800c596:	2d00      	cmp	r5, #0
 800c598:	d07f      	beq.n	800c69a <_dtoa_r+0x20a>
 800c59a:	ee18 3a90 	vmov	r3, s17
 800c59e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c5a6:	ec51 0b18 	vmov	r0, r1, d8
 800c5aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c5ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c5b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	4b75      	ldr	r3, [pc, #468]	; (800c790 <_dtoa_r+0x300>)
 800c5bc:	f7f3 fe8c 	bl	80002d8 <__aeabi_dsub>
 800c5c0:	a367      	add	r3, pc, #412	; (adr r3, 800c760 <_dtoa_r+0x2d0>)
 800c5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c6:	f7f4 f83f 	bl	8000648 <__aeabi_dmul>
 800c5ca:	a367      	add	r3, pc, #412	; (adr r3, 800c768 <_dtoa_r+0x2d8>)
 800c5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d0:	f7f3 fe84 	bl	80002dc <__adddf3>
 800c5d4:	4606      	mov	r6, r0
 800c5d6:	4628      	mov	r0, r5
 800c5d8:	460f      	mov	r7, r1
 800c5da:	f7f3 ffcb 	bl	8000574 <__aeabi_i2d>
 800c5de:	a364      	add	r3, pc, #400	; (adr r3, 800c770 <_dtoa_r+0x2e0>)
 800c5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e4:	f7f4 f830 	bl	8000648 <__aeabi_dmul>
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	460b      	mov	r3, r1
 800c5ec:	4630      	mov	r0, r6
 800c5ee:	4639      	mov	r1, r7
 800c5f0:	f7f3 fe74 	bl	80002dc <__adddf3>
 800c5f4:	4606      	mov	r6, r0
 800c5f6:	460f      	mov	r7, r1
 800c5f8:	f7f4 fad6 	bl	8000ba8 <__aeabi_d2iz>
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	4683      	mov	fp, r0
 800c600:	2300      	movs	r3, #0
 800c602:	4630      	mov	r0, r6
 800c604:	4639      	mov	r1, r7
 800c606:	f7f4 fa91 	bl	8000b2c <__aeabi_dcmplt>
 800c60a:	b148      	cbz	r0, 800c620 <_dtoa_r+0x190>
 800c60c:	4658      	mov	r0, fp
 800c60e:	f7f3 ffb1 	bl	8000574 <__aeabi_i2d>
 800c612:	4632      	mov	r2, r6
 800c614:	463b      	mov	r3, r7
 800c616:	f7f4 fa7f 	bl	8000b18 <__aeabi_dcmpeq>
 800c61a:	b908      	cbnz	r0, 800c620 <_dtoa_r+0x190>
 800c61c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c620:	f1bb 0f16 	cmp.w	fp, #22
 800c624:	d857      	bhi.n	800c6d6 <_dtoa_r+0x246>
 800c626:	4b5b      	ldr	r3, [pc, #364]	; (800c794 <_dtoa_r+0x304>)
 800c628:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c630:	ec51 0b18 	vmov	r0, r1, d8
 800c634:	f7f4 fa7a 	bl	8000b2c <__aeabi_dcmplt>
 800c638:	2800      	cmp	r0, #0
 800c63a:	d04e      	beq.n	800c6da <_dtoa_r+0x24a>
 800c63c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c640:	2300      	movs	r3, #0
 800c642:	930c      	str	r3, [sp, #48]	; 0x30
 800c644:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c646:	1b5b      	subs	r3, r3, r5
 800c648:	1e5a      	subs	r2, r3, #1
 800c64a:	bf45      	ittet	mi
 800c64c:	f1c3 0301 	rsbmi	r3, r3, #1
 800c650:	9305      	strmi	r3, [sp, #20]
 800c652:	2300      	movpl	r3, #0
 800c654:	2300      	movmi	r3, #0
 800c656:	9206      	str	r2, [sp, #24]
 800c658:	bf54      	ite	pl
 800c65a:	9305      	strpl	r3, [sp, #20]
 800c65c:	9306      	strmi	r3, [sp, #24]
 800c65e:	f1bb 0f00 	cmp.w	fp, #0
 800c662:	db3c      	blt.n	800c6de <_dtoa_r+0x24e>
 800c664:	9b06      	ldr	r3, [sp, #24]
 800c666:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c66a:	445b      	add	r3, fp
 800c66c:	9306      	str	r3, [sp, #24]
 800c66e:	2300      	movs	r3, #0
 800c670:	9308      	str	r3, [sp, #32]
 800c672:	9b07      	ldr	r3, [sp, #28]
 800c674:	2b09      	cmp	r3, #9
 800c676:	d868      	bhi.n	800c74a <_dtoa_r+0x2ba>
 800c678:	2b05      	cmp	r3, #5
 800c67a:	bfc4      	itt	gt
 800c67c:	3b04      	subgt	r3, #4
 800c67e:	9307      	strgt	r3, [sp, #28]
 800c680:	9b07      	ldr	r3, [sp, #28]
 800c682:	f1a3 0302 	sub.w	r3, r3, #2
 800c686:	bfcc      	ite	gt
 800c688:	2500      	movgt	r5, #0
 800c68a:	2501      	movle	r5, #1
 800c68c:	2b03      	cmp	r3, #3
 800c68e:	f200 8085 	bhi.w	800c79c <_dtoa_r+0x30c>
 800c692:	e8df f003 	tbb	[pc, r3]
 800c696:	3b2e      	.short	0x3b2e
 800c698:	5839      	.short	0x5839
 800c69a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c69e:	441d      	add	r5, r3
 800c6a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c6a4:	2b20      	cmp	r3, #32
 800c6a6:	bfc1      	itttt	gt
 800c6a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c6ac:	fa08 f803 	lslgt.w	r8, r8, r3
 800c6b0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c6b4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c6b8:	bfd6      	itet	le
 800c6ba:	f1c3 0320 	rsble	r3, r3, #32
 800c6be:	ea48 0003 	orrgt.w	r0, r8, r3
 800c6c2:	fa06 f003 	lslle.w	r0, r6, r3
 800c6c6:	f7f3 ff45 	bl	8000554 <__aeabi_ui2d>
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c6d0:	3d01      	subs	r5, #1
 800c6d2:	920e      	str	r2, [sp, #56]	; 0x38
 800c6d4:	e76f      	b.n	800c5b6 <_dtoa_r+0x126>
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	e7b3      	b.n	800c642 <_dtoa_r+0x1b2>
 800c6da:	900c      	str	r0, [sp, #48]	; 0x30
 800c6dc:	e7b2      	b.n	800c644 <_dtoa_r+0x1b4>
 800c6de:	9b05      	ldr	r3, [sp, #20]
 800c6e0:	eba3 030b 	sub.w	r3, r3, fp
 800c6e4:	9305      	str	r3, [sp, #20]
 800c6e6:	f1cb 0300 	rsb	r3, fp, #0
 800c6ea:	9308      	str	r3, [sp, #32]
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6f0:	e7bf      	b.n	800c672 <_dtoa_r+0x1e2>
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	9309      	str	r3, [sp, #36]	; 0x24
 800c6f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	dc52      	bgt.n	800c7a2 <_dtoa_r+0x312>
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	9301      	str	r3, [sp, #4]
 800c700:	9304      	str	r3, [sp, #16]
 800c702:	461a      	mov	r2, r3
 800c704:	920a      	str	r2, [sp, #40]	; 0x28
 800c706:	e00b      	b.n	800c720 <_dtoa_r+0x290>
 800c708:	2301      	movs	r3, #1
 800c70a:	e7f3      	b.n	800c6f4 <_dtoa_r+0x264>
 800c70c:	2300      	movs	r3, #0
 800c70e:	9309      	str	r3, [sp, #36]	; 0x24
 800c710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c712:	445b      	add	r3, fp
 800c714:	9301      	str	r3, [sp, #4]
 800c716:	3301      	adds	r3, #1
 800c718:	2b01      	cmp	r3, #1
 800c71a:	9304      	str	r3, [sp, #16]
 800c71c:	bfb8      	it	lt
 800c71e:	2301      	movlt	r3, #1
 800c720:	69e0      	ldr	r0, [r4, #28]
 800c722:	2100      	movs	r1, #0
 800c724:	2204      	movs	r2, #4
 800c726:	f102 0614 	add.w	r6, r2, #20
 800c72a:	429e      	cmp	r6, r3
 800c72c:	d93d      	bls.n	800c7aa <_dtoa_r+0x31a>
 800c72e:	6041      	str	r1, [r0, #4]
 800c730:	4620      	mov	r0, r4
 800c732:	f000 fd9f 	bl	800d274 <_Balloc>
 800c736:	9000      	str	r0, [sp, #0]
 800c738:	2800      	cmp	r0, #0
 800c73a:	d139      	bne.n	800c7b0 <_dtoa_r+0x320>
 800c73c:	4b16      	ldr	r3, [pc, #88]	; (800c798 <_dtoa_r+0x308>)
 800c73e:	4602      	mov	r2, r0
 800c740:	f240 11af 	movw	r1, #431	; 0x1af
 800c744:	e6bd      	b.n	800c4c2 <_dtoa_r+0x32>
 800c746:	2301      	movs	r3, #1
 800c748:	e7e1      	b.n	800c70e <_dtoa_r+0x27e>
 800c74a:	2501      	movs	r5, #1
 800c74c:	2300      	movs	r3, #0
 800c74e:	9307      	str	r3, [sp, #28]
 800c750:	9509      	str	r5, [sp, #36]	; 0x24
 800c752:	f04f 33ff 	mov.w	r3, #4294967295
 800c756:	9301      	str	r3, [sp, #4]
 800c758:	9304      	str	r3, [sp, #16]
 800c75a:	2200      	movs	r2, #0
 800c75c:	2312      	movs	r3, #18
 800c75e:	e7d1      	b.n	800c704 <_dtoa_r+0x274>
 800c760:	636f4361 	.word	0x636f4361
 800c764:	3fd287a7 	.word	0x3fd287a7
 800c768:	8b60c8b3 	.word	0x8b60c8b3
 800c76c:	3fc68a28 	.word	0x3fc68a28
 800c770:	509f79fb 	.word	0x509f79fb
 800c774:	3fd34413 	.word	0x3fd34413
 800c778:	0800f62d 	.word	0x0800f62d
 800c77c:	0800f644 	.word	0x0800f644
 800c780:	7ff00000 	.word	0x7ff00000
 800c784:	0800f629 	.word	0x0800f629
 800c788:	0800f620 	.word	0x0800f620
 800c78c:	0800f5fd 	.word	0x0800f5fd
 800c790:	3ff80000 	.word	0x3ff80000
 800c794:	0800f730 	.word	0x0800f730
 800c798:	0800f69c 	.word	0x0800f69c
 800c79c:	2301      	movs	r3, #1
 800c79e:	9309      	str	r3, [sp, #36]	; 0x24
 800c7a0:	e7d7      	b.n	800c752 <_dtoa_r+0x2c2>
 800c7a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7a4:	9301      	str	r3, [sp, #4]
 800c7a6:	9304      	str	r3, [sp, #16]
 800c7a8:	e7ba      	b.n	800c720 <_dtoa_r+0x290>
 800c7aa:	3101      	adds	r1, #1
 800c7ac:	0052      	lsls	r2, r2, #1
 800c7ae:	e7ba      	b.n	800c726 <_dtoa_r+0x296>
 800c7b0:	69e3      	ldr	r3, [r4, #28]
 800c7b2:	9a00      	ldr	r2, [sp, #0]
 800c7b4:	601a      	str	r2, [r3, #0]
 800c7b6:	9b04      	ldr	r3, [sp, #16]
 800c7b8:	2b0e      	cmp	r3, #14
 800c7ba:	f200 80a8 	bhi.w	800c90e <_dtoa_r+0x47e>
 800c7be:	2d00      	cmp	r5, #0
 800c7c0:	f000 80a5 	beq.w	800c90e <_dtoa_r+0x47e>
 800c7c4:	f1bb 0f00 	cmp.w	fp, #0
 800c7c8:	dd38      	ble.n	800c83c <_dtoa_r+0x3ac>
 800c7ca:	4bc0      	ldr	r3, [pc, #768]	; (800cacc <_dtoa_r+0x63c>)
 800c7cc:	f00b 020f 	and.w	r2, fp, #15
 800c7d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c7d4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c7d8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c7dc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c7e0:	d019      	beq.n	800c816 <_dtoa_r+0x386>
 800c7e2:	4bbb      	ldr	r3, [pc, #748]	; (800cad0 <_dtoa_r+0x640>)
 800c7e4:	ec51 0b18 	vmov	r0, r1, d8
 800c7e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c7ec:	f7f4 f856 	bl	800089c <__aeabi_ddiv>
 800c7f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c7f4:	f008 080f 	and.w	r8, r8, #15
 800c7f8:	2503      	movs	r5, #3
 800c7fa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800cad0 <_dtoa_r+0x640>
 800c7fe:	f1b8 0f00 	cmp.w	r8, #0
 800c802:	d10a      	bne.n	800c81a <_dtoa_r+0x38a>
 800c804:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c808:	4632      	mov	r2, r6
 800c80a:	463b      	mov	r3, r7
 800c80c:	f7f4 f846 	bl	800089c <__aeabi_ddiv>
 800c810:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c814:	e02b      	b.n	800c86e <_dtoa_r+0x3de>
 800c816:	2502      	movs	r5, #2
 800c818:	e7ef      	b.n	800c7fa <_dtoa_r+0x36a>
 800c81a:	f018 0f01 	tst.w	r8, #1
 800c81e:	d008      	beq.n	800c832 <_dtoa_r+0x3a2>
 800c820:	4630      	mov	r0, r6
 800c822:	4639      	mov	r1, r7
 800c824:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c828:	f7f3 ff0e 	bl	8000648 <__aeabi_dmul>
 800c82c:	3501      	adds	r5, #1
 800c82e:	4606      	mov	r6, r0
 800c830:	460f      	mov	r7, r1
 800c832:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c836:	f109 0908 	add.w	r9, r9, #8
 800c83a:	e7e0      	b.n	800c7fe <_dtoa_r+0x36e>
 800c83c:	f000 809f 	beq.w	800c97e <_dtoa_r+0x4ee>
 800c840:	f1cb 0600 	rsb	r6, fp, #0
 800c844:	4ba1      	ldr	r3, [pc, #644]	; (800cacc <_dtoa_r+0x63c>)
 800c846:	4fa2      	ldr	r7, [pc, #648]	; (800cad0 <_dtoa_r+0x640>)
 800c848:	f006 020f 	and.w	r2, r6, #15
 800c84c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c854:	ec51 0b18 	vmov	r0, r1, d8
 800c858:	f7f3 fef6 	bl	8000648 <__aeabi_dmul>
 800c85c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c860:	1136      	asrs	r6, r6, #4
 800c862:	2300      	movs	r3, #0
 800c864:	2502      	movs	r5, #2
 800c866:	2e00      	cmp	r6, #0
 800c868:	d17e      	bne.n	800c968 <_dtoa_r+0x4d8>
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d1d0      	bne.n	800c810 <_dtoa_r+0x380>
 800c86e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c870:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c874:	2b00      	cmp	r3, #0
 800c876:	f000 8084 	beq.w	800c982 <_dtoa_r+0x4f2>
 800c87a:	4b96      	ldr	r3, [pc, #600]	; (800cad4 <_dtoa_r+0x644>)
 800c87c:	2200      	movs	r2, #0
 800c87e:	4640      	mov	r0, r8
 800c880:	4649      	mov	r1, r9
 800c882:	f7f4 f953 	bl	8000b2c <__aeabi_dcmplt>
 800c886:	2800      	cmp	r0, #0
 800c888:	d07b      	beq.n	800c982 <_dtoa_r+0x4f2>
 800c88a:	9b04      	ldr	r3, [sp, #16]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d078      	beq.n	800c982 <_dtoa_r+0x4f2>
 800c890:	9b01      	ldr	r3, [sp, #4]
 800c892:	2b00      	cmp	r3, #0
 800c894:	dd39      	ble.n	800c90a <_dtoa_r+0x47a>
 800c896:	4b90      	ldr	r3, [pc, #576]	; (800cad8 <_dtoa_r+0x648>)
 800c898:	2200      	movs	r2, #0
 800c89a:	4640      	mov	r0, r8
 800c89c:	4649      	mov	r1, r9
 800c89e:	f7f3 fed3 	bl	8000648 <__aeabi_dmul>
 800c8a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8a6:	9e01      	ldr	r6, [sp, #4]
 800c8a8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c8ac:	3501      	adds	r5, #1
 800c8ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c8b2:	4628      	mov	r0, r5
 800c8b4:	f7f3 fe5e 	bl	8000574 <__aeabi_i2d>
 800c8b8:	4642      	mov	r2, r8
 800c8ba:	464b      	mov	r3, r9
 800c8bc:	f7f3 fec4 	bl	8000648 <__aeabi_dmul>
 800c8c0:	4b86      	ldr	r3, [pc, #536]	; (800cadc <_dtoa_r+0x64c>)
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	f7f3 fd0a 	bl	80002dc <__adddf3>
 800c8c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c8cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8d0:	9303      	str	r3, [sp, #12]
 800c8d2:	2e00      	cmp	r6, #0
 800c8d4:	d158      	bne.n	800c988 <_dtoa_r+0x4f8>
 800c8d6:	4b82      	ldr	r3, [pc, #520]	; (800cae0 <_dtoa_r+0x650>)
 800c8d8:	2200      	movs	r2, #0
 800c8da:	4640      	mov	r0, r8
 800c8dc:	4649      	mov	r1, r9
 800c8de:	f7f3 fcfb 	bl	80002d8 <__aeabi_dsub>
 800c8e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c8e6:	4680      	mov	r8, r0
 800c8e8:	4689      	mov	r9, r1
 800c8ea:	f7f4 f93d 	bl	8000b68 <__aeabi_dcmpgt>
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	f040 8296 	bne.w	800ce20 <_dtoa_r+0x990>
 800c8f4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c8f8:	4640      	mov	r0, r8
 800c8fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8fe:	4649      	mov	r1, r9
 800c900:	f7f4 f914 	bl	8000b2c <__aeabi_dcmplt>
 800c904:	2800      	cmp	r0, #0
 800c906:	f040 8289 	bne.w	800ce1c <_dtoa_r+0x98c>
 800c90a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c90e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c910:	2b00      	cmp	r3, #0
 800c912:	f2c0 814e 	blt.w	800cbb2 <_dtoa_r+0x722>
 800c916:	f1bb 0f0e 	cmp.w	fp, #14
 800c91a:	f300 814a 	bgt.w	800cbb2 <_dtoa_r+0x722>
 800c91e:	4b6b      	ldr	r3, [pc, #428]	; (800cacc <_dtoa_r+0x63c>)
 800c920:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c924:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	f280 80dc 	bge.w	800cae8 <_dtoa_r+0x658>
 800c930:	9b04      	ldr	r3, [sp, #16]
 800c932:	2b00      	cmp	r3, #0
 800c934:	f300 80d8 	bgt.w	800cae8 <_dtoa_r+0x658>
 800c938:	f040 826f 	bne.w	800ce1a <_dtoa_r+0x98a>
 800c93c:	4b68      	ldr	r3, [pc, #416]	; (800cae0 <_dtoa_r+0x650>)
 800c93e:	2200      	movs	r2, #0
 800c940:	4640      	mov	r0, r8
 800c942:	4649      	mov	r1, r9
 800c944:	f7f3 fe80 	bl	8000648 <__aeabi_dmul>
 800c948:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c94c:	f7f4 f902 	bl	8000b54 <__aeabi_dcmpge>
 800c950:	9e04      	ldr	r6, [sp, #16]
 800c952:	4637      	mov	r7, r6
 800c954:	2800      	cmp	r0, #0
 800c956:	f040 8245 	bne.w	800cde4 <_dtoa_r+0x954>
 800c95a:	9d00      	ldr	r5, [sp, #0]
 800c95c:	2331      	movs	r3, #49	; 0x31
 800c95e:	f805 3b01 	strb.w	r3, [r5], #1
 800c962:	f10b 0b01 	add.w	fp, fp, #1
 800c966:	e241      	b.n	800cdec <_dtoa_r+0x95c>
 800c968:	07f2      	lsls	r2, r6, #31
 800c96a:	d505      	bpl.n	800c978 <_dtoa_r+0x4e8>
 800c96c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c970:	f7f3 fe6a 	bl	8000648 <__aeabi_dmul>
 800c974:	3501      	adds	r5, #1
 800c976:	2301      	movs	r3, #1
 800c978:	1076      	asrs	r6, r6, #1
 800c97a:	3708      	adds	r7, #8
 800c97c:	e773      	b.n	800c866 <_dtoa_r+0x3d6>
 800c97e:	2502      	movs	r5, #2
 800c980:	e775      	b.n	800c86e <_dtoa_r+0x3de>
 800c982:	9e04      	ldr	r6, [sp, #16]
 800c984:	465f      	mov	r7, fp
 800c986:	e792      	b.n	800c8ae <_dtoa_r+0x41e>
 800c988:	9900      	ldr	r1, [sp, #0]
 800c98a:	4b50      	ldr	r3, [pc, #320]	; (800cacc <_dtoa_r+0x63c>)
 800c98c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c990:	4431      	add	r1, r6
 800c992:	9102      	str	r1, [sp, #8]
 800c994:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c996:	eeb0 9a47 	vmov.f32	s18, s14
 800c99a:	eef0 9a67 	vmov.f32	s19, s15
 800c99e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c9a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c9a6:	2900      	cmp	r1, #0
 800c9a8:	d044      	beq.n	800ca34 <_dtoa_r+0x5a4>
 800c9aa:	494e      	ldr	r1, [pc, #312]	; (800cae4 <_dtoa_r+0x654>)
 800c9ac:	2000      	movs	r0, #0
 800c9ae:	f7f3 ff75 	bl	800089c <__aeabi_ddiv>
 800c9b2:	ec53 2b19 	vmov	r2, r3, d9
 800c9b6:	f7f3 fc8f 	bl	80002d8 <__aeabi_dsub>
 800c9ba:	9d00      	ldr	r5, [sp, #0]
 800c9bc:	ec41 0b19 	vmov	d9, r0, r1
 800c9c0:	4649      	mov	r1, r9
 800c9c2:	4640      	mov	r0, r8
 800c9c4:	f7f4 f8f0 	bl	8000ba8 <__aeabi_d2iz>
 800c9c8:	4606      	mov	r6, r0
 800c9ca:	f7f3 fdd3 	bl	8000574 <__aeabi_i2d>
 800c9ce:	4602      	mov	r2, r0
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	4640      	mov	r0, r8
 800c9d4:	4649      	mov	r1, r9
 800c9d6:	f7f3 fc7f 	bl	80002d8 <__aeabi_dsub>
 800c9da:	3630      	adds	r6, #48	; 0x30
 800c9dc:	f805 6b01 	strb.w	r6, [r5], #1
 800c9e0:	ec53 2b19 	vmov	r2, r3, d9
 800c9e4:	4680      	mov	r8, r0
 800c9e6:	4689      	mov	r9, r1
 800c9e8:	f7f4 f8a0 	bl	8000b2c <__aeabi_dcmplt>
 800c9ec:	2800      	cmp	r0, #0
 800c9ee:	d164      	bne.n	800caba <_dtoa_r+0x62a>
 800c9f0:	4642      	mov	r2, r8
 800c9f2:	464b      	mov	r3, r9
 800c9f4:	4937      	ldr	r1, [pc, #220]	; (800cad4 <_dtoa_r+0x644>)
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	f7f3 fc6e 	bl	80002d8 <__aeabi_dsub>
 800c9fc:	ec53 2b19 	vmov	r2, r3, d9
 800ca00:	f7f4 f894 	bl	8000b2c <__aeabi_dcmplt>
 800ca04:	2800      	cmp	r0, #0
 800ca06:	f040 80b6 	bne.w	800cb76 <_dtoa_r+0x6e6>
 800ca0a:	9b02      	ldr	r3, [sp, #8]
 800ca0c:	429d      	cmp	r5, r3
 800ca0e:	f43f af7c 	beq.w	800c90a <_dtoa_r+0x47a>
 800ca12:	4b31      	ldr	r3, [pc, #196]	; (800cad8 <_dtoa_r+0x648>)
 800ca14:	ec51 0b19 	vmov	r0, r1, d9
 800ca18:	2200      	movs	r2, #0
 800ca1a:	f7f3 fe15 	bl	8000648 <__aeabi_dmul>
 800ca1e:	4b2e      	ldr	r3, [pc, #184]	; (800cad8 <_dtoa_r+0x648>)
 800ca20:	ec41 0b19 	vmov	d9, r0, r1
 800ca24:	2200      	movs	r2, #0
 800ca26:	4640      	mov	r0, r8
 800ca28:	4649      	mov	r1, r9
 800ca2a:	f7f3 fe0d 	bl	8000648 <__aeabi_dmul>
 800ca2e:	4680      	mov	r8, r0
 800ca30:	4689      	mov	r9, r1
 800ca32:	e7c5      	b.n	800c9c0 <_dtoa_r+0x530>
 800ca34:	ec51 0b17 	vmov	r0, r1, d7
 800ca38:	f7f3 fe06 	bl	8000648 <__aeabi_dmul>
 800ca3c:	9b02      	ldr	r3, [sp, #8]
 800ca3e:	9d00      	ldr	r5, [sp, #0]
 800ca40:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca42:	ec41 0b19 	vmov	d9, r0, r1
 800ca46:	4649      	mov	r1, r9
 800ca48:	4640      	mov	r0, r8
 800ca4a:	f7f4 f8ad 	bl	8000ba8 <__aeabi_d2iz>
 800ca4e:	4606      	mov	r6, r0
 800ca50:	f7f3 fd90 	bl	8000574 <__aeabi_i2d>
 800ca54:	3630      	adds	r6, #48	; 0x30
 800ca56:	4602      	mov	r2, r0
 800ca58:	460b      	mov	r3, r1
 800ca5a:	4640      	mov	r0, r8
 800ca5c:	4649      	mov	r1, r9
 800ca5e:	f7f3 fc3b 	bl	80002d8 <__aeabi_dsub>
 800ca62:	f805 6b01 	strb.w	r6, [r5], #1
 800ca66:	9b02      	ldr	r3, [sp, #8]
 800ca68:	429d      	cmp	r5, r3
 800ca6a:	4680      	mov	r8, r0
 800ca6c:	4689      	mov	r9, r1
 800ca6e:	f04f 0200 	mov.w	r2, #0
 800ca72:	d124      	bne.n	800cabe <_dtoa_r+0x62e>
 800ca74:	4b1b      	ldr	r3, [pc, #108]	; (800cae4 <_dtoa_r+0x654>)
 800ca76:	ec51 0b19 	vmov	r0, r1, d9
 800ca7a:	f7f3 fc2f 	bl	80002dc <__adddf3>
 800ca7e:	4602      	mov	r2, r0
 800ca80:	460b      	mov	r3, r1
 800ca82:	4640      	mov	r0, r8
 800ca84:	4649      	mov	r1, r9
 800ca86:	f7f4 f86f 	bl	8000b68 <__aeabi_dcmpgt>
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d173      	bne.n	800cb76 <_dtoa_r+0x6e6>
 800ca8e:	ec53 2b19 	vmov	r2, r3, d9
 800ca92:	4914      	ldr	r1, [pc, #80]	; (800cae4 <_dtoa_r+0x654>)
 800ca94:	2000      	movs	r0, #0
 800ca96:	f7f3 fc1f 	bl	80002d8 <__aeabi_dsub>
 800ca9a:	4602      	mov	r2, r0
 800ca9c:	460b      	mov	r3, r1
 800ca9e:	4640      	mov	r0, r8
 800caa0:	4649      	mov	r1, r9
 800caa2:	f7f4 f843 	bl	8000b2c <__aeabi_dcmplt>
 800caa6:	2800      	cmp	r0, #0
 800caa8:	f43f af2f 	beq.w	800c90a <_dtoa_r+0x47a>
 800caac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800caae:	1e6b      	subs	r3, r5, #1
 800cab0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cab2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cab6:	2b30      	cmp	r3, #48	; 0x30
 800cab8:	d0f8      	beq.n	800caac <_dtoa_r+0x61c>
 800caba:	46bb      	mov	fp, r7
 800cabc:	e04a      	b.n	800cb54 <_dtoa_r+0x6c4>
 800cabe:	4b06      	ldr	r3, [pc, #24]	; (800cad8 <_dtoa_r+0x648>)
 800cac0:	f7f3 fdc2 	bl	8000648 <__aeabi_dmul>
 800cac4:	4680      	mov	r8, r0
 800cac6:	4689      	mov	r9, r1
 800cac8:	e7bd      	b.n	800ca46 <_dtoa_r+0x5b6>
 800caca:	bf00      	nop
 800cacc:	0800f730 	.word	0x0800f730
 800cad0:	0800f708 	.word	0x0800f708
 800cad4:	3ff00000 	.word	0x3ff00000
 800cad8:	40240000 	.word	0x40240000
 800cadc:	401c0000 	.word	0x401c0000
 800cae0:	40140000 	.word	0x40140000
 800cae4:	3fe00000 	.word	0x3fe00000
 800cae8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800caec:	9d00      	ldr	r5, [sp, #0]
 800caee:	4642      	mov	r2, r8
 800caf0:	464b      	mov	r3, r9
 800caf2:	4630      	mov	r0, r6
 800caf4:	4639      	mov	r1, r7
 800caf6:	f7f3 fed1 	bl	800089c <__aeabi_ddiv>
 800cafa:	f7f4 f855 	bl	8000ba8 <__aeabi_d2iz>
 800cafe:	9001      	str	r0, [sp, #4]
 800cb00:	f7f3 fd38 	bl	8000574 <__aeabi_i2d>
 800cb04:	4642      	mov	r2, r8
 800cb06:	464b      	mov	r3, r9
 800cb08:	f7f3 fd9e 	bl	8000648 <__aeabi_dmul>
 800cb0c:	4602      	mov	r2, r0
 800cb0e:	460b      	mov	r3, r1
 800cb10:	4630      	mov	r0, r6
 800cb12:	4639      	mov	r1, r7
 800cb14:	f7f3 fbe0 	bl	80002d8 <__aeabi_dsub>
 800cb18:	9e01      	ldr	r6, [sp, #4]
 800cb1a:	9f04      	ldr	r7, [sp, #16]
 800cb1c:	3630      	adds	r6, #48	; 0x30
 800cb1e:	f805 6b01 	strb.w	r6, [r5], #1
 800cb22:	9e00      	ldr	r6, [sp, #0]
 800cb24:	1bae      	subs	r6, r5, r6
 800cb26:	42b7      	cmp	r7, r6
 800cb28:	4602      	mov	r2, r0
 800cb2a:	460b      	mov	r3, r1
 800cb2c:	d134      	bne.n	800cb98 <_dtoa_r+0x708>
 800cb2e:	f7f3 fbd5 	bl	80002dc <__adddf3>
 800cb32:	4642      	mov	r2, r8
 800cb34:	464b      	mov	r3, r9
 800cb36:	4606      	mov	r6, r0
 800cb38:	460f      	mov	r7, r1
 800cb3a:	f7f4 f815 	bl	8000b68 <__aeabi_dcmpgt>
 800cb3e:	b9c8      	cbnz	r0, 800cb74 <_dtoa_r+0x6e4>
 800cb40:	4642      	mov	r2, r8
 800cb42:	464b      	mov	r3, r9
 800cb44:	4630      	mov	r0, r6
 800cb46:	4639      	mov	r1, r7
 800cb48:	f7f3 ffe6 	bl	8000b18 <__aeabi_dcmpeq>
 800cb4c:	b110      	cbz	r0, 800cb54 <_dtoa_r+0x6c4>
 800cb4e:	9b01      	ldr	r3, [sp, #4]
 800cb50:	07db      	lsls	r3, r3, #31
 800cb52:	d40f      	bmi.n	800cb74 <_dtoa_r+0x6e4>
 800cb54:	4651      	mov	r1, sl
 800cb56:	4620      	mov	r0, r4
 800cb58:	f000 fbcc 	bl	800d2f4 <_Bfree>
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb60:	702b      	strb	r3, [r5, #0]
 800cb62:	f10b 0301 	add.w	r3, fp, #1
 800cb66:	6013      	str	r3, [r2, #0]
 800cb68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	f43f ace2 	beq.w	800c534 <_dtoa_r+0xa4>
 800cb70:	601d      	str	r5, [r3, #0]
 800cb72:	e4df      	b.n	800c534 <_dtoa_r+0xa4>
 800cb74:	465f      	mov	r7, fp
 800cb76:	462b      	mov	r3, r5
 800cb78:	461d      	mov	r5, r3
 800cb7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb7e:	2a39      	cmp	r2, #57	; 0x39
 800cb80:	d106      	bne.n	800cb90 <_dtoa_r+0x700>
 800cb82:	9a00      	ldr	r2, [sp, #0]
 800cb84:	429a      	cmp	r2, r3
 800cb86:	d1f7      	bne.n	800cb78 <_dtoa_r+0x6e8>
 800cb88:	9900      	ldr	r1, [sp, #0]
 800cb8a:	2230      	movs	r2, #48	; 0x30
 800cb8c:	3701      	adds	r7, #1
 800cb8e:	700a      	strb	r2, [r1, #0]
 800cb90:	781a      	ldrb	r2, [r3, #0]
 800cb92:	3201      	adds	r2, #1
 800cb94:	701a      	strb	r2, [r3, #0]
 800cb96:	e790      	b.n	800caba <_dtoa_r+0x62a>
 800cb98:	4ba3      	ldr	r3, [pc, #652]	; (800ce28 <_dtoa_r+0x998>)
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	f7f3 fd54 	bl	8000648 <__aeabi_dmul>
 800cba0:	2200      	movs	r2, #0
 800cba2:	2300      	movs	r3, #0
 800cba4:	4606      	mov	r6, r0
 800cba6:	460f      	mov	r7, r1
 800cba8:	f7f3 ffb6 	bl	8000b18 <__aeabi_dcmpeq>
 800cbac:	2800      	cmp	r0, #0
 800cbae:	d09e      	beq.n	800caee <_dtoa_r+0x65e>
 800cbb0:	e7d0      	b.n	800cb54 <_dtoa_r+0x6c4>
 800cbb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbb4:	2a00      	cmp	r2, #0
 800cbb6:	f000 80ca 	beq.w	800cd4e <_dtoa_r+0x8be>
 800cbba:	9a07      	ldr	r2, [sp, #28]
 800cbbc:	2a01      	cmp	r2, #1
 800cbbe:	f300 80ad 	bgt.w	800cd1c <_dtoa_r+0x88c>
 800cbc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cbc4:	2a00      	cmp	r2, #0
 800cbc6:	f000 80a5 	beq.w	800cd14 <_dtoa_r+0x884>
 800cbca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cbce:	9e08      	ldr	r6, [sp, #32]
 800cbd0:	9d05      	ldr	r5, [sp, #20]
 800cbd2:	9a05      	ldr	r2, [sp, #20]
 800cbd4:	441a      	add	r2, r3
 800cbd6:	9205      	str	r2, [sp, #20]
 800cbd8:	9a06      	ldr	r2, [sp, #24]
 800cbda:	2101      	movs	r1, #1
 800cbdc:	441a      	add	r2, r3
 800cbde:	4620      	mov	r0, r4
 800cbe0:	9206      	str	r2, [sp, #24]
 800cbe2:	f000 fc3d 	bl	800d460 <__i2b>
 800cbe6:	4607      	mov	r7, r0
 800cbe8:	b165      	cbz	r5, 800cc04 <_dtoa_r+0x774>
 800cbea:	9b06      	ldr	r3, [sp, #24]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	dd09      	ble.n	800cc04 <_dtoa_r+0x774>
 800cbf0:	42ab      	cmp	r3, r5
 800cbf2:	9a05      	ldr	r2, [sp, #20]
 800cbf4:	bfa8      	it	ge
 800cbf6:	462b      	movge	r3, r5
 800cbf8:	1ad2      	subs	r2, r2, r3
 800cbfa:	9205      	str	r2, [sp, #20]
 800cbfc:	9a06      	ldr	r2, [sp, #24]
 800cbfe:	1aed      	subs	r5, r5, r3
 800cc00:	1ad3      	subs	r3, r2, r3
 800cc02:	9306      	str	r3, [sp, #24]
 800cc04:	9b08      	ldr	r3, [sp, #32]
 800cc06:	b1f3      	cbz	r3, 800cc46 <_dtoa_r+0x7b6>
 800cc08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	f000 80a3 	beq.w	800cd56 <_dtoa_r+0x8c6>
 800cc10:	2e00      	cmp	r6, #0
 800cc12:	dd10      	ble.n	800cc36 <_dtoa_r+0x7a6>
 800cc14:	4639      	mov	r1, r7
 800cc16:	4632      	mov	r2, r6
 800cc18:	4620      	mov	r0, r4
 800cc1a:	f000 fce1 	bl	800d5e0 <__pow5mult>
 800cc1e:	4652      	mov	r2, sl
 800cc20:	4601      	mov	r1, r0
 800cc22:	4607      	mov	r7, r0
 800cc24:	4620      	mov	r0, r4
 800cc26:	f000 fc31 	bl	800d48c <__multiply>
 800cc2a:	4651      	mov	r1, sl
 800cc2c:	4680      	mov	r8, r0
 800cc2e:	4620      	mov	r0, r4
 800cc30:	f000 fb60 	bl	800d2f4 <_Bfree>
 800cc34:	46c2      	mov	sl, r8
 800cc36:	9b08      	ldr	r3, [sp, #32]
 800cc38:	1b9a      	subs	r2, r3, r6
 800cc3a:	d004      	beq.n	800cc46 <_dtoa_r+0x7b6>
 800cc3c:	4651      	mov	r1, sl
 800cc3e:	4620      	mov	r0, r4
 800cc40:	f000 fcce 	bl	800d5e0 <__pow5mult>
 800cc44:	4682      	mov	sl, r0
 800cc46:	2101      	movs	r1, #1
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f000 fc09 	bl	800d460 <__i2b>
 800cc4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	4606      	mov	r6, r0
 800cc54:	f340 8081 	ble.w	800cd5a <_dtoa_r+0x8ca>
 800cc58:	461a      	mov	r2, r3
 800cc5a:	4601      	mov	r1, r0
 800cc5c:	4620      	mov	r0, r4
 800cc5e:	f000 fcbf 	bl	800d5e0 <__pow5mult>
 800cc62:	9b07      	ldr	r3, [sp, #28]
 800cc64:	2b01      	cmp	r3, #1
 800cc66:	4606      	mov	r6, r0
 800cc68:	dd7a      	ble.n	800cd60 <_dtoa_r+0x8d0>
 800cc6a:	f04f 0800 	mov.w	r8, #0
 800cc6e:	6933      	ldr	r3, [r6, #16]
 800cc70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cc74:	6918      	ldr	r0, [r3, #16]
 800cc76:	f000 fba5 	bl	800d3c4 <__hi0bits>
 800cc7a:	f1c0 0020 	rsb	r0, r0, #32
 800cc7e:	9b06      	ldr	r3, [sp, #24]
 800cc80:	4418      	add	r0, r3
 800cc82:	f010 001f 	ands.w	r0, r0, #31
 800cc86:	f000 8094 	beq.w	800cdb2 <_dtoa_r+0x922>
 800cc8a:	f1c0 0320 	rsb	r3, r0, #32
 800cc8e:	2b04      	cmp	r3, #4
 800cc90:	f340 8085 	ble.w	800cd9e <_dtoa_r+0x90e>
 800cc94:	9b05      	ldr	r3, [sp, #20]
 800cc96:	f1c0 001c 	rsb	r0, r0, #28
 800cc9a:	4403      	add	r3, r0
 800cc9c:	9305      	str	r3, [sp, #20]
 800cc9e:	9b06      	ldr	r3, [sp, #24]
 800cca0:	4403      	add	r3, r0
 800cca2:	4405      	add	r5, r0
 800cca4:	9306      	str	r3, [sp, #24]
 800cca6:	9b05      	ldr	r3, [sp, #20]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	dd05      	ble.n	800ccb8 <_dtoa_r+0x828>
 800ccac:	4651      	mov	r1, sl
 800ccae:	461a      	mov	r2, r3
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f000 fcef 	bl	800d694 <__lshift>
 800ccb6:	4682      	mov	sl, r0
 800ccb8:	9b06      	ldr	r3, [sp, #24]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	dd05      	ble.n	800ccca <_dtoa_r+0x83a>
 800ccbe:	4631      	mov	r1, r6
 800ccc0:	461a      	mov	r2, r3
 800ccc2:	4620      	mov	r0, r4
 800ccc4:	f000 fce6 	bl	800d694 <__lshift>
 800ccc8:	4606      	mov	r6, r0
 800ccca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d072      	beq.n	800cdb6 <_dtoa_r+0x926>
 800ccd0:	4631      	mov	r1, r6
 800ccd2:	4650      	mov	r0, sl
 800ccd4:	f000 fd4a 	bl	800d76c <__mcmp>
 800ccd8:	2800      	cmp	r0, #0
 800ccda:	da6c      	bge.n	800cdb6 <_dtoa_r+0x926>
 800ccdc:	2300      	movs	r3, #0
 800ccde:	4651      	mov	r1, sl
 800cce0:	220a      	movs	r2, #10
 800cce2:	4620      	mov	r0, r4
 800cce4:	f000 fb28 	bl	800d338 <__multadd>
 800cce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ccee:	4682      	mov	sl, r0
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f000 81b0 	beq.w	800d056 <_dtoa_r+0xbc6>
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	4639      	mov	r1, r7
 800ccfa:	220a      	movs	r2, #10
 800ccfc:	4620      	mov	r0, r4
 800ccfe:	f000 fb1b 	bl	800d338 <__multadd>
 800cd02:	9b01      	ldr	r3, [sp, #4]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	4607      	mov	r7, r0
 800cd08:	f300 8096 	bgt.w	800ce38 <_dtoa_r+0x9a8>
 800cd0c:	9b07      	ldr	r3, [sp, #28]
 800cd0e:	2b02      	cmp	r3, #2
 800cd10:	dc59      	bgt.n	800cdc6 <_dtoa_r+0x936>
 800cd12:	e091      	b.n	800ce38 <_dtoa_r+0x9a8>
 800cd14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cd16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cd1a:	e758      	b.n	800cbce <_dtoa_r+0x73e>
 800cd1c:	9b04      	ldr	r3, [sp, #16]
 800cd1e:	1e5e      	subs	r6, r3, #1
 800cd20:	9b08      	ldr	r3, [sp, #32]
 800cd22:	42b3      	cmp	r3, r6
 800cd24:	bfbf      	itttt	lt
 800cd26:	9b08      	ldrlt	r3, [sp, #32]
 800cd28:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800cd2a:	9608      	strlt	r6, [sp, #32]
 800cd2c:	1af3      	sublt	r3, r6, r3
 800cd2e:	bfb4      	ite	lt
 800cd30:	18d2      	addlt	r2, r2, r3
 800cd32:	1b9e      	subge	r6, r3, r6
 800cd34:	9b04      	ldr	r3, [sp, #16]
 800cd36:	bfbc      	itt	lt
 800cd38:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800cd3a:	2600      	movlt	r6, #0
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	bfb7      	itett	lt
 800cd40:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800cd44:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800cd48:	1a9d      	sublt	r5, r3, r2
 800cd4a:	2300      	movlt	r3, #0
 800cd4c:	e741      	b.n	800cbd2 <_dtoa_r+0x742>
 800cd4e:	9e08      	ldr	r6, [sp, #32]
 800cd50:	9d05      	ldr	r5, [sp, #20]
 800cd52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cd54:	e748      	b.n	800cbe8 <_dtoa_r+0x758>
 800cd56:	9a08      	ldr	r2, [sp, #32]
 800cd58:	e770      	b.n	800cc3c <_dtoa_r+0x7ac>
 800cd5a:	9b07      	ldr	r3, [sp, #28]
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	dc19      	bgt.n	800cd94 <_dtoa_r+0x904>
 800cd60:	9b02      	ldr	r3, [sp, #8]
 800cd62:	b9bb      	cbnz	r3, 800cd94 <_dtoa_r+0x904>
 800cd64:	9b03      	ldr	r3, [sp, #12]
 800cd66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd6a:	b99b      	cbnz	r3, 800cd94 <_dtoa_r+0x904>
 800cd6c:	9b03      	ldr	r3, [sp, #12]
 800cd6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd72:	0d1b      	lsrs	r3, r3, #20
 800cd74:	051b      	lsls	r3, r3, #20
 800cd76:	b183      	cbz	r3, 800cd9a <_dtoa_r+0x90a>
 800cd78:	9b05      	ldr	r3, [sp, #20]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	9305      	str	r3, [sp, #20]
 800cd7e:	9b06      	ldr	r3, [sp, #24]
 800cd80:	3301      	adds	r3, #1
 800cd82:	9306      	str	r3, [sp, #24]
 800cd84:	f04f 0801 	mov.w	r8, #1
 800cd88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	f47f af6f 	bne.w	800cc6e <_dtoa_r+0x7de>
 800cd90:	2001      	movs	r0, #1
 800cd92:	e774      	b.n	800cc7e <_dtoa_r+0x7ee>
 800cd94:	f04f 0800 	mov.w	r8, #0
 800cd98:	e7f6      	b.n	800cd88 <_dtoa_r+0x8f8>
 800cd9a:	4698      	mov	r8, r3
 800cd9c:	e7f4      	b.n	800cd88 <_dtoa_r+0x8f8>
 800cd9e:	d082      	beq.n	800cca6 <_dtoa_r+0x816>
 800cda0:	9a05      	ldr	r2, [sp, #20]
 800cda2:	331c      	adds	r3, #28
 800cda4:	441a      	add	r2, r3
 800cda6:	9205      	str	r2, [sp, #20]
 800cda8:	9a06      	ldr	r2, [sp, #24]
 800cdaa:	441a      	add	r2, r3
 800cdac:	441d      	add	r5, r3
 800cdae:	9206      	str	r2, [sp, #24]
 800cdb0:	e779      	b.n	800cca6 <_dtoa_r+0x816>
 800cdb2:	4603      	mov	r3, r0
 800cdb4:	e7f4      	b.n	800cda0 <_dtoa_r+0x910>
 800cdb6:	9b04      	ldr	r3, [sp, #16]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	dc37      	bgt.n	800ce2c <_dtoa_r+0x99c>
 800cdbc:	9b07      	ldr	r3, [sp, #28]
 800cdbe:	2b02      	cmp	r3, #2
 800cdc0:	dd34      	ble.n	800ce2c <_dtoa_r+0x99c>
 800cdc2:	9b04      	ldr	r3, [sp, #16]
 800cdc4:	9301      	str	r3, [sp, #4]
 800cdc6:	9b01      	ldr	r3, [sp, #4]
 800cdc8:	b963      	cbnz	r3, 800cde4 <_dtoa_r+0x954>
 800cdca:	4631      	mov	r1, r6
 800cdcc:	2205      	movs	r2, #5
 800cdce:	4620      	mov	r0, r4
 800cdd0:	f000 fab2 	bl	800d338 <__multadd>
 800cdd4:	4601      	mov	r1, r0
 800cdd6:	4606      	mov	r6, r0
 800cdd8:	4650      	mov	r0, sl
 800cdda:	f000 fcc7 	bl	800d76c <__mcmp>
 800cdde:	2800      	cmp	r0, #0
 800cde0:	f73f adbb 	bgt.w	800c95a <_dtoa_r+0x4ca>
 800cde4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cde6:	9d00      	ldr	r5, [sp, #0]
 800cde8:	ea6f 0b03 	mvn.w	fp, r3
 800cdec:	f04f 0800 	mov.w	r8, #0
 800cdf0:	4631      	mov	r1, r6
 800cdf2:	4620      	mov	r0, r4
 800cdf4:	f000 fa7e 	bl	800d2f4 <_Bfree>
 800cdf8:	2f00      	cmp	r7, #0
 800cdfa:	f43f aeab 	beq.w	800cb54 <_dtoa_r+0x6c4>
 800cdfe:	f1b8 0f00 	cmp.w	r8, #0
 800ce02:	d005      	beq.n	800ce10 <_dtoa_r+0x980>
 800ce04:	45b8      	cmp	r8, r7
 800ce06:	d003      	beq.n	800ce10 <_dtoa_r+0x980>
 800ce08:	4641      	mov	r1, r8
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	f000 fa72 	bl	800d2f4 <_Bfree>
 800ce10:	4639      	mov	r1, r7
 800ce12:	4620      	mov	r0, r4
 800ce14:	f000 fa6e 	bl	800d2f4 <_Bfree>
 800ce18:	e69c      	b.n	800cb54 <_dtoa_r+0x6c4>
 800ce1a:	2600      	movs	r6, #0
 800ce1c:	4637      	mov	r7, r6
 800ce1e:	e7e1      	b.n	800cde4 <_dtoa_r+0x954>
 800ce20:	46bb      	mov	fp, r7
 800ce22:	4637      	mov	r7, r6
 800ce24:	e599      	b.n	800c95a <_dtoa_r+0x4ca>
 800ce26:	bf00      	nop
 800ce28:	40240000 	.word	0x40240000
 800ce2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	f000 80c8 	beq.w	800cfc4 <_dtoa_r+0xb34>
 800ce34:	9b04      	ldr	r3, [sp, #16]
 800ce36:	9301      	str	r3, [sp, #4]
 800ce38:	2d00      	cmp	r5, #0
 800ce3a:	dd05      	ble.n	800ce48 <_dtoa_r+0x9b8>
 800ce3c:	4639      	mov	r1, r7
 800ce3e:	462a      	mov	r2, r5
 800ce40:	4620      	mov	r0, r4
 800ce42:	f000 fc27 	bl	800d694 <__lshift>
 800ce46:	4607      	mov	r7, r0
 800ce48:	f1b8 0f00 	cmp.w	r8, #0
 800ce4c:	d05b      	beq.n	800cf06 <_dtoa_r+0xa76>
 800ce4e:	6879      	ldr	r1, [r7, #4]
 800ce50:	4620      	mov	r0, r4
 800ce52:	f000 fa0f 	bl	800d274 <_Balloc>
 800ce56:	4605      	mov	r5, r0
 800ce58:	b928      	cbnz	r0, 800ce66 <_dtoa_r+0x9d6>
 800ce5a:	4b83      	ldr	r3, [pc, #524]	; (800d068 <_dtoa_r+0xbd8>)
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ce62:	f7ff bb2e 	b.w	800c4c2 <_dtoa_r+0x32>
 800ce66:	693a      	ldr	r2, [r7, #16]
 800ce68:	3202      	adds	r2, #2
 800ce6a:	0092      	lsls	r2, r2, #2
 800ce6c:	f107 010c 	add.w	r1, r7, #12
 800ce70:	300c      	adds	r0, #12
 800ce72:	f7ff fa76 	bl	800c362 <memcpy>
 800ce76:	2201      	movs	r2, #1
 800ce78:	4629      	mov	r1, r5
 800ce7a:	4620      	mov	r0, r4
 800ce7c:	f000 fc0a 	bl	800d694 <__lshift>
 800ce80:	9b00      	ldr	r3, [sp, #0]
 800ce82:	3301      	adds	r3, #1
 800ce84:	9304      	str	r3, [sp, #16]
 800ce86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	9308      	str	r3, [sp, #32]
 800ce8e:	9b02      	ldr	r3, [sp, #8]
 800ce90:	f003 0301 	and.w	r3, r3, #1
 800ce94:	46b8      	mov	r8, r7
 800ce96:	9306      	str	r3, [sp, #24]
 800ce98:	4607      	mov	r7, r0
 800ce9a:	9b04      	ldr	r3, [sp, #16]
 800ce9c:	4631      	mov	r1, r6
 800ce9e:	3b01      	subs	r3, #1
 800cea0:	4650      	mov	r0, sl
 800cea2:	9301      	str	r3, [sp, #4]
 800cea4:	f7ff fa6b 	bl	800c37e <quorem>
 800cea8:	4641      	mov	r1, r8
 800ceaa:	9002      	str	r0, [sp, #8]
 800ceac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ceb0:	4650      	mov	r0, sl
 800ceb2:	f000 fc5b 	bl	800d76c <__mcmp>
 800ceb6:	463a      	mov	r2, r7
 800ceb8:	9005      	str	r0, [sp, #20]
 800ceba:	4631      	mov	r1, r6
 800cebc:	4620      	mov	r0, r4
 800cebe:	f000 fc71 	bl	800d7a4 <__mdiff>
 800cec2:	68c2      	ldr	r2, [r0, #12]
 800cec4:	4605      	mov	r5, r0
 800cec6:	bb02      	cbnz	r2, 800cf0a <_dtoa_r+0xa7a>
 800cec8:	4601      	mov	r1, r0
 800ceca:	4650      	mov	r0, sl
 800cecc:	f000 fc4e 	bl	800d76c <__mcmp>
 800ced0:	4602      	mov	r2, r0
 800ced2:	4629      	mov	r1, r5
 800ced4:	4620      	mov	r0, r4
 800ced6:	9209      	str	r2, [sp, #36]	; 0x24
 800ced8:	f000 fa0c 	bl	800d2f4 <_Bfree>
 800cedc:	9b07      	ldr	r3, [sp, #28]
 800cede:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cee0:	9d04      	ldr	r5, [sp, #16]
 800cee2:	ea43 0102 	orr.w	r1, r3, r2
 800cee6:	9b06      	ldr	r3, [sp, #24]
 800cee8:	4319      	orrs	r1, r3
 800ceea:	d110      	bne.n	800cf0e <_dtoa_r+0xa7e>
 800ceec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cef0:	d029      	beq.n	800cf46 <_dtoa_r+0xab6>
 800cef2:	9b05      	ldr	r3, [sp, #20]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	dd02      	ble.n	800cefe <_dtoa_r+0xa6e>
 800cef8:	9b02      	ldr	r3, [sp, #8]
 800cefa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cefe:	9b01      	ldr	r3, [sp, #4]
 800cf00:	f883 9000 	strb.w	r9, [r3]
 800cf04:	e774      	b.n	800cdf0 <_dtoa_r+0x960>
 800cf06:	4638      	mov	r0, r7
 800cf08:	e7ba      	b.n	800ce80 <_dtoa_r+0x9f0>
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	e7e1      	b.n	800ced2 <_dtoa_r+0xa42>
 800cf0e:	9b05      	ldr	r3, [sp, #20]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	db04      	blt.n	800cf1e <_dtoa_r+0xa8e>
 800cf14:	9907      	ldr	r1, [sp, #28]
 800cf16:	430b      	orrs	r3, r1
 800cf18:	9906      	ldr	r1, [sp, #24]
 800cf1a:	430b      	orrs	r3, r1
 800cf1c:	d120      	bne.n	800cf60 <_dtoa_r+0xad0>
 800cf1e:	2a00      	cmp	r2, #0
 800cf20:	dded      	ble.n	800cefe <_dtoa_r+0xa6e>
 800cf22:	4651      	mov	r1, sl
 800cf24:	2201      	movs	r2, #1
 800cf26:	4620      	mov	r0, r4
 800cf28:	f000 fbb4 	bl	800d694 <__lshift>
 800cf2c:	4631      	mov	r1, r6
 800cf2e:	4682      	mov	sl, r0
 800cf30:	f000 fc1c 	bl	800d76c <__mcmp>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	dc03      	bgt.n	800cf40 <_dtoa_r+0xab0>
 800cf38:	d1e1      	bne.n	800cefe <_dtoa_r+0xa6e>
 800cf3a:	f019 0f01 	tst.w	r9, #1
 800cf3e:	d0de      	beq.n	800cefe <_dtoa_r+0xa6e>
 800cf40:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cf44:	d1d8      	bne.n	800cef8 <_dtoa_r+0xa68>
 800cf46:	9a01      	ldr	r2, [sp, #4]
 800cf48:	2339      	movs	r3, #57	; 0x39
 800cf4a:	7013      	strb	r3, [r2, #0]
 800cf4c:	462b      	mov	r3, r5
 800cf4e:	461d      	mov	r5, r3
 800cf50:	3b01      	subs	r3, #1
 800cf52:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cf56:	2a39      	cmp	r2, #57	; 0x39
 800cf58:	d06c      	beq.n	800d034 <_dtoa_r+0xba4>
 800cf5a:	3201      	adds	r2, #1
 800cf5c:	701a      	strb	r2, [r3, #0]
 800cf5e:	e747      	b.n	800cdf0 <_dtoa_r+0x960>
 800cf60:	2a00      	cmp	r2, #0
 800cf62:	dd07      	ble.n	800cf74 <_dtoa_r+0xae4>
 800cf64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cf68:	d0ed      	beq.n	800cf46 <_dtoa_r+0xab6>
 800cf6a:	9a01      	ldr	r2, [sp, #4]
 800cf6c:	f109 0301 	add.w	r3, r9, #1
 800cf70:	7013      	strb	r3, [r2, #0]
 800cf72:	e73d      	b.n	800cdf0 <_dtoa_r+0x960>
 800cf74:	9b04      	ldr	r3, [sp, #16]
 800cf76:	9a08      	ldr	r2, [sp, #32]
 800cf78:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d043      	beq.n	800d008 <_dtoa_r+0xb78>
 800cf80:	4651      	mov	r1, sl
 800cf82:	2300      	movs	r3, #0
 800cf84:	220a      	movs	r2, #10
 800cf86:	4620      	mov	r0, r4
 800cf88:	f000 f9d6 	bl	800d338 <__multadd>
 800cf8c:	45b8      	cmp	r8, r7
 800cf8e:	4682      	mov	sl, r0
 800cf90:	f04f 0300 	mov.w	r3, #0
 800cf94:	f04f 020a 	mov.w	r2, #10
 800cf98:	4641      	mov	r1, r8
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	d107      	bne.n	800cfae <_dtoa_r+0xb1e>
 800cf9e:	f000 f9cb 	bl	800d338 <__multadd>
 800cfa2:	4680      	mov	r8, r0
 800cfa4:	4607      	mov	r7, r0
 800cfa6:	9b04      	ldr	r3, [sp, #16]
 800cfa8:	3301      	adds	r3, #1
 800cfaa:	9304      	str	r3, [sp, #16]
 800cfac:	e775      	b.n	800ce9a <_dtoa_r+0xa0a>
 800cfae:	f000 f9c3 	bl	800d338 <__multadd>
 800cfb2:	4639      	mov	r1, r7
 800cfb4:	4680      	mov	r8, r0
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	220a      	movs	r2, #10
 800cfba:	4620      	mov	r0, r4
 800cfbc:	f000 f9bc 	bl	800d338 <__multadd>
 800cfc0:	4607      	mov	r7, r0
 800cfc2:	e7f0      	b.n	800cfa6 <_dtoa_r+0xb16>
 800cfc4:	9b04      	ldr	r3, [sp, #16]
 800cfc6:	9301      	str	r3, [sp, #4]
 800cfc8:	9d00      	ldr	r5, [sp, #0]
 800cfca:	4631      	mov	r1, r6
 800cfcc:	4650      	mov	r0, sl
 800cfce:	f7ff f9d6 	bl	800c37e <quorem>
 800cfd2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cfd6:	9b00      	ldr	r3, [sp, #0]
 800cfd8:	f805 9b01 	strb.w	r9, [r5], #1
 800cfdc:	1aea      	subs	r2, r5, r3
 800cfde:	9b01      	ldr	r3, [sp, #4]
 800cfe0:	4293      	cmp	r3, r2
 800cfe2:	dd07      	ble.n	800cff4 <_dtoa_r+0xb64>
 800cfe4:	4651      	mov	r1, sl
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	220a      	movs	r2, #10
 800cfea:	4620      	mov	r0, r4
 800cfec:	f000 f9a4 	bl	800d338 <__multadd>
 800cff0:	4682      	mov	sl, r0
 800cff2:	e7ea      	b.n	800cfca <_dtoa_r+0xb3a>
 800cff4:	9b01      	ldr	r3, [sp, #4]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	bfc8      	it	gt
 800cffa:	461d      	movgt	r5, r3
 800cffc:	9b00      	ldr	r3, [sp, #0]
 800cffe:	bfd8      	it	le
 800d000:	2501      	movle	r5, #1
 800d002:	441d      	add	r5, r3
 800d004:	f04f 0800 	mov.w	r8, #0
 800d008:	4651      	mov	r1, sl
 800d00a:	2201      	movs	r2, #1
 800d00c:	4620      	mov	r0, r4
 800d00e:	f000 fb41 	bl	800d694 <__lshift>
 800d012:	4631      	mov	r1, r6
 800d014:	4682      	mov	sl, r0
 800d016:	f000 fba9 	bl	800d76c <__mcmp>
 800d01a:	2800      	cmp	r0, #0
 800d01c:	dc96      	bgt.n	800cf4c <_dtoa_r+0xabc>
 800d01e:	d102      	bne.n	800d026 <_dtoa_r+0xb96>
 800d020:	f019 0f01 	tst.w	r9, #1
 800d024:	d192      	bne.n	800cf4c <_dtoa_r+0xabc>
 800d026:	462b      	mov	r3, r5
 800d028:	461d      	mov	r5, r3
 800d02a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d02e:	2a30      	cmp	r2, #48	; 0x30
 800d030:	d0fa      	beq.n	800d028 <_dtoa_r+0xb98>
 800d032:	e6dd      	b.n	800cdf0 <_dtoa_r+0x960>
 800d034:	9a00      	ldr	r2, [sp, #0]
 800d036:	429a      	cmp	r2, r3
 800d038:	d189      	bne.n	800cf4e <_dtoa_r+0xabe>
 800d03a:	f10b 0b01 	add.w	fp, fp, #1
 800d03e:	2331      	movs	r3, #49	; 0x31
 800d040:	e796      	b.n	800cf70 <_dtoa_r+0xae0>
 800d042:	4b0a      	ldr	r3, [pc, #40]	; (800d06c <_dtoa_r+0xbdc>)
 800d044:	f7ff ba99 	b.w	800c57a <_dtoa_r+0xea>
 800d048:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	f47f aa6d 	bne.w	800c52a <_dtoa_r+0x9a>
 800d050:	4b07      	ldr	r3, [pc, #28]	; (800d070 <_dtoa_r+0xbe0>)
 800d052:	f7ff ba92 	b.w	800c57a <_dtoa_r+0xea>
 800d056:	9b01      	ldr	r3, [sp, #4]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	dcb5      	bgt.n	800cfc8 <_dtoa_r+0xb38>
 800d05c:	9b07      	ldr	r3, [sp, #28]
 800d05e:	2b02      	cmp	r3, #2
 800d060:	f73f aeb1 	bgt.w	800cdc6 <_dtoa_r+0x936>
 800d064:	e7b0      	b.n	800cfc8 <_dtoa_r+0xb38>
 800d066:	bf00      	nop
 800d068:	0800f69c 	.word	0x0800f69c
 800d06c:	0800f5fc 	.word	0x0800f5fc
 800d070:	0800f620 	.word	0x0800f620

0800d074 <_free_r>:
 800d074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d076:	2900      	cmp	r1, #0
 800d078:	d044      	beq.n	800d104 <_free_r+0x90>
 800d07a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d07e:	9001      	str	r0, [sp, #4]
 800d080:	2b00      	cmp	r3, #0
 800d082:	f1a1 0404 	sub.w	r4, r1, #4
 800d086:	bfb8      	it	lt
 800d088:	18e4      	addlt	r4, r4, r3
 800d08a:	f000 f8e7 	bl	800d25c <__malloc_lock>
 800d08e:	4a1e      	ldr	r2, [pc, #120]	; (800d108 <_free_r+0x94>)
 800d090:	9801      	ldr	r0, [sp, #4]
 800d092:	6813      	ldr	r3, [r2, #0]
 800d094:	b933      	cbnz	r3, 800d0a4 <_free_r+0x30>
 800d096:	6063      	str	r3, [r4, #4]
 800d098:	6014      	str	r4, [r2, #0]
 800d09a:	b003      	add	sp, #12
 800d09c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d0a0:	f000 b8e2 	b.w	800d268 <__malloc_unlock>
 800d0a4:	42a3      	cmp	r3, r4
 800d0a6:	d908      	bls.n	800d0ba <_free_r+0x46>
 800d0a8:	6825      	ldr	r5, [r4, #0]
 800d0aa:	1961      	adds	r1, r4, r5
 800d0ac:	428b      	cmp	r3, r1
 800d0ae:	bf01      	itttt	eq
 800d0b0:	6819      	ldreq	r1, [r3, #0]
 800d0b2:	685b      	ldreq	r3, [r3, #4]
 800d0b4:	1949      	addeq	r1, r1, r5
 800d0b6:	6021      	streq	r1, [r4, #0]
 800d0b8:	e7ed      	b.n	800d096 <_free_r+0x22>
 800d0ba:	461a      	mov	r2, r3
 800d0bc:	685b      	ldr	r3, [r3, #4]
 800d0be:	b10b      	cbz	r3, 800d0c4 <_free_r+0x50>
 800d0c0:	42a3      	cmp	r3, r4
 800d0c2:	d9fa      	bls.n	800d0ba <_free_r+0x46>
 800d0c4:	6811      	ldr	r1, [r2, #0]
 800d0c6:	1855      	adds	r5, r2, r1
 800d0c8:	42a5      	cmp	r5, r4
 800d0ca:	d10b      	bne.n	800d0e4 <_free_r+0x70>
 800d0cc:	6824      	ldr	r4, [r4, #0]
 800d0ce:	4421      	add	r1, r4
 800d0d0:	1854      	adds	r4, r2, r1
 800d0d2:	42a3      	cmp	r3, r4
 800d0d4:	6011      	str	r1, [r2, #0]
 800d0d6:	d1e0      	bne.n	800d09a <_free_r+0x26>
 800d0d8:	681c      	ldr	r4, [r3, #0]
 800d0da:	685b      	ldr	r3, [r3, #4]
 800d0dc:	6053      	str	r3, [r2, #4]
 800d0de:	440c      	add	r4, r1
 800d0e0:	6014      	str	r4, [r2, #0]
 800d0e2:	e7da      	b.n	800d09a <_free_r+0x26>
 800d0e4:	d902      	bls.n	800d0ec <_free_r+0x78>
 800d0e6:	230c      	movs	r3, #12
 800d0e8:	6003      	str	r3, [r0, #0]
 800d0ea:	e7d6      	b.n	800d09a <_free_r+0x26>
 800d0ec:	6825      	ldr	r5, [r4, #0]
 800d0ee:	1961      	adds	r1, r4, r5
 800d0f0:	428b      	cmp	r3, r1
 800d0f2:	bf04      	itt	eq
 800d0f4:	6819      	ldreq	r1, [r3, #0]
 800d0f6:	685b      	ldreq	r3, [r3, #4]
 800d0f8:	6063      	str	r3, [r4, #4]
 800d0fa:	bf04      	itt	eq
 800d0fc:	1949      	addeq	r1, r1, r5
 800d0fe:	6021      	streq	r1, [r4, #0]
 800d100:	6054      	str	r4, [r2, #4]
 800d102:	e7ca      	b.n	800d09a <_free_r+0x26>
 800d104:	b003      	add	sp, #12
 800d106:	bd30      	pop	{r4, r5, pc}
 800d108:	20001dd0 	.word	0x20001dd0

0800d10c <malloc>:
 800d10c:	4b02      	ldr	r3, [pc, #8]	; (800d118 <malloc+0xc>)
 800d10e:	4601      	mov	r1, r0
 800d110:	6818      	ldr	r0, [r3, #0]
 800d112:	f000 b823 	b.w	800d15c <_malloc_r>
 800d116:	bf00      	nop
 800d118:	200005fc 	.word	0x200005fc

0800d11c <sbrk_aligned>:
 800d11c:	b570      	push	{r4, r5, r6, lr}
 800d11e:	4e0e      	ldr	r6, [pc, #56]	; (800d158 <sbrk_aligned+0x3c>)
 800d120:	460c      	mov	r4, r1
 800d122:	6831      	ldr	r1, [r6, #0]
 800d124:	4605      	mov	r5, r0
 800d126:	b911      	cbnz	r1, 800d12e <sbrk_aligned+0x12>
 800d128:	f000 fe40 	bl	800ddac <_sbrk_r>
 800d12c:	6030      	str	r0, [r6, #0]
 800d12e:	4621      	mov	r1, r4
 800d130:	4628      	mov	r0, r5
 800d132:	f000 fe3b 	bl	800ddac <_sbrk_r>
 800d136:	1c43      	adds	r3, r0, #1
 800d138:	d00a      	beq.n	800d150 <sbrk_aligned+0x34>
 800d13a:	1cc4      	adds	r4, r0, #3
 800d13c:	f024 0403 	bic.w	r4, r4, #3
 800d140:	42a0      	cmp	r0, r4
 800d142:	d007      	beq.n	800d154 <sbrk_aligned+0x38>
 800d144:	1a21      	subs	r1, r4, r0
 800d146:	4628      	mov	r0, r5
 800d148:	f000 fe30 	bl	800ddac <_sbrk_r>
 800d14c:	3001      	adds	r0, #1
 800d14e:	d101      	bne.n	800d154 <sbrk_aligned+0x38>
 800d150:	f04f 34ff 	mov.w	r4, #4294967295
 800d154:	4620      	mov	r0, r4
 800d156:	bd70      	pop	{r4, r5, r6, pc}
 800d158:	20001dd4 	.word	0x20001dd4

0800d15c <_malloc_r>:
 800d15c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d160:	1ccd      	adds	r5, r1, #3
 800d162:	f025 0503 	bic.w	r5, r5, #3
 800d166:	3508      	adds	r5, #8
 800d168:	2d0c      	cmp	r5, #12
 800d16a:	bf38      	it	cc
 800d16c:	250c      	movcc	r5, #12
 800d16e:	2d00      	cmp	r5, #0
 800d170:	4607      	mov	r7, r0
 800d172:	db01      	blt.n	800d178 <_malloc_r+0x1c>
 800d174:	42a9      	cmp	r1, r5
 800d176:	d905      	bls.n	800d184 <_malloc_r+0x28>
 800d178:	230c      	movs	r3, #12
 800d17a:	603b      	str	r3, [r7, #0]
 800d17c:	2600      	movs	r6, #0
 800d17e:	4630      	mov	r0, r6
 800d180:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d184:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d258 <_malloc_r+0xfc>
 800d188:	f000 f868 	bl	800d25c <__malloc_lock>
 800d18c:	f8d8 3000 	ldr.w	r3, [r8]
 800d190:	461c      	mov	r4, r3
 800d192:	bb5c      	cbnz	r4, 800d1ec <_malloc_r+0x90>
 800d194:	4629      	mov	r1, r5
 800d196:	4638      	mov	r0, r7
 800d198:	f7ff ffc0 	bl	800d11c <sbrk_aligned>
 800d19c:	1c43      	adds	r3, r0, #1
 800d19e:	4604      	mov	r4, r0
 800d1a0:	d155      	bne.n	800d24e <_malloc_r+0xf2>
 800d1a2:	f8d8 4000 	ldr.w	r4, [r8]
 800d1a6:	4626      	mov	r6, r4
 800d1a8:	2e00      	cmp	r6, #0
 800d1aa:	d145      	bne.n	800d238 <_malloc_r+0xdc>
 800d1ac:	2c00      	cmp	r4, #0
 800d1ae:	d048      	beq.n	800d242 <_malloc_r+0xe6>
 800d1b0:	6823      	ldr	r3, [r4, #0]
 800d1b2:	4631      	mov	r1, r6
 800d1b4:	4638      	mov	r0, r7
 800d1b6:	eb04 0903 	add.w	r9, r4, r3
 800d1ba:	f000 fdf7 	bl	800ddac <_sbrk_r>
 800d1be:	4581      	cmp	r9, r0
 800d1c0:	d13f      	bne.n	800d242 <_malloc_r+0xe6>
 800d1c2:	6821      	ldr	r1, [r4, #0]
 800d1c4:	1a6d      	subs	r5, r5, r1
 800d1c6:	4629      	mov	r1, r5
 800d1c8:	4638      	mov	r0, r7
 800d1ca:	f7ff ffa7 	bl	800d11c <sbrk_aligned>
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	d037      	beq.n	800d242 <_malloc_r+0xe6>
 800d1d2:	6823      	ldr	r3, [r4, #0]
 800d1d4:	442b      	add	r3, r5
 800d1d6:	6023      	str	r3, [r4, #0]
 800d1d8:	f8d8 3000 	ldr.w	r3, [r8]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d038      	beq.n	800d252 <_malloc_r+0xf6>
 800d1e0:	685a      	ldr	r2, [r3, #4]
 800d1e2:	42a2      	cmp	r2, r4
 800d1e4:	d12b      	bne.n	800d23e <_malloc_r+0xe2>
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	605a      	str	r2, [r3, #4]
 800d1ea:	e00f      	b.n	800d20c <_malloc_r+0xb0>
 800d1ec:	6822      	ldr	r2, [r4, #0]
 800d1ee:	1b52      	subs	r2, r2, r5
 800d1f0:	d41f      	bmi.n	800d232 <_malloc_r+0xd6>
 800d1f2:	2a0b      	cmp	r2, #11
 800d1f4:	d917      	bls.n	800d226 <_malloc_r+0xca>
 800d1f6:	1961      	adds	r1, r4, r5
 800d1f8:	42a3      	cmp	r3, r4
 800d1fa:	6025      	str	r5, [r4, #0]
 800d1fc:	bf18      	it	ne
 800d1fe:	6059      	strne	r1, [r3, #4]
 800d200:	6863      	ldr	r3, [r4, #4]
 800d202:	bf08      	it	eq
 800d204:	f8c8 1000 	streq.w	r1, [r8]
 800d208:	5162      	str	r2, [r4, r5]
 800d20a:	604b      	str	r3, [r1, #4]
 800d20c:	4638      	mov	r0, r7
 800d20e:	f104 060b 	add.w	r6, r4, #11
 800d212:	f000 f829 	bl	800d268 <__malloc_unlock>
 800d216:	f026 0607 	bic.w	r6, r6, #7
 800d21a:	1d23      	adds	r3, r4, #4
 800d21c:	1af2      	subs	r2, r6, r3
 800d21e:	d0ae      	beq.n	800d17e <_malloc_r+0x22>
 800d220:	1b9b      	subs	r3, r3, r6
 800d222:	50a3      	str	r3, [r4, r2]
 800d224:	e7ab      	b.n	800d17e <_malloc_r+0x22>
 800d226:	42a3      	cmp	r3, r4
 800d228:	6862      	ldr	r2, [r4, #4]
 800d22a:	d1dd      	bne.n	800d1e8 <_malloc_r+0x8c>
 800d22c:	f8c8 2000 	str.w	r2, [r8]
 800d230:	e7ec      	b.n	800d20c <_malloc_r+0xb0>
 800d232:	4623      	mov	r3, r4
 800d234:	6864      	ldr	r4, [r4, #4]
 800d236:	e7ac      	b.n	800d192 <_malloc_r+0x36>
 800d238:	4634      	mov	r4, r6
 800d23a:	6876      	ldr	r6, [r6, #4]
 800d23c:	e7b4      	b.n	800d1a8 <_malloc_r+0x4c>
 800d23e:	4613      	mov	r3, r2
 800d240:	e7cc      	b.n	800d1dc <_malloc_r+0x80>
 800d242:	230c      	movs	r3, #12
 800d244:	603b      	str	r3, [r7, #0]
 800d246:	4638      	mov	r0, r7
 800d248:	f000 f80e 	bl	800d268 <__malloc_unlock>
 800d24c:	e797      	b.n	800d17e <_malloc_r+0x22>
 800d24e:	6025      	str	r5, [r4, #0]
 800d250:	e7dc      	b.n	800d20c <_malloc_r+0xb0>
 800d252:	605b      	str	r3, [r3, #4]
 800d254:	deff      	udf	#255	; 0xff
 800d256:	bf00      	nop
 800d258:	20001dd0 	.word	0x20001dd0

0800d25c <__malloc_lock>:
 800d25c:	4801      	ldr	r0, [pc, #4]	; (800d264 <__malloc_lock+0x8>)
 800d25e:	f7ff b87e 	b.w	800c35e <__retarget_lock_acquire_recursive>
 800d262:	bf00      	nop
 800d264:	20001dcc 	.word	0x20001dcc

0800d268 <__malloc_unlock>:
 800d268:	4801      	ldr	r0, [pc, #4]	; (800d270 <__malloc_unlock+0x8>)
 800d26a:	f7ff b879 	b.w	800c360 <__retarget_lock_release_recursive>
 800d26e:	bf00      	nop
 800d270:	20001dcc 	.word	0x20001dcc

0800d274 <_Balloc>:
 800d274:	b570      	push	{r4, r5, r6, lr}
 800d276:	69c6      	ldr	r6, [r0, #28]
 800d278:	4604      	mov	r4, r0
 800d27a:	460d      	mov	r5, r1
 800d27c:	b976      	cbnz	r6, 800d29c <_Balloc+0x28>
 800d27e:	2010      	movs	r0, #16
 800d280:	f7ff ff44 	bl	800d10c <malloc>
 800d284:	4602      	mov	r2, r0
 800d286:	61e0      	str	r0, [r4, #28]
 800d288:	b920      	cbnz	r0, 800d294 <_Balloc+0x20>
 800d28a:	4b18      	ldr	r3, [pc, #96]	; (800d2ec <_Balloc+0x78>)
 800d28c:	4818      	ldr	r0, [pc, #96]	; (800d2f0 <_Balloc+0x7c>)
 800d28e:	216b      	movs	r1, #107	; 0x6b
 800d290:	f000 fd9c 	bl	800ddcc <__assert_func>
 800d294:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d298:	6006      	str	r6, [r0, #0]
 800d29a:	60c6      	str	r6, [r0, #12]
 800d29c:	69e6      	ldr	r6, [r4, #28]
 800d29e:	68f3      	ldr	r3, [r6, #12]
 800d2a0:	b183      	cbz	r3, 800d2c4 <_Balloc+0x50>
 800d2a2:	69e3      	ldr	r3, [r4, #28]
 800d2a4:	68db      	ldr	r3, [r3, #12]
 800d2a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d2aa:	b9b8      	cbnz	r0, 800d2dc <_Balloc+0x68>
 800d2ac:	2101      	movs	r1, #1
 800d2ae:	fa01 f605 	lsl.w	r6, r1, r5
 800d2b2:	1d72      	adds	r2, r6, #5
 800d2b4:	0092      	lsls	r2, r2, #2
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	f000 fda6 	bl	800de08 <_calloc_r>
 800d2bc:	b160      	cbz	r0, 800d2d8 <_Balloc+0x64>
 800d2be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d2c2:	e00e      	b.n	800d2e2 <_Balloc+0x6e>
 800d2c4:	2221      	movs	r2, #33	; 0x21
 800d2c6:	2104      	movs	r1, #4
 800d2c8:	4620      	mov	r0, r4
 800d2ca:	f000 fd9d 	bl	800de08 <_calloc_r>
 800d2ce:	69e3      	ldr	r3, [r4, #28]
 800d2d0:	60f0      	str	r0, [r6, #12]
 800d2d2:	68db      	ldr	r3, [r3, #12]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d1e4      	bne.n	800d2a2 <_Balloc+0x2e>
 800d2d8:	2000      	movs	r0, #0
 800d2da:	bd70      	pop	{r4, r5, r6, pc}
 800d2dc:	6802      	ldr	r2, [r0, #0]
 800d2de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d2e8:	e7f7      	b.n	800d2da <_Balloc+0x66>
 800d2ea:	bf00      	nop
 800d2ec:	0800f62d 	.word	0x0800f62d
 800d2f0:	0800f6ad 	.word	0x0800f6ad

0800d2f4 <_Bfree>:
 800d2f4:	b570      	push	{r4, r5, r6, lr}
 800d2f6:	69c6      	ldr	r6, [r0, #28]
 800d2f8:	4605      	mov	r5, r0
 800d2fa:	460c      	mov	r4, r1
 800d2fc:	b976      	cbnz	r6, 800d31c <_Bfree+0x28>
 800d2fe:	2010      	movs	r0, #16
 800d300:	f7ff ff04 	bl	800d10c <malloc>
 800d304:	4602      	mov	r2, r0
 800d306:	61e8      	str	r0, [r5, #28]
 800d308:	b920      	cbnz	r0, 800d314 <_Bfree+0x20>
 800d30a:	4b09      	ldr	r3, [pc, #36]	; (800d330 <_Bfree+0x3c>)
 800d30c:	4809      	ldr	r0, [pc, #36]	; (800d334 <_Bfree+0x40>)
 800d30e:	218f      	movs	r1, #143	; 0x8f
 800d310:	f000 fd5c 	bl	800ddcc <__assert_func>
 800d314:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d318:	6006      	str	r6, [r0, #0]
 800d31a:	60c6      	str	r6, [r0, #12]
 800d31c:	b13c      	cbz	r4, 800d32e <_Bfree+0x3a>
 800d31e:	69eb      	ldr	r3, [r5, #28]
 800d320:	6862      	ldr	r2, [r4, #4]
 800d322:	68db      	ldr	r3, [r3, #12]
 800d324:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d328:	6021      	str	r1, [r4, #0]
 800d32a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d32e:	bd70      	pop	{r4, r5, r6, pc}
 800d330:	0800f62d 	.word	0x0800f62d
 800d334:	0800f6ad 	.word	0x0800f6ad

0800d338 <__multadd>:
 800d338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d33c:	690d      	ldr	r5, [r1, #16]
 800d33e:	4607      	mov	r7, r0
 800d340:	460c      	mov	r4, r1
 800d342:	461e      	mov	r6, r3
 800d344:	f101 0c14 	add.w	ip, r1, #20
 800d348:	2000      	movs	r0, #0
 800d34a:	f8dc 3000 	ldr.w	r3, [ip]
 800d34e:	b299      	uxth	r1, r3
 800d350:	fb02 6101 	mla	r1, r2, r1, r6
 800d354:	0c1e      	lsrs	r6, r3, #16
 800d356:	0c0b      	lsrs	r3, r1, #16
 800d358:	fb02 3306 	mla	r3, r2, r6, r3
 800d35c:	b289      	uxth	r1, r1
 800d35e:	3001      	adds	r0, #1
 800d360:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d364:	4285      	cmp	r5, r0
 800d366:	f84c 1b04 	str.w	r1, [ip], #4
 800d36a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d36e:	dcec      	bgt.n	800d34a <__multadd+0x12>
 800d370:	b30e      	cbz	r6, 800d3b6 <__multadd+0x7e>
 800d372:	68a3      	ldr	r3, [r4, #8]
 800d374:	42ab      	cmp	r3, r5
 800d376:	dc19      	bgt.n	800d3ac <__multadd+0x74>
 800d378:	6861      	ldr	r1, [r4, #4]
 800d37a:	4638      	mov	r0, r7
 800d37c:	3101      	adds	r1, #1
 800d37e:	f7ff ff79 	bl	800d274 <_Balloc>
 800d382:	4680      	mov	r8, r0
 800d384:	b928      	cbnz	r0, 800d392 <__multadd+0x5a>
 800d386:	4602      	mov	r2, r0
 800d388:	4b0c      	ldr	r3, [pc, #48]	; (800d3bc <__multadd+0x84>)
 800d38a:	480d      	ldr	r0, [pc, #52]	; (800d3c0 <__multadd+0x88>)
 800d38c:	21ba      	movs	r1, #186	; 0xba
 800d38e:	f000 fd1d 	bl	800ddcc <__assert_func>
 800d392:	6922      	ldr	r2, [r4, #16]
 800d394:	3202      	adds	r2, #2
 800d396:	f104 010c 	add.w	r1, r4, #12
 800d39a:	0092      	lsls	r2, r2, #2
 800d39c:	300c      	adds	r0, #12
 800d39e:	f7fe ffe0 	bl	800c362 <memcpy>
 800d3a2:	4621      	mov	r1, r4
 800d3a4:	4638      	mov	r0, r7
 800d3a6:	f7ff ffa5 	bl	800d2f4 <_Bfree>
 800d3aa:	4644      	mov	r4, r8
 800d3ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d3b0:	3501      	adds	r5, #1
 800d3b2:	615e      	str	r6, [r3, #20]
 800d3b4:	6125      	str	r5, [r4, #16]
 800d3b6:	4620      	mov	r0, r4
 800d3b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3bc:	0800f69c 	.word	0x0800f69c
 800d3c0:	0800f6ad 	.word	0x0800f6ad

0800d3c4 <__hi0bits>:
 800d3c4:	0c03      	lsrs	r3, r0, #16
 800d3c6:	041b      	lsls	r3, r3, #16
 800d3c8:	b9d3      	cbnz	r3, 800d400 <__hi0bits+0x3c>
 800d3ca:	0400      	lsls	r0, r0, #16
 800d3cc:	2310      	movs	r3, #16
 800d3ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d3d2:	bf04      	itt	eq
 800d3d4:	0200      	lsleq	r0, r0, #8
 800d3d6:	3308      	addeq	r3, #8
 800d3d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d3dc:	bf04      	itt	eq
 800d3de:	0100      	lsleq	r0, r0, #4
 800d3e0:	3304      	addeq	r3, #4
 800d3e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d3e6:	bf04      	itt	eq
 800d3e8:	0080      	lsleq	r0, r0, #2
 800d3ea:	3302      	addeq	r3, #2
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	db05      	blt.n	800d3fc <__hi0bits+0x38>
 800d3f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d3f4:	f103 0301 	add.w	r3, r3, #1
 800d3f8:	bf08      	it	eq
 800d3fa:	2320      	moveq	r3, #32
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	4770      	bx	lr
 800d400:	2300      	movs	r3, #0
 800d402:	e7e4      	b.n	800d3ce <__hi0bits+0xa>

0800d404 <__lo0bits>:
 800d404:	6803      	ldr	r3, [r0, #0]
 800d406:	f013 0207 	ands.w	r2, r3, #7
 800d40a:	d00c      	beq.n	800d426 <__lo0bits+0x22>
 800d40c:	07d9      	lsls	r1, r3, #31
 800d40e:	d422      	bmi.n	800d456 <__lo0bits+0x52>
 800d410:	079a      	lsls	r2, r3, #30
 800d412:	bf49      	itett	mi
 800d414:	085b      	lsrmi	r3, r3, #1
 800d416:	089b      	lsrpl	r3, r3, #2
 800d418:	6003      	strmi	r3, [r0, #0]
 800d41a:	2201      	movmi	r2, #1
 800d41c:	bf5c      	itt	pl
 800d41e:	6003      	strpl	r3, [r0, #0]
 800d420:	2202      	movpl	r2, #2
 800d422:	4610      	mov	r0, r2
 800d424:	4770      	bx	lr
 800d426:	b299      	uxth	r1, r3
 800d428:	b909      	cbnz	r1, 800d42e <__lo0bits+0x2a>
 800d42a:	0c1b      	lsrs	r3, r3, #16
 800d42c:	2210      	movs	r2, #16
 800d42e:	b2d9      	uxtb	r1, r3
 800d430:	b909      	cbnz	r1, 800d436 <__lo0bits+0x32>
 800d432:	3208      	adds	r2, #8
 800d434:	0a1b      	lsrs	r3, r3, #8
 800d436:	0719      	lsls	r1, r3, #28
 800d438:	bf04      	itt	eq
 800d43a:	091b      	lsreq	r3, r3, #4
 800d43c:	3204      	addeq	r2, #4
 800d43e:	0799      	lsls	r1, r3, #30
 800d440:	bf04      	itt	eq
 800d442:	089b      	lsreq	r3, r3, #2
 800d444:	3202      	addeq	r2, #2
 800d446:	07d9      	lsls	r1, r3, #31
 800d448:	d403      	bmi.n	800d452 <__lo0bits+0x4e>
 800d44a:	085b      	lsrs	r3, r3, #1
 800d44c:	f102 0201 	add.w	r2, r2, #1
 800d450:	d003      	beq.n	800d45a <__lo0bits+0x56>
 800d452:	6003      	str	r3, [r0, #0]
 800d454:	e7e5      	b.n	800d422 <__lo0bits+0x1e>
 800d456:	2200      	movs	r2, #0
 800d458:	e7e3      	b.n	800d422 <__lo0bits+0x1e>
 800d45a:	2220      	movs	r2, #32
 800d45c:	e7e1      	b.n	800d422 <__lo0bits+0x1e>
	...

0800d460 <__i2b>:
 800d460:	b510      	push	{r4, lr}
 800d462:	460c      	mov	r4, r1
 800d464:	2101      	movs	r1, #1
 800d466:	f7ff ff05 	bl	800d274 <_Balloc>
 800d46a:	4602      	mov	r2, r0
 800d46c:	b928      	cbnz	r0, 800d47a <__i2b+0x1a>
 800d46e:	4b05      	ldr	r3, [pc, #20]	; (800d484 <__i2b+0x24>)
 800d470:	4805      	ldr	r0, [pc, #20]	; (800d488 <__i2b+0x28>)
 800d472:	f240 1145 	movw	r1, #325	; 0x145
 800d476:	f000 fca9 	bl	800ddcc <__assert_func>
 800d47a:	2301      	movs	r3, #1
 800d47c:	6144      	str	r4, [r0, #20]
 800d47e:	6103      	str	r3, [r0, #16]
 800d480:	bd10      	pop	{r4, pc}
 800d482:	bf00      	nop
 800d484:	0800f69c 	.word	0x0800f69c
 800d488:	0800f6ad 	.word	0x0800f6ad

0800d48c <__multiply>:
 800d48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d490:	4691      	mov	r9, r2
 800d492:	690a      	ldr	r2, [r1, #16]
 800d494:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d498:	429a      	cmp	r2, r3
 800d49a:	bfb8      	it	lt
 800d49c:	460b      	movlt	r3, r1
 800d49e:	460c      	mov	r4, r1
 800d4a0:	bfbc      	itt	lt
 800d4a2:	464c      	movlt	r4, r9
 800d4a4:	4699      	movlt	r9, r3
 800d4a6:	6927      	ldr	r7, [r4, #16]
 800d4a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d4ac:	68a3      	ldr	r3, [r4, #8]
 800d4ae:	6861      	ldr	r1, [r4, #4]
 800d4b0:	eb07 060a 	add.w	r6, r7, sl
 800d4b4:	42b3      	cmp	r3, r6
 800d4b6:	b085      	sub	sp, #20
 800d4b8:	bfb8      	it	lt
 800d4ba:	3101      	addlt	r1, #1
 800d4bc:	f7ff feda 	bl	800d274 <_Balloc>
 800d4c0:	b930      	cbnz	r0, 800d4d0 <__multiply+0x44>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	4b44      	ldr	r3, [pc, #272]	; (800d5d8 <__multiply+0x14c>)
 800d4c6:	4845      	ldr	r0, [pc, #276]	; (800d5dc <__multiply+0x150>)
 800d4c8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d4cc:	f000 fc7e 	bl	800ddcc <__assert_func>
 800d4d0:	f100 0514 	add.w	r5, r0, #20
 800d4d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d4d8:	462b      	mov	r3, r5
 800d4da:	2200      	movs	r2, #0
 800d4dc:	4543      	cmp	r3, r8
 800d4de:	d321      	bcc.n	800d524 <__multiply+0x98>
 800d4e0:	f104 0314 	add.w	r3, r4, #20
 800d4e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d4e8:	f109 0314 	add.w	r3, r9, #20
 800d4ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d4f0:	9202      	str	r2, [sp, #8]
 800d4f2:	1b3a      	subs	r2, r7, r4
 800d4f4:	3a15      	subs	r2, #21
 800d4f6:	f022 0203 	bic.w	r2, r2, #3
 800d4fa:	3204      	adds	r2, #4
 800d4fc:	f104 0115 	add.w	r1, r4, #21
 800d500:	428f      	cmp	r7, r1
 800d502:	bf38      	it	cc
 800d504:	2204      	movcc	r2, #4
 800d506:	9201      	str	r2, [sp, #4]
 800d508:	9a02      	ldr	r2, [sp, #8]
 800d50a:	9303      	str	r3, [sp, #12]
 800d50c:	429a      	cmp	r2, r3
 800d50e:	d80c      	bhi.n	800d52a <__multiply+0x9e>
 800d510:	2e00      	cmp	r6, #0
 800d512:	dd03      	ble.n	800d51c <__multiply+0x90>
 800d514:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d05b      	beq.n	800d5d4 <__multiply+0x148>
 800d51c:	6106      	str	r6, [r0, #16]
 800d51e:	b005      	add	sp, #20
 800d520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d524:	f843 2b04 	str.w	r2, [r3], #4
 800d528:	e7d8      	b.n	800d4dc <__multiply+0x50>
 800d52a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d52e:	f1ba 0f00 	cmp.w	sl, #0
 800d532:	d024      	beq.n	800d57e <__multiply+0xf2>
 800d534:	f104 0e14 	add.w	lr, r4, #20
 800d538:	46a9      	mov	r9, r5
 800d53a:	f04f 0c00 	mov.w	ip, #0
 800d53e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d542:	f8d9 1000 	ldr.w	r1, [r9]
 800d546:	fa1f fb82 	uxth.w	fp, r2
 800d54a:	b289      	uxth	r1, r1
 800d54c:	fb0a 110b 	mla	r1, sl, fp, r1
 800d550:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d554:	f8d9 2000 	ldr.w	r2, [r9]
 800d558:	4461      	add	r1, ip
 800d55a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d55e:	fb0a c20b 	mla	r2, sl, fp, ip
 800d562:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d566:	b289      	uxth	r1, r1
 800d568:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d56c:	4577      	cmp	r7, lr
 800d56e:	f849 1b04 	str.w	r1, [r9], #4
 800d572:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d576:	d8e2      	bhi.n	800d53e <__multiply+0xb2>
 800d578:	9a01      	ldr	r2, [sp, #4]
 800d57a:	f845 c002 	str.w	ip, [r5, r2]
 800d57e:	9a03      	ldr	r2, [sp, #12]
 800d580:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d584:	3304      	adds	r3, #4
 800d586:	f1b9 0f00 	cmp.w	r9, #0
 800d58a:	d021      	beq.n	800d5d0 <__multiply+0x144>
 800d58c:	6829      	ldr	r1, [r5, #0]
 800d58e:	f104 0c14 	add.w	ip, r4, #20
 800d592:	46ae      	mov	lr, r5
 800d594:	f04f 0a00 	mov.w	sl, #0
 800d598:	f8bc b000 	ldrh.w	fp, [ip]
 800d59c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d5a0:	fb09 220b 	mla	r2, r9, fp, r2
 800d5a4:	4452      	add	r2, sl
 800d5a6:	b289      	uxth	r1, r1
 800d5a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d5ac:	f84e 1b04 	str.w	r1, [lr], #4
 800d5b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d5b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d5b8:	f8be 1000 	ldrh.w	r1, [lr]
 800d5bc:	fb09 110a 	mla	r1, r9, sl, r1
 800d5c0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d5c4:	4567      	cmp	r7, ip
 800d5c6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d5ca:	d8e5      	bhi.n	800d598 <__multiply+0x10c>
 800d5cc:	9a01      	ldr	r2, [sp, #4]
 800d5ce:	50a9      	str	r1, [r5, r2]
 800d5d0:	3504      	adds	r5, #4
 800d5d2:	e799      	b.n	800d508 <__multiply+0x7c>
 800d5d4:	3e01      	subs	r6, #1
 800d5d6:	e79b      	b.n	800d510 <__multiply+0x84>
 800d5d8:	0800f69c 	.word	0x0800f69c
 800d5dc:	0800f6ad 	.word	0x0800f6ad

0800d5e0 <__pow5mult>:
 800d5e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5e4:	4615      	mov	r5, r2
 800d5e6:	f012 0203 	ands.w	r2, r2, #3
 800d5ea:	4606      	mov	r6, r0
 800d5ec:	460f      	mov	r7, r1
 800d5ee:	d007      	beq.n	800d600 <__pow5mult+0x20>
 800d5f0:	4c25      	ldr	r4, [pc, #148]	; (800d688 <__pow5mult+0xa8>)
 800d5f2:	3a01      	subs	r2, #1
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d5fa:	f7ff fe9d 	bl	800d338 <__multadd>
 800d5fe:	4607      	mov	r7, r0
 800d600:	10ad      	asrs	r5, r5, #2
 800d602:	d03d      	beq.n	800d680 <__pow5mult+0xa0>
 800d604:	69f4      	ldr	r4, [r6, #28]
 800d606:	b97c      	cbnz	r4, 800d628 <__pow5mult+0x48>
 800d608:	2010      	movs	r0, #16
 800d60a:	f7ff fd7f 	bl	800d10c <malloc>
 800d60e:	4602      	mov	r2, r0
 800d610:	61f0      	str	r0, [r6, #28]
 800d612:	b928      	cbnz	r0, 800d620 <__pow5mult+0x40>
 800d614:	4b1d      	ldr	r3, [pc, #116]	; (800d68c <__pow5mult+0xac>)
 800d616:	481e      	ldr	r0, [pc, #120]	; (800d690 <__pow5mult+0xb0>)
 800d618:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d61c:	f000 fbd6 	bl	800ddcc <__assert_func>
 800d620:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d624:	6004      	str	r4, [r0, #0]
 800d626:	60c4      	str	r4, [r0, #12]
 800d628:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d62c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d630:	b94c      	cbnz	r4, 800d646 <__pow5mult+0x66>
 800d632:	f240 2171 	movw	r1, #625	; 0x271
 800d636:	4630      	mov	r0, r6
 800d638:	f7ff ff12 	bl	800d460 <__i2b>
 800d63c:	2300      	movs	r3, #0
 800d63e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d642:	4604      	mov	r4, r0
 800d644:	6003      	str	r3, [r0, #0]
 800d646:	f04f 0900 	mov.w	r9, #0
 800d64a:	07eb      	lsls	r3, r5, #31
 800d64c:	d50a      	bpl.n	800d664 <__pow5mult+0x84>
 800d64e:	4639      	mov	r1, r7
 800d650:	4622      	mov	r2, r4
 800d652:	4630      	mov	r0, r6
 800d654:	f7ff ff1a 	bl	800d48c <__multiply>
 800d658:	4639      	mov	r1, r7
 800d65a:	4680      	mov	r8, r0
 800d65c:	4630      	mov	r0, r6
 800d65e:	f7ff fe49 	bl	800d2f4 <_Bfree>
 800d662:	4647      	mov	r7, r8
 800d664:	106d      	asrs	r5, r5, #1
 800d666:	d00b      	beq.n	800d680 <__pow5mult+0xa0>
 800d668:	6820      	ldr	r0, [r4, #0]
 800d66a:	b938      	cbnz	r0, 800d67c <__pow5mult+0x9c>
 800d66c:	4622      	mov	r2, r4
 800d66e:	4621      	mov	r1, r4
 800d670:	4630      	mov	r0, r6
 800d672:	f7ff ff0b 	bl	800d48c <__multiply>
 800d676:	6020      	str	r0, [r4, #0]
 800d678:	f8c0 9000 	str.w	r9, [r0]
 800d67c:	4604      	mov	r4, r0
 800d67e:	e7e4      	b.n	800d64a <__pow5mult+0x6a>
 800d680:	4638      	mov	r0, r7
 800d682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d686:	bf00      	nop
 800d688:	0800f7f8 	.word	0x0800f7f8
 800d68c:	0800f62d 	.word	0x0800f62d
 800d690:	0800f6ad 	.word	0x0800f6ad

0800d694 <__lshift>:
 800d694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d698:	460c      	mov	r4, r1
 800d69a:	6849      	ldr	r1, [r1, #4]
 800d69c:	6923      	ldr	r3, [r4, #16]
 800d69e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d6a2:	68a3      	ldr	r3, [r4, #8]
 800d6a4:	4607      	mov	r7, r0
 800d6a6:	4691      	mov	r9, r2
 800d6a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d6ac:	f108 0601 	add.w	r6, r8, #1
 800d6b0:	42b3      	cmp	r3, r6
 800d6b2:	db0b      	blt.n	800d6cc <__lshift+0x38>
 800d6b4:	4638      	mov	r0, r7
 800d6b6:	f7ff fddd 	bl	800d274 <_Balloc>
 800d6ba:	4605      	mov	r5, r0
 800d6bc:	b948      	cbnz	r0, 800d6d2 <__lshift+0x3e>
 800d6be:	4602      	mov	r2, r0
 800d6c0:	4b28      	ldr	r3, [pc, #160]	; (800d764 <__lshift+0xd0>)
 800d6c2:	4829      	ldr	r0, [pc, #164]	; (800d768 <__lshift+0xd4>)
 800d6c4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d6c8:	f000 fb80 	bl	800ddcc <__assert_func>
 800d6cc:	3101      	adds	r1, #1
 800d6ce:	005b      	lsls	r3, r3, #1
 800d6d0:	e7ee      	b.n	800d6b0 <__lshift+0x1c>
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	f100 0114 	add.w	r1, r0, #20
 800d6d8:	f100 0210 	add.w	r2, r0, #16
 800d6dc:	4618      	mov	r0, r3
 800d6de:	4553      	cmp	r3, sl
 800d6e0:	db33      	blt.n	800d74a <__lshift+0xb6>
 800d6e2:	6920      	ldr	r0, [r4, #16]
 800d6e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d6e8:	f104 0314 	add.w	r3, r4, #20
 800d6ec:	f019 091f 	ands.w	r9, r9, #31
 800d6f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d6f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d6f8:	d02b      	beq.n	800d752 <__lshift+0xbe>
 800d6fa:	f1c9 0e20 	rsb	lr, r9, #32
 800d6fe:	468a      	mov	sl, r1
 800d700:	2200      	movs	r2, #0
 800d702:	6818      	ldr	r0, [r3, #0]
 800d704:	fa00 f009 	lsl.w	r0, r0, r9
 800d708:	4310      	orrs	r0, r2
 800d70a:	f84a 0b04 	str.w	r0, [sl], #4
 800d70e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d712:	459c      	cmp	ip, r3
 800d714:	fa22 f20e 	lsr.w	r2, r2, lr
 800d718:	d8f3      	bhi.n	800d702 <__lshift+0x6e>
 800d71a:	ebac 0304 	sub.w	r3, ip, r4
 800d71e:	3b15      	subs	r3, #21
 800d720:	f023 0303 	bic.w	r3, r3, #3
 800d724:	3304      	adds	r3, #4
 800d726:	f104 0015 	add.w	r0, r4, #21
 800d72a:	4584      	cmp	ip, r0
 800d72c:	bf38      	it	cc
 800d72e:	2304      	movcc	r3, #4
 800d730:	50ca      	str	r2, [r1, r3]
 800d732:	b10a      	cbz	r2, 800d738 <__lshift+0xa4>
 800d734:	f108 0602 	add.w	r6, r8, #2
 800d738:	3e01      	subs	r6, #1
 800d73a:	4638      	mov	r0, r7
 800d73c:	612e      	str	r6, [r5, #16]
 800d73e:	4621      	mov	r1, r4
 800d740:	f7ff fdd8 	bl	800d2f4 <_Bfree>
 800d744:	4628      	mov	r0, r5
 800d746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d74a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d74e:	3301      	adds	r3, #1
 800d750:	e7c5      	b.n	800d6de <__lshift+0x4a>
 800d752:	3904      	subs	r1, #4
 800d754:	f853 2b04 	ldr.w	r2, [r3], #4
 800d758:	f841 2f04 	str.w	r2, [r1, #4]!
 800d75c:	459c      	cmp	ip, r3
 800d75e:	d8f9      	bhi.n	800d754 <__lshift+0xc0>
 800d760:	e7ea      	b.n	800d738 <__lshift+0xa4>
 800d762:	bf00      	nop
 800d764:	0800f69c 	.word	0x0800f69c
 800d768:	0800f6ad 	.word	0x0800f6ad

0800d76c <__mcmp>:
 800d76c:	b530      	push	{r4, r5, lr}
 800d76e:	6902      	ldr	r2, [r0, #16]
 800d770:	690c      	ldr	r4, [r1, #16]
 800d772:	1b12      	subs	r2, r2, r4
 800d774:	d10e      	bne.n	800d794 <__mcmp+0x28>
 800d776:	f100 0314 	add.w	r3, r0, #20
 800d77a:	3114      	adds	r1, #20
 800d77c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d780:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d784:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d788:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d78c:	42a5      	cmp	r5, r4
 800d78e:	d003      	beq.n	800d798 <__mcmp+0x2c>
 800d790:	d305      	bcc.n	800d79e <__mcmp+0x32>
 800d792:	2201      	movs	r2, #1
 800d794:	4610      	mov	r0, r2
 800d796:	bd30      	pop	{r4, r5, pc}
 800d798:	4283      	cmp	r3, r0
 800d79a:	d3f3      	bcc.n	800d784 <__mcmp+0x18>
 800d79c:	e7fa      	b.n	800d794 <__mcmp+0x28>
 800d79e:	f04f 32ff 	mov.w	r2, #4294967295
 800d7a2:	e7f7      	b.n	800d794 <__mcmp+0x28>

0800d7a4 <__mdiff>:
 800d7a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7a8:	460c      	mov	r4, r1
 800d7aa:	4606      	mov	r6, r0
 800d7ac:	4611      	mov	r1, r2
 800d7ae:	4620      	mov	r0, r4
 800d7b0:	4690      	mov	r8, r2
 800d7b2:	f7ff ffdb 	bl	800d76c <__mcmp>
 800d7b6:	1e05      	subs	r5, r0, #0
 800d7b8:	d110      	bne.n	800d7dc <__mdiff+0x38>
 800d7ba:	4629      	mov	r1, r5
 800d7bc:	4630      	mov	r0, r6
 800d7be:	f7ff fd59 	bl	800d274 <_Balloc>
 800d7c2:	b930      	cbnz	r0, 800d7d2 <__mdiff+0x2e>
 800d7c4:	4b3a      	ldr	r3, [pc, #232]	; (800d8b0 <__mdiff+0x10c>)
 800d7c6:	4602      	mov	r2, r0
 800d7c8:	f240 2137 	movw	r1, #567	; 0x237
 800d7cc:	4839      	ldr	r0, [pc, #228]	; (800d8b4 <__mdiff+0x110>)
 800d7ce:	f000 fafd 	bl	800ddcc <__assert_func>
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d7d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7dc:	bfa4      	itt	ge
 800d7de:	4643      	movge	r3, r8
 800d7e0:	46a0      	movge	r8, r4
 800d7e2:	4630      	mov	r0, r6
 800d7e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d7e8:	bfa6      	itte	ge
 800d7ea:	461c      	movge	r4, r3
 800d7ec:	2500      	movge	r5, #0
 800d7ee:	2501      	movlt	r5, #1
 800d7f0:	f7ff fd40 	bl	800d274 <_Balloc>
 800d7f4:	b920      	cbnz	r0, 800d800 <__mdiff+0x5c>
 800d7f6:	4b2e      	ldr	r3, [pc, #184]	; (800d8b0 <__mdiff+0x10c>)
 800d7f8:	4602      	mov	r2, r0
 800d7fa:	f240 2145 	movw	r1, #581	; 0x245
 800d7fe:	e7e5      	b.n	800d7cc <__mdiff+0x28>
 800d800:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d804:	6926      	ldr	r6, [r4, #16]
 800d806:	60c5      	str	r5, [r0, #12]
 800d808:	f104 0914 	add.w	r9, r4, #20
 800d80c:	f108 0514 	add.w	r5, r8, #20
 800d810:	f100 0e14 	add.w	lr, r0, #20
 800d814:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d818:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d81c:	f108 0210 	add.w	r2, r8, #16
 800d820:	46f2      	mov	sl, lr
 800d822:	2100      	movs	r1, #0
 800d824:	f859 3b04 	ldr.w	r3, [r9], #4
 800d828:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d82c:	fa11 f88b 	uxtah	r8, r1, fp
 800d830:	b299      	uxth	r1, r3
 800d832:	0c1b      	lsrs	r3, r3, #16
 800d834:	eba8 0801 	sub.w	r8, r8, r1
 800d838:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d83c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d840:	fa1f f888 	uxth.w	r8, r8
 800d844:	1419      	asrs	r1, r3, #16
 800d846:	454e      	cmp	r6, r9
 800d848:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d84c:	f84a 3b04 	str.w	r3, [sl], #4
 800d850:	d8e8      	bhi.n	800d824 <__mdiff+0x80>
 800d852:	1b33      	subs	r3, r6, r4
 800d854:	3b15      	subs	r3, #21
 800d856:	f023 0303 	bic.w	r3, r3, #3
 800d85a:	3304      	adds	r3, #4
 800d85c:	3415      	adds	r4, #21
 800d85e:	42a6      	cmp	r6, r4
 800d860:	bf38      	it	cc
 800d862:	2304      	movcc	r3, #4
 800d864:	441d      	add	r5, r3
 800d866:	4473      	add	r3, lr
 800d868:	469e      	mov	lr, r3
 800d86a:	462e      	mov	r6, r5
 800d86c:	4566      	cmp	r6, ip
 800d86e:	d30e      	bcc.n	800d88e <__mdiff+0xea>
 800d870:	f10c 0203 	add.w	r2, ip, #3
 800d874:	1b52      	subs	r2, r2, r5
 800d876:	f022 0203 	bic.w	r2, r2, #3
 800d87a:	3d03      	subs	r5, #3
 800d87c:	45ac      	cmp	ip, r5
 800d87e:	bf38      	it	cc
 800d880:	2200      	movcc	r2, #0
 800d882:	4413      	add	r3, r2
 800d884:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d888:	b17a      	cbz	r2, 800d8aa <__mdiff+0x106>
 800d88a:	6107      	str	r7, [r0, #16]
 800d88c:	e7a4      	b.n	800d7d8 <__mdiff+0x34>
 800d88e:	f856 8b04 	ldr.w	r8, [r6], #4
 800d892:	fa11 f288 	uxtah	r2, r1, r8
 800d896:	1414      	asrs	r4, r2, #16
 800d898:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d89c:	b292      	uxth	r2, r2
 800d89e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d8a2:	f84e 2b04 	str.w	r2, [lr], #4
 800d8a6:	1421      	asrs	r1, r4, #16
 800d8a8:	e7e0      	b.n	800d86c <__mdiff+0xc8>
 800d8aa:	3f01      	subs	r7, #1
 800d8ac:	e7ea      	b.n	800d884 <__mdiff+0xe0>
 800d8ae:	bf00      	nop
 800d8b0:	0800f69c 	.word	0x0800f69c
 800d8b4:	0800f6ad 	.word	0x0800f6ad

0800d8b8 <__d2b>:
 800d8b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d8bc:	460f      	mov	r7, r1
 800d8be:	2101      	movs	r1, #1
 800d8c0:	ec59 8b10 	vmov	r8, r9, d0
 800d8c4:	4616      	mov	r6, r2
 800d8c6:	f7ff fcd5 	bl	800d274 <_Balloc>
 800d8ca:	4604      	mov	r4, r0
 800d8cc:	b930      	cbnz	r0, 800d8dc <__d2b+0x24>
 800d8ce:	4602      	mov	r2, r0
 800d8d0:	4b24      	ldr	r3, [pc, #144]	; (800d964 <__d2b+0xac>)
 800d8d2:	4825      	ldr	r0, [pc, #148]	; (800d968 <__d2b+0xb0>)
 800d8d4:	f240 310f 	movw	r1, #783	; 0x30f
 800d8d8:	f000 fa78 	bl	800ddcc <__assert_func>
 800d8dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d8e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d8e4:	bb2d      	cbnz	r5, 800d932 <__d2b+0x7a>
 800d8e6:	9301      	str	r3, [sp, #4]
 800d8e8:	f1b8 0300 	subs.w	r3, r8, #0
 800d8ec:	d026      	beq.n	800d93c <__d2b+0x84>
 800d8ee:	4668      	mov	r0, sp
 800d8f0:	9300      	str	r3, [sp, #0]
 800d8f2:	f7ff fd87 	bl	800d404 <__lo0bits>
 800d8f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d8fa:	b1e8      	cbz	r0, 800d938 <__d2b+0x80>
 800d8fc:	f1c0 0320 	rsb	r3, r0, #32
 800d900:	fa02 f303 	lsl.w	r3, r2, r3
 800d904:	430b      	orrs	r3, r1
 800d906:	40c2      	lsrs	r2, r0
 800d908:	6163      	str	r3, [r4, #20]
 800d90a:	9201      	str	r2, [sp, #4]
 800d90c:	9b01      	ldr	r3, [sp, #4]
 800d90e:	61a3      	str	r3, [r4, #24]
 800d910:	2b00      	cmp	r3, #0
 800d912:	bf14      	ite	ne
 800d914:	2202      	movne	r2, #2
 800d916:	2201      	moveq	r2, #1
 800d918:	6122      	str	r2, [r4, #16]
 800d91a:	b1bd      	cbz	r5, 800d94c <__d2b+0x94>
 800d91c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d920:	4405      	add	r5, r0
 800d922:	603d      	str	r5, [r7, #0]
 800d924:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d928:	6030      	str	r0, [r6, #0]
 800d92a:	4620      	mov	r0, r4
 800d92c:	b003      	add	sp, #12
 800d92e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d932:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d936:	e7d6      	b.n	800d8e6 <__d2b+0x2e>
 800d938:	6161      	str	r1, [r4, #20]
 800d93a:	e7e7      	b.n	800d90c <__d2b+0x54>
 800d93c:	a801      	add	r0, sp, #4
 800d93e:	f7ff fd61 	bl	800d404 <__lo0bits>
 800d942:	9b01      	ldr	r3, [sp, #4]
 800d944:	6163      	str	r3, [r4, #20]
 800d946:	3020      	adds	r0, #32
 800d948:	2201      	movs	r2, #1
 800d94a:	e7e5      	b.n	800d918 <__d2b+0x60>
 800d94c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d950:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d954:	6038      	str	r0, [r7, #0]
 800d956:	6918      	ldr	r0, [r3, #16]
 800d958:	f7ff fd34 	bl	800d3c4 <__hi0bits>
 800d95c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d960:	e7e2      	b.n	800d928 <__d2b+0x70>
 800d962:	bf00      	nop
 800d964:	0800f69c 	.word	0x0800f69c
 800d968:	0800f6ad 	.word	0x0800f6ad

0800d96c <__ssputs_r>:
 800d96c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d970:	688e      	ldr	r6, [r1, #8]
 800d972:	461f      	mov	r7, r3
 800d974:	42be      	cmp	r6, r7
 800d976:	680b      	ldr	r3, [r1, #0]
 800d978:	4682      	mov	sl, r0
 800d97a:	460c      	mov	r4, r1
 800d97c:	4690      	mov	r8, r2
 800d97e:	d82c      	bhi.n	800d9da <__ssputs_r+0x6e>
 800d980:	898a      	ldrh	r2, [r1, #12]
 800d982:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d986:	d026      	beq.n	800d9d6 <__ssputs_r+0x6a>
 800d988:	6965      	ldr	r5, [r4, #20]
 800d98a:	6909      	ldr	r1, [r1, #16]
 800d98c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d990:	eba3 0901 	sub.w	r9, r3, r1
 800d994:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d998:	1c7b      	adds	r3, r7, #1
 800d99a:	444b      	add	r3, r9
 800d99c:	106d      	asrs	r5, r5, #1
 800d99e:	429d      	cmp	r5, r3
 800d9a0:	bf38      	it	cc
 800d9a2:	461d      	movcc	r5, r3
 800d9a4:	0553      	lsls	r3, r2, #21
 800d9a6:	d527      	bpl.n	800d9f8 <__ssputs_r+0x8c>
 800d9a8:	4629      	mov	r1, r5
 800d9aa:	f7ff fbd7 	bl	800d15c <_malloc_r>
 800d9ae:	4606      	mov	r6, r0
 800d9b0:	b360      	cbz	r0, 800da0c <__ssputs_r+0xa0>
 800d9b2:	6921      	ldr	r1, [r4, #16]
 800d9b4:	464a      	mov	r2, r9
 800d9b6:	f7fe fcd4 	bl	800c362 <memcpy>
 800d9ba:	89a3      	ldrh	r3, [r4, #12]
 800d9bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d9c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9c4:	81a3      	strh	r3, [r4, #12]
 800d9c6:	6126      	str	r6, [r4, #16]
 800d9c8:	6165      	str	r5, [r4, #20]
 800d9ca:	444e      	add	r6, r9
 800d9cc:	eba5 0509 	sub.w	r5, r5, r9
 800d9d0:	6026      	str	r6, [r4, #0]
 800d9d2:	60a5      	str	r5, [r4, #8]
 800d9d4:	463e      	mov	r6, r7
 800d9d6:	42be      	cmp	r6, r7
 800d9d8:	d900      	bls.n	800d9dc <__ssputs_r+0x70>
 800d9da:	463e      	mov	r6, r7
 800d9dc:	6820      	ldr	r0, [r4, #0]
 800d9de:	4632      	mov	r2, r6
 800d9e0:	4641      	mov	r1, r8
 800d9e2:	f000 f9c9 	bl	800dd78 <memmove>
 800d9e6:	68a3      	ldr	r3, [r4, #8]
 800d9e8:	1b9b      	subs	r3, r3, r6
 800d9ea:	60a3      	str	r3, [r4, #8]
 800d9ec:	6823      	ldr	r3, [r4, #0]
 800d9ee:	4433      	add	r3, r6
 800d9f0:	6023      	str	r3, [r4, #0]
 800d9f2:	2000      	movs	r0, #0
 800d9f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9f8:	462a      	mov	r2, r5
 800d9fa:	f000 fa2d 	bl	800de58 <_realloc_r>
 800d9fe:	4606      	mov	r6, r0
 800da00:	2800      	cmp	r0, #0
 800da02:	d1e0      	bne.n	800d9c6 <__ssputs_r+0x5a>
 800da04:	6921      	ldr	r1, [r4, #16]
 800da06:	4650      	mov	r0, sl
 800da08:	f7ff fb34 	bl	800d074 <_free_r>
 800da0c:	230c      	movs	r3, #12
 800da0e:	f8ca 3000 	str.w	r3, [sl]
 800da12:	89a3      	ldrh	r3, [r4, #12]
 800da14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da18:	81a3      	strh	r3, [r4, #12]
 800da1a:	f04f 30ff 	mov.w	r0, #4294967295
 800da1e:	e7e9      	b.n	800d9f4 <__ssputs_r+0x88>

0800da20 <_svfiprintf_r>:
 800da20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da24:	4698      	mov	r8, r3
 800da26:	898b      	ldrh	r3, [r1, #12]
 800da28:	061b      	lsls	r3, r3, #24
 800da2a:	b09d      	sub	sp, #116	; 0x74
 800da2c:	4607      	mov	r7, r0
 800da2e:	460d      	mov	r5, r1
 800da30:	4614      	mov	r4, r2
 800da32:	d50e      	bpl.n	800da52 <_svfiprintf_r+0x32>
 800da34:	690b      	ldr	r3, [r1, #16]
 800da36:	b963      	cbnz	r3, 800da52 <_svfiprintf_r+0x32>
 800da38:	2140      	movs	r1, #64	; 0x40
 800da3a:	f7ff fb8f 	bl	800d15c <_malloc_r>
 800da3e:	6028      	str	r0, [r5, #0]
 800da40:	6128      	str	r0, [r5, #16]
 800da42:	b920      	cbnz	r0, 800da4e <_svfiprintf_r+0x2e>
 800da44:	230c      	movs	r3, #12
 800da46:	603b      	str	r3, [r7, #0]
 800da48:	f04f 30ff 	mov.w	r0, #4294967295
 800da4c:	e0d0      	b.n	800dbf0 <_svfiprintf_r+0x1d0>
 800da4e:	2340      	movs	r3, #64	; 0x40
 800da50:	616b      	str	r3, [r5, #20]
 800da52:	2300      	movs	r3, #0
 800da54:	9309      	str	r3, [sp, #36]	; 0x24
 800da56:	2320      	movs	r3, #32
 800da58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800da5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800da60:	2330      	movs	r3, #48	; 0x30
 800da62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800dc08 <_svfiprintf_r+0x1e8>
 800da66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800da6a:	f04f 0901 	mov.w	r9, #1
 800da6e:	4623      	mov	r3, r4
 800da70:	469a      	mov	sl, r3
 800da72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da76:	b10a      	cbz	r2, 800da7c <_svfiprintf_r+0x5c>
 800da78:	2a25      	cmp	r2, #37	; 0x25
 800da7a:	d1f9      	bne.n	800da70 <_svfiprintf_r+0x50>
 800da7c:	ebba 0b04 	subs.w	fp, sl, r4
 800da80:	d00b      	beq.n	800da9a <_svfiprintf_r+0x7a>
 800da82:	465b      	mov	r3, fp
 800da84:	4622      	mov	r2, r4
 800da86:	4629      	mov	r1, r5
 800da88:	4638      	mov	r0, r7
 800da8a:	f7ff ff6f 	bl	800d96c <__ssputs_r>
 800da8e:	3001      	adds	r0, #1
 800da90:	f000 80a9 	beq.w	800dbe6 <_svfiprintf_r+0x1c6>
 800da94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da96:	445a      	add	r2, fp
 800da98:	9209      	str	r2, [sp, #36]	; 0x24
 800da9a:	f89a 3000 	ldrb.w	r3, [sl]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	f000 80a1 	beq.w	800dbe6 <_svfiprintf_r+0x1c6>
 800daa4:	2300      	movs	r3, #0
 800daa6:	f04f 32ff 	mov.w	r2, #4294967295
 800daaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800daae:	f10a 0a01 	add.w	sl, sl, #1
 800dab2:	9304      	str	r3, [sp, #16]
 800dab4:	9307      	str	r3, [sp, #28]
 800dab6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800daba:	931a      	str	r3, [sp, #104]	; 0x68
 800dabc:	4654      	mov	r4, sl
 800dabe:	2205      	movs	r2, #5
 800dac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dac4:	4850      	ldr	r0, [pc, #320]	; (800dc08 <_svfiprintf_r+0x1e8>)
 800dac6:	f7f2 fbab 	bl	8000220 <memchr>
 800daca:	9a04      	ldr	r2, [sp, #16]
 800dacc:	b9d8      	cbnz	r0, 800db06 <_svfiprintf_r+0xe6>
 800dace:	06d0      	lsls	r0, r2, #27
 800dad0:	bf44      	itt	mi
 800dad2:	2320      	movmi	r3, #32
 800dad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dad8:	0711      	lsls	r1, r2, #28
 800dada:	bf44      	itt	mi
 800dadc:	232b      	movmi	r3, #43	; 0x2b
 800dade:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dae2:	f89a 3000 	ldrb.w	r3, [sl]
 800dae6:	2b2a      	cmp	r3, #42	; 0x2a
 800dae8:	d015      	beq.n	800db16 <_svfiprintf_r+0xf6>
 800daea:	9a07      	ldr	r2, [sp, #28]
 800daec:	4654      	mov	r4, sl
 800daee:	2000      	movs	r0, #0
 800daf0:	f04f 0c0a 	mov.w	ip, #10
 800daf4:	4621      	mov	r1, r4
 800daf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dafa:	3b30      	subs	r3, #48	; 0x30
 800dafc:	2b09      	cmp	r3, #9
 800dafe:	d94d      	bls.n	800db9c <_svfiprintf_r+0x17c>
 800db00:	b1b0      	cbz	r0, 800db30 <_svfiprintf_r+0x110>
 800db02:	9207      	str	r2, [sp, #28]
 800db04:	e014      	b.n	800db30 <_svfiprintf_r+0x110>
 800db06:	eba0 0308 	sub.w	r3, r0, r8
 800db0a:	fa09 f303 	lsl.w	r3, r9, r3
 800db0e:	4313      	orrs	r3, r2
 800db10:	9304      	str	r3, [sp, #16]
 800db12:	46a2      	mov	sl, r4
 800db14:	e7d2      	b.n	800dabc <_svfiprintf_r+0x9c>
 800db16:	9b03      	ldr	r3, [sp, #12]
 800db18:	1d19      	adds	r1, r3, #4
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	9103      	str	r1, [sp, #12]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	bfbb      	ittet	lt
 800db22:	425b      	neglt	r3, r3
 800db24:	f042 0202 	orrlt.w	r2, r2, #2
 800db28:	9307      	strge	r3, [sp, #28]
 800db2a:	9307      	strlt	r3, [sp, #28]
 800db2c:	bfb8      	it	lt
 800db2e:	9204      	strlt	r2, [sp, #16]
 800db30:	7823      	ldrb	r3, [r4, #0]
 800db32:	2b2e      	cmp	r3, #46	; 0x2e
 800db34:	d10c      	bne.n	800db50 <_svfiprintf_r+0x130>
 800db36:	7863      	ldrb	r3, [r4, #1]
 800db38:	2b2a      	cmp	r3, #42	; 0x2a
 800db3a:	d134      	bne.n	800dba6 <_svfiprintf_r+0x186>
 800db3c:	9b03      	ldr	r3, [sp, #12]
 800db3e:	1d1a      	adds	r2, r3, #4
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	9203      	str	r2, [sp, #12]
 800db44:	2b00      	cmp	r3, #0
 800db46:	bfb8      	it	lt
 800db48:	f04f 33ff 	movlt.w	r3, #4294967295
 800db4c:	3402      	adds	r4, #2
 800db4e:	9305      	str	r3, [sp, #20]
 800db50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800dc18 <_svfiprintf_r+0x1f8>
 800db54:	7821      	ldrb	r1, [r4, #0]
 800db56:	2203      	movs	r2, #3
 800db58:	4650      	mov	r0, sl
 800db5a:	f7f2 fb61 	bl	8000220 <memchr>
 800db5e:	b138      	cbz	r0, 800db70 <_svfiprintf_r+0x150>
 800db60:	9b04      	ldr	r3, [sp, #16]
 800db62:	eba0 000a 	sub.w	r0, r0, sl
 800db66:	2240      	movs	r2, #64	; 0x40
 800db68:	4082      	lsls	r2, r0
 800db6a:	4313      	orrs	r3, r2
 800db6c:	3401      	adds	r4, #1
 800db6e:	9304      	str	r3, [sp, #16]
 800db70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db74:	4825      	ldr	r0, [pc, #148]	; (800dc0c <_svfiprintf_r+0x1ec>)
 800db76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800db7a:	2206      	movs	r2, #6
 800db7c:	f7f2 fb50 	bl	8000220 <memchr>
 800db80:	2800      	cmp	r0, #0
 800db82:	d038      	beq.n	800dbf6 <_svfiprintf_r+0x1d6>
 800db84:	4b22      	ldr	r3, [pc, #136]	; (800dc10 <_svfiprintf_r+0x1f0>)
 800db86:	bb1b      	cbnz	r3, 800dbd0 <_svfiprintf_r+0x1b0>
 800db88:	9b03      	ldr	r3, [sp, #12]
 800db8a:	3307      	adds	r3, #7
 800db8c:	f023 0307 	bic.w	r3, r3, #7
 800db90:	3308      	adds	r3, #8
 800db92:	9303      	str	r3, [sp, #12]
 800db94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db96:	4433      	add	r3, r6
 800db98:	9309      	str	r3, [sp, #36]	; 0x24
 800db9a:	e768      	b.n	800da6e <_svfiprintf_r+0x4e>
 800db9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800dba0:	460c      	mov	r4, r1
 800dba2:	2001      	movs	r0, #1
 800dba4:	e7a6      	b.n	800daf4 <_svfiprintf_r+0xd4>
 800dba6:	2300      	movs	r3, #0
 800dba8:	3401      	adds	r4, #1
 800dbaa:	9305      	str	r3, [sp, #20]
 800dbac:	4619      	mov	r1, r3
 800dbae:	f04f 0c0a 	mov.w	ip, #10
 800dbb2:	4620      	mov	r0, r4
 800dbb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbb8:	3a30      	subs	r2, #48	; 0x30
 800dbba:	2a09      	cmp	r2, #9
 800dbbc:	d903      	bls.n	800dbc6 <_svfiprintf_r+0x1a6>
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d0c6      	beq.n	800db50 <_svfiprintf_r+0x130>
 800dbc2:	9105      	str	r1, [sp, #20]
 800dbc4:	e7c4      	b.n	800db50 <_svfiprintf_r+0x130>
 800dbc6:	fb0c 2101 	mla	r1, ip, r1, r2
 800dbca:	4604      	mov	r4, r0
 800dbcc:	2301      	movs	r3, #1
 800dbce:	e7f0      	b.n	800dbb2 <_svfiprintf_r+0x192>
 800dbd0:	ab03      	add	r3, sp, #12
 800dbd2:	9300      	str	r3, [sp, #0]
 800dbd4:	462a      	mov	r2, r5
 800dbd6:	4b0f      	ldr	r3, [pc, #60]	; (800dc14 <_svfiprintf_r+0x1f4>)
 800dbd8:	a904      	add	r1, sp, #16
 800dbda:	4638      	mov	r0, r7
 800dbdc:	f7fd fe2e 	bl	800b83c <_printf_float>
 800dbe0:	1c42      	adds	r2, r0, #1
 800dbe2:	4606      	mov	r6, r0
 800dbe4:	d1d6      	bne.n	800db94 <_svfiprintf_r+0x174>
 800dbe6:	89ab      	ldrh	r3, [r5, #12]
 800dbe8:	065b      	lsls	r3, r3, #25
 800dbea:	f53f af2d 	bmi.w	800da48 <_svfiprintf_r+0x28>
 800dbee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dbf0:	b01d      	add	sp, #116	; 0x74
 800dbf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbf6:	ab03      	add	r3, sp, #12
 800dbf8:	9300      	str	r3, [sp, #0]
 800dbfa:	462a      	mov	r2, r5
 800dbfc:	4b05      	ldr	r3, [pc, #20]	; (800dc14 <_svfiprintf_r+0x1f4>)
 800dbfe:	a904      	add	r1, sp, #16
 800dc00:	4638      	mov	r0, r7
 800dc02:	f7fe f8bf 	bl	800bd84 <_printf_i>
 800dc06:	e7eb      	b.n	800dbe0 <_svfiprintf_r+0x1c0>
 800dc08:	0800f804 	.word	0x0800f804
 800dc0c:	0800f80e 	.word	0x0800f80e
 800dc10:	0800b83d 	.word	0x0800b83d
 800dc14:	0800d96d 	.word	0x0800d96d
 800dc18:	0800f80a 	.word	0x0800f80a

0800dc1c <__sflush_r>:
 800dc1c:	898a      	ldrh	r2, [r1, #12]
 800dc1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc22:	4605      	mov	r5, r0
 800dc24:	0710      	lsls	r0, r2, #28
 800dc26:	460c      	mov	r4, r1
 800dc28:	d458      	bmi.n	800dcdc <__sflush_r+0xc0>
 800dc2a:	684b      	ldr	r3, [r1, #4]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	dc05      	bgt.n	800dc3c <__sflush_r+0x20>
 800dc30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	dc02      	bgt.n	800dc3c <__sflush_r+0x20>
 800dc36:	2000      	movs	r0, #0
 800dc38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc3e:	2e00      	cmp	r6, #0
 800dc40:	d0f9      	beq.n	800dc36 <__sflush_r+0x1a>
 800dc42:	2300      	movs	r3, #0
 800dc44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dc48:	682f      	ldr	r7, [r5, #0]
 800dc4a:	6a21      	ldr	r1, [r4, #32]
 800dc4c:	602b      	str	r3, [r5, #0]
 800dc4e:	d032      	beq.n	800dcb6 <__sflush_r+0x9a>
 800dc50:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dc52:	89a3      	ldrh	r3, [r4, #12]
 800dc54:	075a      	lsls	r2, r3, #29
 800dc56:	d505      	bpl.n	800dc64 <__sflush_r+0x48>
 800dc58:	6863      	ldr	r3, [r4, #4]
 800dc5a:	1ac0      	subs	r0, r0, r3
 800dc5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dc5e:	b10b      	cbz	r3, 800dc64 <__sflush_r+0x48>
 800dc60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dc62:	1ac0      	subs	r0, r0, r3
 800dc64:	2300      	movs	r3, #0
 800dc66:	4602      	mov	r2, r0
 800dc68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc6a:	6a21      	ldr	r1, [r4, #32]
 800dc6c:	4628      	mov	r0, r5
 800dc6e:	47b0      	blx	r6
 800dc70:	1c43      	adds	r3, r0, #1
 800dc72:	89a3      	ldrh	r3, [r4, #12]
 800dc74:	d106      	bne.n	800dc84 <__sflush_r+0x68>
 800dc76:	6829      	ldr	r1, [r5, #0]
 800dc78:	291d      	cmp	r1, #29
 800dc7a:	d82b      	bhi.n	800dcd4 <__sflush_r+0xb8>
 800dc7c:	4a29      	ldr	r2, [pc, #164]	; (800dd24 <__sflush_r+0x108>)
 800dc7e:	410a      	asrs	r2, r1
 800dc80:	07d6      	lsls	r6, r2, #31
 800dc82:	d427      	bmi.n	800dcd4 <__sflush_r+0xb8>
 800dc84:	2200      	movs	r2, #0
 800dc86:	6062      	str	r2, [r4, #4]
 800dc88:	04d9      	lsls	r1, r3, #19
 800dc8a:	6922      	ldr	r2, [r4, #16]
 800dc8c:	6022      	str	r2, [r4, #0]
 800dc8e:	d504      	bpl.n	800dc9a <__sflush_r+0x7e>
 800dc90:	1c42      	adds	r2, r0, #1
 800dc92:	d101      	bne.n	800dc98 <__sflush_r+0x7c>
 800dc94:	682b      	ldr	r3, [r5, #0]
 800dc96:	b903      	cbnz	r3, 800dc9a <__sflush_r+0x7e>
 800dc98:	6560      	str	r0, [r4, #84]	; 0x54
 800dc9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc9c:	602f      	str	r7, [r5, #0]
 800dc9e:	2900      	cmp	r1, #0
 800dca0:	d0c9      	beq.n	800dc36 <__sflush_r+0x1a>
 800dca2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dca6:	4299      	cmp	r1, r3
 800dca8:	d002      	beq.n	800dcb0 <__sflush_r+0x94>
 800dcaa:	4628      	mov	r0, r5
 800dcac:	f7ff f9e2 	bl	800d074 <_free_r>
 800dcb0:	2000      	movs	r0, #0
 800dcb2:	6360      	str	r0, [r4, #52]	; 0x34
 800dcb4:	e7c0      	b.n	800dc38 <__sflush_r+0x1c>
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	4628      	mov	r0, r5
 800dcba:	47b0      	blx	r6
 800dcbc:	1c41      	adds	r1, r0, #1
 800dcbe:	d1c8      	bne.n	800dc52 <__sflush_r+0x36>
 800dcc0:	682b      	ldr	r3, [r5, #0]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d0c5      	beq.n	800dc52 <__sflush_r+0x36>
 800dcc6:	2b1d      	cmp	r3, #29
 800dcc8:	d001      	beq.n	800dcce <__sflush_r+0xb2>
 800dcca:	2b16      	cmp	r3, #22
 800dccc:	d101      	bne.n	800dcd2 <__sflush_r+0xb6>
 800dcce:	602f      	str	r7, [r5, #0]
 800dcd0:	e7b1      	b.n	800dc36 <__sflush_r+0x1a>
 800dcd2:	89a3      	ldrh	r3, [r4, #12]
 800dcd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcd8:	81a3      	strh	r3, [r4, #12]
 800dcda:	e7ad      	b.n	800dc38 <__sflush_r+0x1c>
 800dcdc:	690f      	ldr	r7, [r1, #16]
 800dcde:	2f00      	cmp	r7, #0
 800dce0:	d0a9      	beq.n	800dc36 <__sflush_r+0x1a>
 800dce2:	0793      	lsls	r3, r2, #30
 800dce4:	680e      	ldr	r6, [r1, #0]
 800dce6:	bf08      	it	eq
 800dce8:	694b      	ldreq	r3, [r1, #20]
 800dcea:	600f      	str	r7, [r1, #0]
 800dcec:	bf18      	it	ne
 800dcee:	2300      	movne	r3, #0
 800dcf0:	eba6 0807 	sub.w	r8, r6, r7
 800dcf4:	608b      	str	r3, [r1, #8]
 800dcf6:	f1b8 0f00 	cmp.w	r8, #0
 800dcfa:	dd9c      	ble.n	800dc36 <__sflush_r+0x1a>
 800dcfc:	6a21      	ldr	r1, [r4, #32]
 800dcfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd00:	4643      	mov	r3, r8
 800dd02:	463a      	mov	r2, r7
 800dd04:	4628      	mov	r0, r5
 800dd06:	47b0      	blx	r6
 800dd08:	2800      	cmp	r0, #0
 800dd0a:	dc06      	bgt.n	800dd1a <__sflush_r+0xfe>
 800dd0c:	89a3      	ldrh	r3, [r4, #12]
 800dd0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd12:	81a3      	strh	r3, [r4, #12]
 800dd14:	f04f 30ff 	mov.w	r0, #4294967295
 800dd18:	e78e      	b.n	800dc38 <__sflush_r+0x1c>
 800dd1a:	4407      	add	r7, r0
 800dd1c:	eba8 0800 	sub.w	r8, r8, r0
 800dd20:	e7e9      	b.n	800dcf6 <__sflush_r+0xda>
 800dd22:	bf00      	nop
 800dd24:	dfbffffe 	.word	0xdfbffffe

0800dd28 <_fflush_r>:
 800dd28:	b538      	push	{r3, r4, r5, lr}
 800dd2a:	690b      	ldr	r3, [r1, #16]
 800dd2c:	4605      	mov	r5, r0
 800dd2e:	460c      	mov	r4, r1
 800dd30:	b913      	cbnz	r3, 800dd38 <_fflush_r+0x10>
 800dd32:	2500      	movs	r5, #0
 800dd34:	4628      	mov	r0, r5
 800dd36:	bd38      	pop	{r3, r4, r5, pc}
 800dd38:	b118      	cbz	r0, 800dd42 <_fflush_r+0x1a>
 800dd3a:	6a03      	ldr	r3, [r0, #32]
 800dd3c:	b90b      	cbnz	r3, 800dd42 <_fflush_r+0x1a>
 800dd3e:	f7fe f9cf 	bl	800c0e0 <__sinit>
 800dd42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d0f3      	beq.n	800dd32 <_fflush_r+0xa>
 800dd4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dd4c:	07d0      	lsls	r0, r2, #31
 800dd4e:	d404      	bmi.n	800dd5a <_fflush_r+0x32>
 800dd50:	0599      	lsls	r1, r3, #22
 800dd52:	d402      	bmi.n	800dd5a <_fflush_r+0x32>
 800dd54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd56:	f7fe fb02 	bl	800c35e <__retarget_lock_acquire_recursive>
 800dd5a:	4628      	mov	r0, r5
 800dd5c:	4621      	mov	r1, r4
 800dd5e:	f7ff ff5d 	bl	800dc1c <__sflush_r>
 800dd62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd64:	07da      	lsls	r2, r3, #31
 800dd66:	4605      	mov	r5, r0
 800dd68:	d4e4      	bmi.n	800dd34 <_fflush_r+0xc>
 800dd6a:	89a3      	ldrh	r3, [r4, #12]
 800dd6c:	059b      	lsls	r3, r3, #22
 800dd6e:	d4e1      	bmi.n	800dd34 <_fflush_r+0xc>
 800dd70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd72:	f7fe faf5 	bl	800c360 <__retarget_lock_release_recursive>
 800dd76:	e7dd      	b.n	800dd34 <_fflush_r+0xc>

0800dd78 <memmove>:
 800dd78:	4288      	cmp	r0, r1
 800dd7a:	b510      	push	{r4, lr}
 800dd7c:	eb01 0402 	add.w	r4, r1, r2
 800dd80:	d902      	bls.n	800dd88 <memmove+0x10>
 800dd82:	4284      	cmp	r4, r0
 800dd84:	4623      	mov	r3, r4
 800dd86:	d807      	bhi.n	800dd98 <memmove+0x20>
 800dd88:	1e43      	subs	r3, r0, #1
 800dd8a:	42a1      	cmp	r1, r4
 800dd8c:	d008      	beq.n	800dda0 <memmove+0x28>
 800dd8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd96:	e7f8      	b.n	800dd8a <memmove+0x12>
 800dd98:	4402      	add	r2, r0
 800dd9a:	4601      	mov	r1, r0
 800dd9c:	428a      	cmp	r2, r1
 800dd9e:	d100      	bne.n	800dda2 <memmove+0x2a>
 800dda0:	bd10      	pop	{r4, pc}
 800dda2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dda6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ddaa:	e7f7      	b.n	800dd9c <memmove+0x24>

0800ddac <_sbrk_r>:
 800ddac:	b538      	push	{r3, r4, r5, lr}
 800ddae:	4d06      	ldr	r5, [pc, #24]	; (800ddc8 <_sbrk_r+0x1c>)
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	4608      	mov	r0, r1
 800ddb6:	602b      	str	r3, [r5, #0]
 800ddb8:	f7f8 f940 	bl	800603c <_sbrk>
 800ddbc:	1c43      	adds	r3, r0, #1
 800ddbe:	d102      	bne.n	800ddc6 <_sbrk_r+0x1a>
 800ddc0:	682b      	ldr	r3, [r5, #0]
 800ddc2:	b103      	cbz	r3, 800ddc6 <_sbrk_r+0x1a>
 800ddc4:	6023      	str	r3, [r4, #0]
 800ddc6:	bd38      	pop	{r3, r4, r5, pc}
 800ddc8:	20001dc8 	.word	0x20001dc8

0800ddcc <__assert_func>:
 800ddcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddce:	4614      	mov	r4, r2
 800ddd0:	461a      	mov	r2, r3
 800ddd2:	4b09      	ldr	r3, [pc, #36]	; (800ddf8 <__assert_func+0x2c>)
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	4605      	mov	r5, r0
 800ddd8:	68d8      	ldr	r0, [r3, #12]
 800ddda:	b14c      	cbz	r4, 800ddf0 <__assert_func+0x24>
 800dddc:	4b07      	ldr	r3, [pc, #28]	; (800ddfc <__assert_func+0x30>)
 800ddde:	9100      	str	r1, [sp, #0]
 800dde0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dde4:	4906      	ldr	r1, [pc, #24]	; (800de00 <__assert_func+0x34>)
 800dde6:	462b      	mov	r3, r5
 800dde8:	f000 f872 	bl	800ded0 <fiprintf>
 800ddec:	f000 f882 	bl	800def4 <abort>
 800ddf0:	4b04      	ldr	r3, [pc, #16]	; (800de04 <__assert_func+0x38>)
 800ddf2:	461c      	mov	r4, r3
 800ddf4:	e7f3      	b.n	800ddde <__assert_func+0x12>
 800ddf6:	bf00      	nop
 800ddf8:	200005fc 	.word	0x200005fc
 800ddfc:	0800f81f 	.word	0x0800f81f
 800de00:	0800f82c 	.word	0x0800f82c
 800de04:	0800f85a 	.word	0x0800f85a

0800de08 <_calloc_r>:
 800de08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de0a:	fba1 2402 	umull	r2, r4, r1, r2
 800de0e:	b94c      	cbnz	r4, 800de24 <_calloc_r+0x1c>
 800de10:	4611      	mov	r1, r2
 800de12:	9201      	str	r2, [sp, #4]
 800de14:	f7ff f9a2 	bl	800d15c <_malloc_r>
 800de18:	9a01      	ldr	r2, [sp, #4]
 800de1a:	4605      	mov	r5, r0
 800de1c:	b930      	cbnz	r0, 800de2c <_calloc_r+0x24>
 800de1e:	4628      	mov	r0, r5
 800de20:	b003      	add	sp, #12
 800de22:	bd30      	pop	{r4, r5, pc}
 800de24:	220c      	movs	r2, #12
 800de26:	6002      	str	r2, [r0, #0]
 800de28:	2500      	movs	r5, #0
 800de2a:	e7f8      	b.n	800de1e <_calloc_r+0x16>
 800de2c:	4621      	mov	r1, r4
 800de2e:	f7fe fa19 	bl	800c264 <memset>
 800de32:	e7f4      	b.n	800de1e <_calloc_r+0x16>

0800de34 <__ascii_mbtowc>:
 800de34:	b082      	sub	sp, #8
 800de36:	b901      	cbnz	r1, 800de3a <__ascii_mbtowc+0x6>
 800de38:	a901      	add	r1, sp, #4
 800de3a:	b142      	cbz	r2, 800de4e <__ascii_mbtowc+0x1a>
 800de3c:	b14b      	cbz	r3, 800de52 <__ascii_mbtowc+0x1e>
 800de3e:	7813      	ldrb	r3, [r2, #0]
 800de40:	600b      	str	r3, [r1, #0]
 800de42:	7812      	ldrb	r2, [r2, #0]
 800de44:	1e10      	subs	r0, r2, #0
 800de46:	bf18      	it	ne
 800de48:	2001      	movne	r0, #1
 800de4a:	b002      	add	sp, #8
 800de4c:	4770      	bx	lr
 800de4e:	4610      	mov	r0, r2
 800de50:	e7fb      	b.n	800de4a <__ascii_mbtowc+0x16>
 800de52:	f06f 0001 	mvn.w	r0, #1
 800de56:	e7f8      	b.n	800de4a <__ascii_mbtowc+0x16>

0800de58 <_realloc_r>:
 800de58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de5c:	4680      	mov	r8, r0
 800de5e:	4614      	mov	r4, r2
 800de60:	460e      	mov	r6, r1
 800de62:	b921      	cbnz	r1, 800de6e <_realloc_r+0x16>
 800de64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de68:	4611      	mov	r1, r2
 800de6a:	f7ff b977 	b.w	800d15c <_malloc_r>
 800de6e:	b92a      	cbnz	r2, 800de7c <_realloc_r+0x24>
 800de70:	f7ff f900 	bl	800d074 <_free_r>
 800de74:	4625      	mov	r5, r4
 800de76:	4628      	mov	r0, r5
 800de78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de7c:	f000 f841 	bl	800df02 <_malloc_usable_size_r>
 800de80:	4284      	cmp	r4, r0
 800de82:	4607      	mov	r7, r0
 800de84:	d802      	bhi.n	800de8c <_realloc_r+0x34>
 800de86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de8a:	d812      	bhi.n	800deb2 <_realloc_r+0x5a>
 800de8c:	4621      	mov	r1, r4
 800de8e:	4640      	mov	r0, r8
 800de90:	f7ff f964 	bl	800d15c <_malloc_r>
 800de94:	4605      	mov	r5, r0
 800de96:	2800      	cmp	r0, #0
 800de98:	d0ed      	beq.n	800de76 <_realloc_r+0x1e>
 800de9a:	42bc      	cmp	r4, r7
 800de9c:	4622      	mov	r2, r4
 800de9e:	4631      	mov	r1, r6
 800dea0:	bf28      	it	cs
 800dea2:	463a      	movcs	r2, r7
 800dea4:	f7fe fa5d 	bl	800c362 <memcpy>
 800dea8:	4631      	mov	r1, r6
 800deaa:	4640      	mov	r0, r8
 800deac:	f7ff f8e2 	bl	800d074 <_free_r>
 800deb0:	e7e1      	b.n	800de76 <_realloc_r+0x1e>
 800deb2:	4635      	mov	r5, r6
 800deb4:	e7df      	b.n	800de76 <_realloc_r+0x1e>

0800deb6 <__ascii_wctomb>:
 800deb6:	b149      	cbz	r1, 800decc <__ascii_wctomb+0x16>
 800deb8:	2aff      	cmp	r2, #255	; 0xff
 800deba:	bf85      	ittet	hi
 800debc:	238a      	movhi	r3, #138	; 0x8a
 800debe:	6003      	strhi	r3, [r0, #0]
 800dec0:	700a      	strbls	r2, [r1, #0]
 800dec2:	f04f 30ff 	movhi.w	r0, #4294967295
 800dec6:	bf98      	it	ls
 800dec8:	2001      	movls	r0, #1
 800deca:	4770      	bx	lr
 800decc:	4608      	mov	r0, r1
 800dece:	4770      	bx	lr

0800ded0 <fiprintf>:
 800ded0:	b40e      	push	{r1, r2, r3}
 800ded2:	b503      	push	{r0, r1, lr}
 800ded4:	4601      	mov	r1, r0
 800ded6:	ab03      	add	r3, sp, #12
 800ded8:	4805      	ldr	r0, [pc, #20]	; (800def0 <fiprintf+0x20>)
 800deda:	f853 2b04 	ldr.w	r2, [r3], #4
 800dede:	6800      	ldr	r0, [r0, #0]
 800dee0:	9301      	str	r3, [sp, #4]
 800dee2:	f000 f83f 	bl	800df64 <_vfiprintf_r>
 800dee6:	b002      	add	sp, #8
 800dee8:	f85d eb04 	ldr.w	lr, [sp], #4
 800deec:	b003      	add	sp, #12
 800deee:	4770      	bx	lr
 800def0:	200005fc 	.word	0x200005fc

0800def4 <abort>:
 800def4:	b508      	push	{r3, lr}
 800def6:	2006      	movs	r0, #6
 800def8:	f000 fa0c 	bl	800e314 <raise>
 800defc:	2001      	movs	r0, #1
 800defe:	f7f8 f86d 	bl	8005fdc <_exit>

0800df02 <_malloc_usable_size_r>:
 800df02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df06:	1f18      	subs	r0, r3, #4
 800df08:	2b00      	cmp	r3, #0
 800df0a:	bfbc      	itt	lt
 800df0c:	580b      	ldrlt	r3, [r1, r0]
 800df0e:	18c0      	addlt	r0, r0, r3
 800df10:	4770      	bx	lr

0800df12 <__sfputc_r>:
 800df12:	6893      	ldr	r3, [r2, #8]
 800df14:	3b01      	subs	r3, #1
 800df16:	2b00      	cmp	r3, #0
 800df18:	b410      	push	{r4}
 800df1a:	6093      	str	r3, [r2, #8]
 800df1c:	da08      	bge.n	800df30 <__sfputc_r+0x1e>
 800df1e:	6994      	ldr	r4, [r2, #24]
 800df20:	42a3      	cmp	r3, r4
 800df22:	db01      	blt.n	800df28 <__sfputc_r+0x16>
 800df24:	290a      	cmp	r1, #10
 800df26:	d103      	bne.n	800df30 <__sfputc_r+0x1e>
 800df28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df2c:	f000 b934 	b.w	800e198 <__swbuf_r>
 800df30:	6813      	ldr	r3, [r2, #0]
 800df32:	1c58      	adds	r0, r3, #1
 800df34:	6010      	str	r0, [r2, #0]
 800df36:	7019      	strb	r1, [r3, #0]
 800df38:	4608      	mov	r0, r1
 800df3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df3e:	4770      	bx	lr

0800df40 <__sfputs_r>:
 800df40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df42:	4606      	mov	r6, r0
 800df44:	460f      	mov	r7, r1
 800df46:	4614      	mov	r4, r2
 800df48:	18d5      	adds	r5, r2, r3
 800df4a:	42ac      	cmp	r4, r5
 800df4c:	d101      	bne.n	800df52 <__sfputs_r+0x12>
 800df4e:	2000      	movs	r0, #0
 800df50:	e007      	b.n	800df62 <__sfputs_r+0x22>
 800df52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df56:	463a      	mov	r2, r7
 800df58:	4630      	mov	r0, r6
 800df5a:	f7ff ffda 	bl	800df12 <__sfputc_r>
 800df5e:	1c43      	adds	r3, r0, #1
 800df60:	d1f3      	bne.n	800df4a <__sfputs_r+0xa>
 800df62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800df64 <_vfiprintf_r>:
 800df64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df68:	460d      	mov	r5, r1
 800df6a:	b09d      	sub	sp, #116	; 0x74
 800df6c:	4614      	mov	r4, r2
 800df6e:	4698      	mov	r8, r3
 800df70:	4606      	mov	r6, r0
 800df72:	b118      	cbz	r0, 800df7c <_vfiprintf_r+0x18>
 800df74:	6a03      	ldr	r3, [r0, #32]
 800df76:	b90b      	cbnz	r3, 800df7c <_vfiprintf_r+0x18>
 800df78:	f7fe f8b2 	bl	800c0e0 <__sinit>
 800df7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df7e:	07d9      	lsls	r1, r3, #31
 800df80:	d405      	bmi.n	800df8e <_vfiprintf_r+0x2a>
 800df82:	89ab      	ldrh	r3, [r5, #12]
 800df84:	059a      	lsls	r2, r3, #22
 800df86:	d402      	bmi.n	800df8e <_vfiprintf_r+0x2a>
 800df88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df8a:	f7fe f9e8 	bl	800c35e <__retarget_lock_acquire_recursive>
 800df8e:	89ab      	ldrh	r3, [r5, #12]
 800df90:	071b      	lsls	r3, r3, #28
 800df92:	d501      	bpl.n	800df98 <_vfiprintf_r+0x34>
 800df94:	692b      	ldr	r3, [r5, #16]
 800df96:	b99b      	cbnz	r3, 800dfc0 <_vfiprintf_r+0x5c>
 800df98:	4629      	mov	r1, r5
 800df9a:	4630      	mov	r0, r6
 800df9c:	f000 f93a 	bl	800e214 <__swsetup_r>
 800dfa0:	b170      	cbz	r0, 800dfc0 <_vfiprintf_r+0x5c>
 800dfa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dfa4:	07dc      	lsls	r4, r3, #31
 800dfa6:	d504      	bpl.n	800dfb2 <_vfiprintf_r+0x4e>
 800dfa8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfac:	b01d      	add	sp, #116	; 0x74
 800dfae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfb2:	89ab      	ldrh	r3, [r5, #12]
 800dfb4:	0598      	lsls	r0, r3, #22
 800dfb6:	d4f7      	bmi.n	800dfa8 <_vfiprintf_r+0x44>
 800dfb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dfba:	f7fe f9d1 	bl	800c360 <__retarget_lock_release_recursive>
 800dfbe:	e7f3      	b.n	800dfa8 <_vfiprintf_r+0x44>
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	9309      	str	r3, [sp, #36]	; 0x24
 800dfc4:	2320      	movs	r3, #32
 800dfc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dfca:	f8cd 800c 	str.w	r8, [sp, #12]
 800dfce:	2330      	movs	r3, #48	; 0x30
 800dfd0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e184 <_vfiprintf_r+0x220>
 800dfd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dfd8:	f04f 0901 	mov.w	r9, #1
 800dfdc:	4623      	mov	r3, r4
 800dfde:	469a      	mov	sl, r3
 800dfe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfe4:	b10a      	cbz	r2, 800dfea <_vfiprintf_r+0x86>
 800dfe6:	2a25      	cmp	r2, #37	; 0x25
 800dfe8:	d1f9      	bne.n	800dfde <_vfiprintf_r+0x7a>
 800dfea:	ebba 0b04 	subs.w	fp, sl, r4
 800dfee:	d00b      	beq.n	800e008 <_vfiprintf_r+0xa4>
 800dff0:	465b      	mov	r3, fp
 800dff2:	4622      	mov	r2, r4
 800dff4:	4629      	mov	r1, r5
 800dff6:	4630      	mov	r0, r6
 800dff8:	f7ff ffa2 	bl	800df40 <__sfputs_r>
 800dffc:	3001      	adds	r0, #1
 800dffe:	f000 80a9 	beq.w	800e154 <_vfiprintf_r+0x1f0>
 800e002:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e004:	445a      	add	r2, fp
 800e006:	9209      	str	r2, [sp, #36]	; 0x24
 800e008:	f89a 3000 	ldrb.w	r3, [sl]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	f000 80a1 	beq.w	800e154 <_vfiprintf_r+0x1f0>
 800e012:	2300      	movs	r3, #0
 800e014:	f04f 32ff 	mov.w	r2, #4294967295
 800e018:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e01c:	f10a 0a01 	add.w	sl, sl, #1
 800e020:	9304      	str	r3, [sp, #16]
 800e022:	9307      	str	r3, [sp, #28]
 800e024:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e028:	931a      	str	r3, [sp, #104]	; 0x68
 800e02a:	4654      	mov	r4, sl
 800e02c:	2205      	movs	r2, #5
 800e02e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e032:	4854      	ldr	r0, [pc, #336]	; (800e184 <_vfiprintf_r+0x220>)
 800e034:	f7f2 f8f4 	bl	8000220 <memchr>
 800e038:	9a04      	ldr	r2, [sp, #16]
 800e03a:	b9d8      	cbnz	r0, 800e074 <_vfiprintf_r+0x110>
 800e03c:	06d1      	lsls	r1, r2, #27
 800e03e:	bf44      	itt	mi
 800e040:	2320      	movmi	r3, #32
 800e042:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e046:	0713      	lsls	r3, r2, #28
 800e048:	bf44      	itt	mi
 800e04a:	232b      	movmi	r3, #43	; 0x2b
 800e04c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e050:	f89a 3000 	ldrb.w	r3, [sl]
 800e054:	2b2a      	cmp	r3, #42	; 0x2a
 800e056:	d015      	beq.n	800e084 <_vfiprintf_r+0x120>
 800e058:	9a07      	ldr	r2, [sp, #28]
 800e05a:	4654      	mov	r4, sl
 800e05c:	2000      	movs	r0, #0
 800e05e:	f04f 0c0a 	mov.w	ip, #10
 800e062:	4621      	mov	r1, r4
 800e064:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e068:	3b30      	subs	r3, #48	; 0x30
 800e06a:	2b09      	cmp	r3, #9
 800e06c:	d94d      	bls.n	800e10a <_vfiprintf_r+0x1a6>
 800e06e:	b1b0      	cbz	r0, 800e09e <_vfiprintf_r+0x13a>
 800e070:	9207      	str	r2, [sp, #28]
 800e072:	e014      	b.n	800e09e <_vfiprintf_r+0x13a>
 800e074:	eba0 0308 	sub.w	r3, r0, r8
 800e078:	fa09 f303 	lsl.w	r3, r9, r3
 800e07c:	4313      	orrs	r3, r2
 800e07e:	9304      	str	r3, [sp, #16]
 800e080:	46a2      	mov	sl, r4
 800e082:	e7d2      	b.n	800e02a <_vfiprintf_r+0xc6>
 800e084:	9b03      	ldr	r3, [sp, #12]
 800e086:	1d19      	adds	r1, r3, #4
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	9103      	str	r1, [sp, #12]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	bfbb      	ittet	lt
 800e090:	425b      	neglt	r3, r3
 800e092:	f042 0202 	orrlt.w	r2, r2, #2
 800e096:	9307      	strge	r3, [sp, #28]
 800e098:	9307      	strlt	r3, [sp, #28]
 800e09a:	bfb8      	it	lt
 800e09c:	9204      	strlt	r2, [sp, #16]
 800e09e:	7823      	ldrb	r3, [r4, #0]
 800e0a0:	2b2e      	cmp	r3, #46	; 0x2e
 800e0a2:	d10c      	bne.n	800e0be <_vfiprintf_r+0x15a>
 800e0a4:	7863      	ldrb	r3, [r4, #1]
 800e0a6:	2b2a      	cmp	r3, #42	; 0x2a
 800e0a8:	d134      	bne.n	800e114 <_vfiprintf_r+0x1b0>
 800e0aa:	9b03      	ldr	r3, [sp, #12]
 800e0ac:	1d1a      	adds	r2, r3, #4
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	9203      	str	r2, [sp, #12]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	bfb8      	it	lt
 800e0b6:	f04f 33ff 	movlt.w	r3, #4294967295
 800e0ba:	3402      	adds	r4, #2
 800e0bc:	9305      	str	r3, [sp, #20]
 800e0be:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e194 <_vfiprintf_r+0x230>
 800e0c2:	7821      	ldrb	r1, [r4, #0]
 800e0c4:	2203      	movs	r2, #3
 800e0c6:	4650      	mov	r0, sl
 800e0c8:	f7f2 f8aa 	bl	8000220 <memchr>
 800e0cc:	b138      	cbz	r0, 800e0de <_vfiprintf_r+0x17a>
 800e0ce:	9b04      	ldr	r3, [sp, #16]
 800e0d0:	eba0 000a 	sub.w	r0, r0, sl
 800e0d4:	2240      	movs	r2, #64	; 0x40
 800e0d6:	4082      	lsls	r2, r0
 800e0d8:	4313      	orrs	r3, r2
 800e0da:	3401      	adds	r4, #1
 800e0dc:	9304      	str	r3, [sp, #16]
 800e0de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0e2:	4829      	ldr	r0, [pc, #164]	; (800e188 <_vfiprintf_r+0x224>)
 800e0e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e0e8:	2206      	movs	r2, #6
 800e0ea:	f7f2 f899 	bl	8000220 <memchr>
 800e0ee:	2800      	cmp	r0, #0
 800e0f0:	d03f      	beq.n	800e172 <_vfiprintf_r+0x20e>
 800e0f2:	4b26      	ldr	r3, [pc, #152]	; (800e18c <_vfiprintf_r+0x228>)
 800e0f4:	bb1b      	cbnz	r3, 800e13e <_vfiprintf_r+0x1da>
 800e0f6:	9b03      	ldr	r3, [sp, #12]
 800e0f8:	3307      	adds	r3, #7
 800e0fa:	f023 0307 	bic.w	r3, r3, #7
 800e0fe:	3308      	adds	r3, #8
 800e100:	9303      	str	r3, [sp, #12]
 800e102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e104:	443b      	add	r3, r7
 800e106:	9309      	str	r3, [sp, #36]	; 0x24
 800e108:	e768      	b.n	800dfdc <_vfiprintf_r+0x78>
 800e10a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e10e:	460c      	mov	r4, r1
 800e110:	2001      	movs	r0, #1
 800e112:	e7a6      	b.n	800e062 <_vfiprintf_r+0xfe>
 800e114:	2300      	movs	r3, #0
 800e116:	3401      	adds	r4, #1
 800e118:	9305      	str	r3, [sp, #20]
 800e11a:	4619      	mov	r1, r3
 800e11c:	f04f 0c0a 	mov.w	ip, #10
 800e120:	4620      	mov	r0, r4
 800e122:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e126:	3a30      	subs	r2, #48	; 0x30
 800e128:	2a09      	cmp	r2, #9
 800e12a:	d903      	bls.n	800e134 <_vfiprintf_r+0x1d0>
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d0c6      	beq.n	800e0be <_vfiprintf_r+0x15a>
 800e130:	9105      	str	r1, [sp, #20]
 800e132:	e7c4      	b.n	800e0be <_vfiprintf_r+0x15a>
 800e134:	fb0c 2101 	mla	r1, ip, r1, r2
 800e138:	4604      	mov	r4, r0
 800e13a:	2301      	movs	r3, #1
 800e13c:	e7f0      	b.n	800e120 <_vfiprintf_r+0x1bc>
 800e13e:	ab03      	add	r3, sp, #12
 800e140:	9300      	str	r3, [sp, #0]
 800e142:	462a      	mov	r2, r5
 800e144:	4b12      	ldr	r3, [pc, #72]	; (800e190 <_vfiprintf_r+0x22c>)
 800e146:	a904      	add	r1, sp, #16
 800e148:	4630      	mov	r0, r6
 800e14a:	f7fd fb77 	bl	800b83c <_printf_float>
 800e14e:	4607      	mov	r7, r0
 800e150:	1c78      	adds	r0, r7, #1
 800e152:	d1d6      	bne.n	800e102 <_vfiprintf_r+0x19e>
 800e154:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e156:	07d9      	lsls	r1, r3, #31
 800e158:	d405      	bmi.n	800e166 <_vfiprintf_r+0x202>
 800e15a:	89ab      	ldrh	r3, [r5, #12]
 800e15c:	059a      	lsls	r2, r3, #22
 800e15e:	d402      	bmi.n	800e166 <_vfiprintf_r+0x202>
 800e160:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e162:	f7fe f8fd 	bl	800c360 <__retarget_lock_release_recursive>
 800e166:	89ab      	ldrh	r3, [r5, #12]
 800e168:	065b      	lsls	r3, r3, #25
 800e16a:	f53f af1d 	bmi.w	800dfa8 <_vfiprintf_r+0x44>
 800e16e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e170:	e71c      	b.n	800dfac <_vfiprintf_r+0x48>
 800e172:	ab03      	add	r3, sp, #12
 800e174:	9300      	str	r3, [sp, #0]
 800e176:	462a      	mov	r2, r5
 800e178:	4b05      	ldr	r3, [pc, #20]	; (800e190 <_vfiprintf_r+0x22c>)
 800e17a:	a904      	add	r1, sp, #16
 800e17c:	4630      	mov	r0, r6
 800e17e:	f7fd fe01 	bl	800bd84 <_printf_i>
 800e182:	e7e4      	b.n	800e14e <_vfiprintf_r+0x1ea>
 800e184:	0800f804 	.word	0x0800f804
 800e188:	0800f80e 	.word	0x0800f80e
 800e18c:	0800b83d 	.word	0x0800b83d
 800e190:	0800df41 	.word	0x0800df41
 800e194:	0800f80a 	.word	0x0800f80a

0800e198 <__swbuf_r>:
 800e198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e19a:	460e      	mov	r6, r1
 800e19c:	4614      	mov	r4, r2
 800e19e:	4605      	mov	r5, r0
 800e1a0:	b118      	cbz	r0, 800e1aa <__swbuf_r+0x12>
 800e1a2:	6a03      	ldr	r3, [r0, #32]
 800e1a4:	b90b      	cbnz	r3, 800e1aa <__swbuf_r+0x12>
 800e1a6:	f7fd ff9b 	bl	800c0e0 <__sinit>
 800e1aa:	69a3      	ldr	r3, [r4, #24]
 800e1ac:	60a3      	str	r3, [r4, #8]
 800e1ae:	89a3      	ldrh	r3, [r4, #12]
 800e1b0:	071a      	lsls	r2, r3, #28
 800e1b2:	d525      	bpl.n	800e200 <__swbuf_r+0x68>
 800e1b4:	6923      	ldr	r3, [r4, #16]
 800e1b6:	b31b      	cbz	r3, 800e200 <__swbuf_r+0x68>
 800e1b8:	6823      	ldr	r3, [r4, #0]
 800e1ba:	6922      	ldr	r2, [r4, #16]
 800e1bc:	1a98      	subs	r0, r3, r2
 800e1be:	6963      	ldr	r3, [r4, #20]
 800e1c0:	b2f6      	uxtb	r6, r6
 800e1c2:	4283      	cmp	r3, r0
 800e1c4:	4637      	mov	r7, r6
 800e1c6:	dc04      	bgt.n	800e1d2 <__swbuf_r+0x3a>
 800e1c8:	4621      	mov	r1, r4
 800e1ca:	4628      	mov	r0, r5
 800e1cc:	f7ff fdac 	bl	800dd28 <_fflush_r>
 800e1d0:	b9e0      	cbnz	r0, 800e20c <__swbuf_r+0x74>
 800e1d2:	68a3      	ldr	r3, [r4, #8]
 800e1d4:	3b01      	subs	r3, #1
 800e1d6:	60a3      	str	r3, [r4, #8]
 800e1d8:	6823      	ldr	r3, [r4, #0]
 800e1da:	1c5a      	adds	r2, r3, #1
 800e1dc:	6022      	str	r2, [r4, #0]
 800e1de:	701e      	strb	r6, [r3, #0]
 800e1e0:	6962      	ldr	r2, [r4, #20]
 800e1e2:	1c43      	adds	r3, r0, #1
 800e1e4:	429a      	cmp	r2, r3
 800e1e6:	d004      	beq.n	800e1f2 <__swbuf_r+0x5a>
 800e1e8:	89a3      	ldrh	r3, [r4, #12]
 800e1ea:	07db      	lsls	r3, r3, #31
 800e1ec:	d506      	bpl.n	800e1fc <__swbuf_r+0x64>
 800e1ee:	2e0a      	cmp	r6, #10
 800e1f0:	d104      	bne.n	800e1fc <__swbuf_r+0x64>
 800e1f2:	4621      	mov	r1, r4
 800e1f4:	4628      	mov	r0, r5
 800e1f6:	f7ff fd97 	bl	800dd28 <_fflush_r>
 800e1fa:	b938      	cbnz	r0, 800e20c <__swbuf_r+0x74>
 800e1fc:	4638      	mov	r0, r7
 800e1fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e200:	4621      	mov	r1, r4
 800e202:	4628      	mov	r0, r5
 800e204:	f000 f806 	bl	800e214 <__swsetup_r>
 800e208:	2800      	cmp	r0, #0
 800e20a:	d0d5      	beq.n	800e1b8 <__swbuf_r+0x20>
 800e20c:	f04f 37ff 	mov.w	r7, #4294967295
 800e210:	e7f4      	b.n	800e1fc <__swbuf_r+0x64>
	...

0800e214 <__swsetup_r>:
 800e214:	b538      	push	{r3, r4, r5, lr}
 800e216:	4b2a      	ldr	r3, [pc, #168]	; (800e2c0 <__swsetup_r+0xac>)
 800e218:	4605      	mov	r5, r0
 800e21a:	6818      	ldr	r0, [r3, #0]
 800e21c:	460c      	mov	r4, r1
 800e21e:	b118      	cbz	r0, 800e228 <__swsetup_r+0x14>
 800e220:	6a03      	ldr	r3, [r0, #32]
 800e222:	b90b      	cbnz	r3, 800e228 <__swsetup_r+0x14>
 800e224:	f7fd ff5c 	bl	800c0e0 <__sinit>
 800e228:	89a3      	ldrh	r3, [r4, #12]
 800e22a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e22e:	0718      	lsls	r0, r3, #28
 800e230:	d422      	bmi.n	800e278 <__swsetup_r+0x64>
 800e232:	06d9      	lsls	r1, r3, #27
 800e234:	d407      	bmi.n	800e246 <__swsetup_r+0x32>
 800e236:	2309      	movs	r3, #9
 800e238:	602b      	str	r3, [r5, #0]
 800e23a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e23e:	81a3      	strh	r3, [r4, #12]
 800e240:	f04f 30ff 	mov.w	r0, #4294967295
 800e244:	e034      	b.n	800e2b0 <__swsetup_r+0x9c>
 800e246:	0758      	lsls	r0, r3, #29
 800e248:	d512      	bpl.n	800e270 <__swsetup_r+0x5c>
 800e24a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e24c:	b141      	cbz	r1, 800e260 <__swsetup_r+0x4c>
 800e24e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e252:	4299      	cmp	r1, r3
 800e254:	d002      	beq.n	800e25c <__swsetup_r+0x48>
 800e256:	4628      	mov	r0, r5
 800e258:	f7fe ff0c 	bl	800d074 <_free_r>
 800e25c:	2300      	movs	r3, #0
 800e25e:	6363      	str	r3, [r4, #52]	; 0x34
 800e260:	89a3      	ldrh	r3, [r4, #12]
 800e262:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e266:	81a3      	strh	r3, [r4, #12]
 800e268:	2300      	movs	r3, #0
 800e26a:	6063      	str	r3, [r4, #4]
 800e26c:	6923      	ldr	r3, [r4, #16]
 800e26e:	6023      	str	r3, [r4, #0]
 800e270:	89a3      	ldrh	r3, [r4, #12]
 800e272:	f043 0308 	orr.w	r3, r3, #8
 800e276:	81a3      	strh	r3, [r4, #12]
 800e278:	6923      	ldr	r3, [r4, #16]
 800e27a:	b94b      	cbnz	r3, 800e290 <__swsetup_r+0x7c>
 800e27c:	89a3      	ldrh	r3, [r4, #12]
 800e27e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e282:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e286:	d003      	beq.n	800e290 <__swsetup_r+0x7c>
 800e288:	4621      	mov	r1, r4
 800e28a:	4628      	mov	r0, r5
 800e28c:	f000 f884 	bl	800e398 <__smakebuf_r>
 800e290:	89a0      	ldrh	r0, [r4, #12]
 800e292:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e296:	f010 0301 	ands.w	r3, r0, #1
 800e29a:	d00a      	beq.n	800e2b2 <__swsetup_r+0x9e>
 800e29c:	2300      	movs	r3, #0
 800e29e:	60a3      	str	r3, [r4, #8]
 800e2a0:	6963      	ldr	r3, [r4, #20]
 800e2a2:	425b      	negs	r3, r3
 800e2a4:	61a3      	str	r3, [r4, #24]
 800e2a6:	6923      	ldr	r3, [r4, #16]
 800e2a8:	b943      	cbnz	r3, 800e2bc <__swsetup_r+0xa8>
 800e2aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e2ae:	d1c4      	bne.n	800e23a <__swsetup_r+0x26>
 800e2b0:	bd38      	pop	{r3, r4, r5, pc}
 800e2b2:	0781      	lsls	r1, r0, #30
 800e2b4:	bf58      	it	pl
 800e2b6:	6963      	ldrpl	r3, [r4, #20]
 800e2b8:	60a3      	str	r3, [r4, #8]
 800e2ba:	e7f4      	b.n	800e2a6 <__swsetup_r+0x92>
 800e2bc:	2000      	movs	r0, #0
 800e2be:	e7f7      	b.n	800e2b0 <__swsetup_r+0x9c>
 800e2c0:	200005fc 	.word	0x200005fc

0800e2c4 <_raise_r>:
 800e2c4:	291f      	cmp	r1, #31
 800e2c6:	b538      	push	{r3, r4, r5, lr}
 800e2c8:	4604      	mov	r4, r0
 800e2ca:	460d      	mov	r5, r1
 800e2cc:	d904      	bls.n	800e2d8 <_raise_r+0x14>
 800e2ce:	2316      	movs	r3, #22
 800e2d0:	6003      	str	r3, [r0, #0]
 800e2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800e2d6:	bd38      	pop	{r3, r4, r5, pc}
 800e2d8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e2da:	b112      	cbz	r2, 800e2e2 <_raise_r+0x1e>
 800e2dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e2e0:	b94b      	cbnz	r3, 800e2f6 <_raise_r+0x32>
 800e2e2:	4620      	mov	r0, r4
 800e2e4:	f000 f830 	bl	800e348 <_getpid_r>
 800e2e8:	462a      	mov	r2, r5
 800e2ea:	4601      	mov	r1, r0
 800e2ec:	4620      	mov	r0, r4
 800e2ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e2f2:	f000 b817 	b.w	800e324 <_kill_r>
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d00a      	beq.n	800e310 <_raise_r+0x4c>
 800e2fa:	1c59      	adds	r1, r3, #1
 800e2fc:	d103      	bne.n	800e306 <_raise_r+0x42>
 800e2fe:	2316      	movs	r3, #22
 800e300:	6003      	str	r3, [r0, #0]
 800e302:	2001      	movs	r0, #1
 800e304:	e7e7      	b.n	800e2d6 <_raise_r+0x12>
 800e306:	2400      	movs	r4, #0
 800e308:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e30c:	4628      	mov	r0, r5
 800e30e:	4798      	blx	r3
 800e310:	2000      	movs	r0, #0
 800e312:	e7e0      	b.n	800e2d6 <_raise_r+0x12>

0800e314 <raise>:
 800e314:	4b02      	ldr	r3, [pc, #8]	; (800e320 <raise+0xc>)
 800e316:	4601      	mov	r1, r0
 800e318:	6818      	ldr	r0, [r3, #0]
 800e31a:	f7ff bfd3 	b.w	800e2c4 <_raise_r>
 800e31e:	bf00      	nop
 800e320:	200005fc 	.word	0x200005fc

0800e324 <_kill_r>:
 800e324:	b538      	push	{r3, r4, r5, lr}
 800e326:	4d07      	ldr	r5, [pc, #28]	; (800e344 <_kill_r+0x20>)
 800e328:	2300      	movs	r3, #0
 800e32a:	4604      	mov	r4, r0
 800e32c:	4608      	mov	r0, r1
 800e32e:	4611      	mov	r1, r2
 800e330:	602b      	str	r3, [r5, #0]
 800e332:	f7f7 fe4b 	bl	8005fcc <_kill>
 800e336:	1c43      	adds	r3, r0, #1
 800e338:	d102      	bne.n	800e340 <_kill_r+0x1c>
 800e33a:	682b      	ldr	r3, [r5, #0]
 800e33c:	b103      	cbz	r3, 800e340 <_kill_r+0x1c>
 800e33e:	6023      	str	r3, [r4, #0]
 800e340:	bd38      	pop	{r3, r4, r5, pc}
 800e342:	bf00      	nop
 800e344:	20001dc8 	.word	0x20001dc8

0800e348 <_getpid_r>:
 800e348:	f7f7 be3e 	b.w	8005fc8 <_getpid>

0800e34c <__swhatbuf_r>:
 800e34c:	b570      	push	{r4, r5, r6, lr}
 800e34e:	460c      	mov	r4, r1
 800e350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e354:	2900      	cmp	r1, #0
 800e356:	b096      	sub	sp, #88	; 0x58
 800e358:	4615      	mov	r5, r2
 800e35a:	461e      	mov	r6, r3
 800e35c:	da0d      	bge.n	800e37a <__swhatbuf_r+0x2e>
 800e35e:	89a3      	ldrh	r3, [r4, #12]
 800e360:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e364:	f04f 0100 	mov.w	r1, #0
 800e368:	bf0c      	ite	eq
 800e36a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e36e:	2340      	movne	r3, #64	; 0x40
 800e370:	2000      	movs	r0, #0
 800e372:	6031      	str	r1, [r6, #0]
 800e374:	602b      	str	r3, [r5, #0]
 800e376:	b016      	add	sp, #88	; 0x58
 800e378:	bd70      	pop	{r4, r5, r6, pc}
 800e37a:	466a      	mov	r2, sp
 800e37c:	f000 f848 	bl	800e410 <_fstat_r>
 800e380:	2800      	cmp	r0, #0
 800e382:	dbec      	blt.n	800e35e <__swhatbuf_r+0x12>
 800e384:	9901      	ldr	r1, [sp, #4]
 800e386:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e38a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e38e:	4259      	negs	r1, r3
 800e390:	4159      	adcs	r1, r3
 800e392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e396:	e7eb      	b.n	800e370 <__swhatbuf_r+0x24>

0800e398 <__smakebuf_r>:
 800e398:	898b      	ldrh	r3, [r1, #12]
 800e39a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e39c:	079d      	lsls	r5, r3, #30
 800e39e:	4606      	mov	r6, r0
 800e3a0:	460c      	mov	r4, r1
 800e3a2:	d507      	bpl.n	800e3b4 <__smakebuf_r+0x1c>
 800e3a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e3a8:	6023      	str	r3, [r4, #0]
 800e3aa:	6123      	str	r3, [r4, #16]
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	6163      	str	r3, [r4, #20]
 800e3b0:	b002      	add	sp, #8
 800e3b2:	bd70      	pop	{r4, r5, r6, pc}
 800e3b4:	ab01      	add	r3, sp, #4
 800e3b6:	466a      	mov	r2, sp
 800e3b8:	f7ff ffc8 	bl	800e34c <__swhatbuf_r>
 800e3bc:	9900      	ldr	r1, [sp, #0]
 800e3be:	4605      	mov	r5, r0
 800e3c0:	4630      	mov	r0, r6
 800e3c2:	f7fe fecb 	bl	800d15c <_malloc_r>
 800e3c6:	b948      	cbnz	r0, 800e3dc <__smakebuf_r+0x44>
 800e3c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3cc:	059a      	lsls	r2, r3, #22
 800e3ce:	d4ef      	bmi.n	800e3b0 <__smakebuf_r+0x18>
 800e3d0:	f023 0303 	bic.w	r3, r3, #3
 800e3d4:	f043 0302 	orr.w	r3, r3, #2
 800e3d8:	81a3      	strh	r3, [r4, #12]
 800e3da:	e7e3      	b.n	800e3a4 <__smakebuf_r+0xc>
 800e3dc:	89a3      	ldrh	r3, [r4, #12]
 800e3de:	6020      	str	r0, [r4, #0]
 800e3e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e3e4:	81a3      	strh	r3, [r4, #12]
 800e3e6:	9b00      	ldr	r3, [sp, #0]
 800e3e8:	6163      	str	r3, [r4, #20]
 800e3ea:	9b01      	ldr	r3, [sp, #4]
 800e3ec:	6120      	str	r0, [r4, #16]
 800e3ee:	b15b      	cbz	r3, 800e408 <__smakebuf_r+0x70>
 800e3f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e3f4:	4630      	mov	r0, r6
 800e3f6:	f000 f81d 	bl	800e434 <_isatty_r>
 800e3fa:	b128      	cbz	r0, 800e408 <__smakebuf_r+0x70>
 800e3fc:	89a3      	ldrh	r3, [r4, #12]
 800e3fe:	f023 0303 	bic.w	r3, r3, #3
 800e402:	f043 0301 	orr.w	r3, r3, #1
 800e406:	81a3      	strh	r3, [r4, #12]
 800e408:	89a3      	ldrh	r3, [r4, #12]
 800e40a:	431d      	orrs	r5, r3
 800e40c:	81a5      	strh	r5, [r4, #12]
 800e40e:	e7cf      	b.n	800e3b0 <__smakebuf_r+0x18>

0800e410 <_fstat_r>:
 800e410:	b538      	push	{r3, r4, r5, lr}
 800e412:	4d07      	ldr	r5, [pc, #28]	; (800e430 <_fstat_r+0x20>)
 800e414:	2300      	movs	r3, #0
 800e416:	4604      	mov	r4, r0
 800e418:	4608      	mov	r0, r1
 800e41a:	4611      	mov	r1, r2
 800e41c:	602b      	str	r3, [r5, #0]
 800e41e:	f7f7 fe03 	bl	8006028 <_fstat>
 800e422:	1c43      	adds	r3, r0, #1
 800e424:	d102      	bne.n	800e42c <_fstat_r+0x1c>
 800e426:	682b      	ldr	r3, [r5, #0]
 800e428:	b103      	cbz	r3, 800e42c <_fstat_r+0x1c>
 800e42a:	6023      	str	r3, [r4, #0]
 800e42c:	bd38      	pop	{r3, r4, r5, pc}
 800e42e:	bf00      	nop
 800e430:	20001dc8 	.word	0x20001dc8

0800e434 <_isatty_r>:
 800e434:	b538      	push	{r3, r4, r5, lr}
 800e436:	4d06      	ldr	r5, [pc, #24]	; (800e450 <_isatty_r+0x1c>)
 800e438:	2300      	movs	r3, #0
 800e43a:	4604      	mov	r4, r0
 800e43c:	4608      	mov	r0, r1
 800e43e:	602b      	str	r3, [r5, #0]
 800e440:	f7f7 fdf8 	bl	8006034 <_isatty>
 800e444:	1c43      	adds	r3, r0, #1
 800e446:	d102      	bne.n	800e44e <_isatty_r+0x1a>
 800e448:	682b      	ldr	r3, [r5, #0]
 800e44a:	b103      	cbz	r3, 800e44e <_isatty_r+0x1a>
 800e44c:	6023      	str	r3, [r4, #0]
 800e44e:	bd38      	pop	{r3, r4, r5, pc}
 800e450:	20001dc8 	.word	0x20001dc8

0800e454 <fmod>:
 800e454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e456:	ed2d 8b02 	vpush	{d8}
 800e45a:	ec57 6b10 	vmov	r6, r7, d0
 800e45e:	ec55 4b11 	vmov	r4, r5, d1
 800e462:	f000 f9b5 	bl	800e7d0 <__ieee754_fmod>
 800e466:	4622      	mov	r2, r4
 800e468:	462b      	mov	r3, r5
 800e46a:	4630      	mov	r0, r6
 800e46c:	4639      	mov	r1, r7
 800e46e:	eeb0 8a40 	vmov.f32	s16, s0
 800e472:	eef0 8a60 	vmov.f32	s17, s1
 800e476:	f7f2 fb81 	bl	8000b7c <__aeabi_dcmpun>
 800e47a:	b990      	cbnz	r0, 800e4a2 <fmod+0x4e>
 800e47c:	2200      	movs	r2, #0
 800e47e:	2300      	movs	r3, #0
 800e480:	4620      	mov	r0, r4
 800e482:	4629      	mov	r1, r5
 800e484:	f7f2 fb48 	bl	8000b18 <__aeabi_dcmpeq>
 800e488:	b158      	cbz	r0, 800e4a2 <fmod+0x4e>
 800e48a:	f7fd ff3d 	bl	800c308 <__errno>
 800e48e:	2321      	movs	r3, #33	; 0x21
 800e490:	6003      	str	r3, [r0, #0]
 800e492:	2200      	movs	r2, #0
 800e494:	2300      	movs	r3, #0
 800e496:	4610      	mov	r0, r2
 800e498:	4619      	mov	r1, r3
 800e49a:	f7f2 f9ff 	bl	800089c <__aeabi_ddiv>
 800e49e:	ec41 0b18 	vmov	d8, r0, r1
 800e4a2:	eeb0 0a48 	vmov.f32	s0, s16
 800e4a6:	eef0 0a68 	vmov.f32	s1, s17
 800e4aa:	ecbd 8b02 	vpop	{d8}
 800e4ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e4b0 <sqrt>:
 800e4b0:	b538      	push	{r3, r4, r5, lr}
 800e4b2:	ed2d 8b02 	vpush	{d8}
 800e4b6:	ec55 4b10 	vmov	r4, r5, d0
 800e4ba:	f000 f8af 	bl	800e61c <__ieee754_sqrt>
 800e4be:	4622      	mov	r2, r4
 800e4c0:	462b      	mov	r3, r5
 800e4c2:	4620      	mov	r0, r4
 800e4c4:	4629      	mov	r1, r5
 800e4c6:	eeb0 8a40 	vmov.f32	s16, s0
 800e4ca:	eef0 8a60 	vmov.f32	s17, s1
 800e4ce:	f7f2 fb55 	bl	8000b7c <__aeabi_dcmpun>
 800e4d2:	b990      	cbnz	r0, 800e4fa <sqrt+0x4a>
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	4620      	mov	r0, r4
 800e4da:	4629      	mov	r1, r5
 800e4dc:	f7f2 fb26 	bl	8000b2c <__aeabi_dcmplt>
 800e4e0:	b158      	cbz	r0, 800e4fa <sqrt+0x4a>
 800e4e2:	f7fd ff11 	bl	800c308 <__errno>
 800e4e6:	2321      	movs	r3, #33	; 0x21
 800e4e8:	6003      	str	r3, [r0, #0]
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	4610      	mov	r0, r2
 800e4f0:	4619      	mov	r1, r3
 800e4f2:	f7f2 f9d3 	bl	800089c <__aeabi_ddiv>
 800e4f6:	ec41 0b18 	vmov	d8, r0, r1
 800e4fa:	eeb0 0a48 	vmov.f32	s0, s16
 800e4fe:	eef0 0a68 	vmov.f32	s1, s17
 800e502:	ecbd 8b02 	vpop	{d8}
 800e506:	bd38      	pop	{r3, r4, r5, pc}

0800e508 <cosf>:
 800e508:	ee10 3a10 	vmov	r3, s0
 800e50c:	b507      	push	{r0, r1, r2, lr}
 800e50e:	4a1e      	ldr	r2, [pc, #120]	; (800e588 <cosf+0x80>)
 800e510:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e514:	4293      	cmp	r3, r2
 800e516:	dc06      	bgt.n	800e526 <cosf+0x1e>
 800e518:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800e58c <cosf+0x84>
 800e51c:	b003      	add	sp, #12
 800e51e:	f85d eb04 	ldr.w	lr, [sp], #4
 800e522:	f000 ba63 	b.w	800e9ec <__kernel_cosf>
 800e526:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e52a:	db04      	blt.n	800e536 <cosf+0x2e>
 800e52c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e530:	b003      	add	sp, #12
 800e532:	f85d fb04 	ldr.w	pc, [sp], #4
 800e536:	4668      	mov	r0, sp
 800e538:	f000 fafe 	bl	800eb38 <__ieee754_rem_pio2f>
 800e53c:	f000 0003 	and.w	r0, r0, #3
 800e540:	2801      	cmp	r0, #1
 800e542:	d009      	beq.n	800e558 <cosf+0x50>
 800e544:	2802      	cmp	r0, #2
 800e546:	d010      	beq.n	800e56a <cosf+0x62>
 800e548:	b9b0      	cbnz	r0, 800e578 <cosf+0x70>
 800e54a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e54e:	ed9d 0a00 	vldr	s0, [sp]
 800e552:	f000 fa4b 	bl	800e9ec <__kernel_cosf>
 800e556:	e7eb      	b.n	800e530 <cosf+0x28>
 800e558:	eddd 0a01 	vldr	s1, [sp, #4]
 800e55c:	ed9d 0a00 	vldr	s0, [sp]
 800e560:	f000 faa2 	bl	800eaa8 <__kernel_sinf>
 800e564:	eeb1 0a40 	vneg.f32	s0, s0
 800e568:	e7e2      	b.n	800e530 <cosf+0x28>
 800e56a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e56e:	ed9d 0a00 	vldr	s0, [sp]
 800e572:	f000 fa3b 	bl	800e9ec <__kernel_cosf>
 800e576:	e7f5      	b.n	800e564 <cosf+0x5c>
 800e578:	eddd 0a01 	vldr	s1, [sp, #4]
 800e57c:	ed9d 0a00 	vldr	s0, [sp]
 800e580:	2001      	movs	r0, #1
 800e582:	f000 fa91 	bl	800eaa8 <__kernel_sinf>
 800e586:	e7d3      	b.n	800e530 <cosf+0x28>
 800e588:	3f490fd8 	.word	0x3f490fd8
 800e58c:	00000000 	.word	0x00000000

0800e590 <sinf>:
 800e590:	ee10 3a10 	vmov	r3, s0
 800e594:	b507      	push	{r0, r1, r2, lr}
 800e596:	4a1f      	ldr	r2, [pc, #124]	; (800e614 <sinf+0x84>)
 800e598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e59c:	4293      	cmp	r3, r2
 800e59e:	dc07      	bgt.n	800e5b0 <sinf+0x20>
 800e5a0:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800e618 <sinf+0x88>
 800e5a4:	2000      	movs	r0, #0
 800e5a6:	b003      	add	sp, #12
 800e5a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5ac:	f000 ba7c 	b.w	800eaa8 <__kernel_sinf>
 800e5b0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e5b4:	db04      	blt.n	800e5c0 <sinf+0x30>
 800e5b6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e5ba:	b003      	add	sp, #12
 800e5bc:	f85d fb04 	ldr.w	pc, [sp], #4
 800e5c0:	4668      	mov	r0, sp
 800e5c2:	f000 fab9 	bl	800eb38 <__ieee754_rem_pio2f>
 800e5c6:	f000 0003 	and.w	r0, r0, #3
 800e5ca:	2801      	cmp	r0, #1
 800e5cc:	d00a      	beq.n	800e5e4 <sinf+0x54>
 800e5ce:	2802      	cmp	r0, #2
 800e5d0:	d00f      	beq.n	800e5f2 <sinf+0x62>
 800e5d2:	b9c0      	cbnz	r0, 800e606 <sinf+0x76>
 800e5d4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5d8:	ed9d 0a00 	vldr	s0, [sp]
 800e5dc:	2001      	movs	r0, #1
 800e5de:	f000 fa63 	bl	800eaa8 <__kernel_sinf>
 800e5e2:	e7ea      	b.n	800e5ba <sinf+0x2a>
 800e5e4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5e8:	ed9d 0a00 	vldr	s0, [sp]
 800e5ec:	f000 f9fe 	bl	800e9ec <__kernel_cosf>
 800e5f0:	e7e3      	b.n	800e5ba <sinf+0x2a>
 800e5f2:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5f6:	ed9d 0a00 	vldr	s0, [sp]
 800e5fa:	2001      	movs	r0, #1
 800e5fc:	f000 fa54 	bl	800eaa8 <__kernel_sinf>
 800e600:	eeb1 0a40 	vneg.f32	s0, s0
 800e604:	e7d9      	b.n	800e5ba <sinf+0x2a>
 800e606:	eddd 0a01 	vldr	s1, [sp, #4]
 800e60a:	ed9d 0a00 	vldr	s0, [sp]
 800e60e:	f000 f9ed 	bl	800e9ec <__kernel_cosf>
 800e612:	e7f5      	b.n	800e600 <sinf+0x70>
 800e614:	3f490fd8 	.word	0x3f490fd8
 800e618:	00000000 	.word	0x00000000

0800e61c <__ieee754_sqrt>:
 800e61c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e620:	ec55 4b10 	vmov	r4, r5, d0
 800e624:	4e67      	ldr	r6, [pc, #412]	; (800e7c4 <__ieee754_sqrt+0x1a8>)
 800e626:	43ae      	bics	r6, r5
 800e628:	ee10 0a10 	vmov	r0, s0
 800e62c:	ee10 2a10 	vmov	r2, s0
 800e630:	4629      	mov	r1, r5
 800e632:	462b      	mov	r3, r5
 800e634:	d10d      	bne.n	800e652 <__ieee754_sqrt+0x36>
 800e636:	f7f2 f807 	bl	8000648 <__aeabi_dmul>
 800e63a:	4602      	mov	r2, r0
 800e63c:	460b      	mov	r3, r1
 800e63e:	4620      	mov	r0, r4
 800e640:	4629      	mov	r1, r5
 800e642:	f7f1 fe4b 	bl	80002dc <__adddf3>
 800e646:	4604      	mov	r4, r0
 800e648:	460d      	mov	r5, r1
 800e64a:	ec45 4b10 	vmov	d0, r4, r5
 800e64e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e652:	2d00      	cmp	r5, #0
 800e654:	dc0b      	bgt.n	800e66e <__ieee754_sqrt+0x52>
 800e656:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e65a:	4326      	orrs	r6, r4
 800e65c:	d0f5      	beq.n	800e64a <__ieee754_sqrt+0x2e>
 800e65e:	b135      	cbz	r5, 800e66e <__ieee754_sqrt+0x52>
 800e660:	f7f1 fe3a 	bl	80002d8 <__aeabi_dsub>
 800e664:	4602      	mov	r2, r0
 800e666:	460b      	mov	r3, r1
 800e668:	f7f2 f918 	bl	800089c <__aeabi_ddiv>
 800e66c:	e7eb      	b.n	800e646 <__ieee754_sqrt+0x2a>
 800e66e:	1509      	asrs	r1, r1, #20
 800e670:	f000 808d 	beq.w	800e78e <__ieee754_sqrt+0x172>
 800e674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e678:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800e67c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e680:	07c9      	lsls	r1, r1, #31
 800e682:	bf5c      	itt	pl
 800e684:	005b      	lslpl	r3, r3, #1
 800e686:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800e68a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e68e:	bf58      	it	pl
 800e690:	0052      	lslpl	r2, r2, #1
 800e692:	2500      	movs	r5, #0
 800e694:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e698:	1076      	asrs	r6, r6, #1
 800e69a:	0052      	lsls	r2, r2, #1
 800e69c:	f04f 0e16 	mov.w	lr, #22
 800e6a0:	46ac      	mov	ip, r5
 800e6a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e6a6:	eb0c 0001 	add.w	r0, ip, r1
 800e6aa:	4298      	cmp	r0, r3
 800e6ac:	bfde      	ittt	le
 800e6ae:	1a1b      	suble	r3, r3, r0
 800e6b0:	eb00 0c01 	addle.w	ip, r0, r1
 800e6b4:	186d      	addle	r5, r5, r1
 800e6b6:	005b      	lsls	r3, r3, #1
 800e6b8:	f1be 0e01 	subs.w	lr, lr, #1
 800e6bc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e6c0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e6c4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e6c8:	d1ed      	bne.n	800e6a6 <__ieee754_sqrt+0x8a>
 800e6ca:	4674      	mov	r4, lr
 800e6cc:	2720      	movs	r7, #32
 800e6ce:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e6d2:	4563      	cmp	r3, ip
 800e6d4:	eb01 000e 	add.w	r0, r1, lr
 800e6d8:	dc02      	bgt.n	800e6e0 <__ieee754_sqrt+0xc4>
 800e6da:	d113      	bne.n	800e704 <__ieee754_sqrt+0xe8>
 800e6dc:	4290      	cmp	r0, r2
 800e6de:	d811      	bhi.n	800e704 <__ieee754_sqrt+0xe8>
 800e6e0:	2800      	cmp	r0, #0
 800e6e2:	eb00 0e01 	add.w	lr, r0, r1
 800e6e6:	da57      	bge.n	800e798 <__ieee754_sqrt+0x17c>
 800e6e8:	f1be 0f00 	cmp.w	lr, #0
 800e6ec:	db54      	blt.n	800e798 <__ieee754_sqrt+0x17c>
 800e6ee:	f10c 0801 	add.w	r8, ip, #1
 800e6f2:	eba3 030c 	sub.w	r3, r3, ip
 800e6f6:	4290      	cmp	r0, r2
 800e6f8:	bf88      	it	hi
 800e6fa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e6fe:	1a12      	subs	r2, r2, r0
 800e700:	440c      	add	r4, r1
 800e702:	46c4      	mov	ip, r8
 800e704:	005b      	lsls	r3, r3, #1
 800e706:	3f01      	subs	r7, #1
 800e708:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e70c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e710:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e714:	d1dd      	bne.n	800e6d2 <__ieee754_sqrt+0xb6>
 800e716:	4313      	orrs	r3, r2
 800e718:	d01b      	beq.n	800e752 <__ieee754_sqrt+0x136>
 800e71a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e7c8 <__ieee754_sqrt+0x1ac>
 800e71e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800e7cc <__ieee754_sqrt+0x1b0>
 800e722:	e9da 0100 	ldrd	r0, r1, [sl]
 800e726:	e9db 2300 	ldrd	r2, r3, [fp]
 800e72a:	f7f1 fdd5 	bl	80002d8 <__aeabi_dsub>
 800e72e:	e9da 8900 	ldrd	r8, r9, [sl]
 800e732:	4602      	mov	r2, r0
 800e734:	460b      	mov	r3, r1
 800e736:	4640      	mov	r0, r8
 800e738:	4649      	mov	r1, r9
 800e73a:	f7f2 fa01 	bl	8000b40 <__aeabi_dcmple>
 800e73e:	b140      	cbz	r0, 800e752 <__ieee754_sqrt+0x136>
 800e740:	f1b4 3fff 	cmp.w	r4, #4294967295
 800e744:	e9da 0100 	ldrd	r0, r1, [sl]
 800e748:	e9db 2300 	ldrd	r2, r3, [fp]
 800e74c:	d126      	bne.n	800e79c <__ieee754_sqrt+0x180>
 800e74e:	3501      	adds	r5, #1
 800e750:	463c      	mov	r4, r7
 800e752:	106a      	asrs	r2, r5, #1
 800e754:	0863      	lsrs	r3, r4, #1
 800e756:	07e9      	lsls	r1, r5, #31
 800e758:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e75c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e760:	bf48      	it	mi
 800e762:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e766:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800e76a:	461c      	mov	r4, r3
 800e76c:	e76d      	b.n	800e64a <__ieee754_sqrt+0x2e>
 800e76e:	0ad3      	lsrs	r3, r2, #11
 800e770:	3815      	subs	r0, #21
 800e772:	0552      	lsls	r2, r2, #21
 800e774:	2b00      	cmp	r3, #0
 800e776:	d0fa      	beq.n	800e76e <__ieee754_sqrt+0x152>
 800e778:	02dc      	lsls	r4, r3, #11
 800e77a:	d50a      	bpl.n	800e792 <__ieee754_sqrt+0x176>
 800e77c:	f1c1 0420 	rsb	r4, r1, #32
 800e780:	fa22 f404 	lsr.w	r4, r2, r4
 800e784:	1e4d      	subs	r5, r1, #1
 800e786:	408a      	lsls	r2, r1
 800e788:	4323      	orrs	r3, r4
 800e78a:	1b41      	subs	r1, r0, r5
 800e78c:	e772      	b.n	800e674 <__ieee754_sqrt+0x58>
 800e78e:	4608      	mov	r0, r1
 800e790:	e7f0      	b.n	800e774 <__ieee754_sqrt+0x158>
 800e792:	005b      	lsls	r3, r3, #1
 800e794:	3101      	adds	r1, #1
 800e796:	e7ef      	b.n	800e778 <__ieee754_sqrt+0x15c>
 800e798:	46e0      	mov	r8, ip
 800e79a:	e7aa      	b.n	800e6f2 <__ieee754_sqrt+0xd6>
 800e79c:	f7f1 fd9e 	bl	80002dc <__adddf3>
 800e7a0:	e9da 8900 	ldrd	r8, r9, [sl]
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	4640      	mov	r0, r8
 800e7aa:	4649      	mov	r1, r9
 800e7ac:	f7f2 f9be 	bl	8000b2c <__aeabi_dcmplt>
 800e7b0:	b120      	cbz	r0, 800e7bc <__ieee754_sqrt+0x1a0>
 800e7b2:	1ca0      	adds	r0, r4, #2
 800e7b4:	bf08      	it	eq
 800e7b6:	3501      	addeq	r5, #1
 800e7b8:	3402      	adds	r4, #2
 800e7ba:	e7ca      	b.n	800e752 <__ieee754_sqrt+0x136>
 800e7bc:	3401      	adds	r4, #1
 800e7be:	f024 0401 	bic.w	r4, r4, #1
 800e7c2:	e7c6      	b.n	800e752 <__ieee754_sqrt+0x136>
 800e7c4:	7ff00000 	.word	0x7ff00000
 800e7c8:	20000770 	.word	0x20000770
 800e7cc:	20000778 	.word	0x20000778

0800e7d0 <__ieee754_fmod>:
 800e7d0:	ec53 2b11 	vmov	r2, r3, d1
 800e7d4:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800e7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7dc:	ea5c 0402 	orrs.w	r4, ip, r2
 800e7e0:	ec51 0b10 	vmov	r0, r1, d0
 800e7e4:	ee11 7a10 	vmov	r7, s2
 800e7e8:	ee11 ea10 	vmov	lr, s2
 800e7ec:	461e      	mov	r6, r3
 800e7ee:	d00c      	beq.n	800e80a <__ieee754_fmod+0x3a>
 800e7f0:	4c78      	ldr	r4, [pc, #480]	; (800e9d4 <__ieee754_fmod+0x204>)
 800e7f2:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800e7f6:	45a0      	cmp	r8, r4
 800e7f8:	4689      	mov	r9, r1
 800e7fa:	dc06      	bgt.n	800e80a <__ieee754_fmod+0x3a>
 800e7fc:	4254      	negs	r4, r2
 800e7fe:	4d76      	ldr	r5, [pc, #472]	; (800e9d8 <__ieee754_fmod+0x208>)
 800e800:	4314      	orrs	r4, r2
 800e802:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800e806:	42ac      	cmp	r4, r5
 800e808:	d909      	bls.n	800e81e <__ieee754_fmod+0x4e>
 800e80a:	f7f1 ff1d 	bl	8000648 <__aeabi_dmul>
 800e80e:	4602      	mov	r2, r0
 800e810:	460b      	mov	r3, r1
 800e812:	f7f2 f843 	bl	800089c <__aeabi_ddiv>
 800e816:	ec41 0b10 	vmov	d0, r0, r1
 800e81a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e81e:	45e0      	cmp	r8, ip
 800e820:	ee10 aa10 	vmov	sl, s0
 800e824:	ee10 4a10 	vmov	r4, s0
 800e828:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e82c:	dc09      	bgt.n	800e842 <__ieee754_fmod+0x72>
 800e82e:	dbf2      	blt.n	800e816 <__ieee754_fmod+0x46>
 800e830:	4290      	cmp	r0, r2
 800e832:	d3f0      	bcc.n	800e816 <__ieee754_fmod+0x46>
 800e834:	d105      	bne.n	800e842 <__ieee754_fmod+0x72>
 800e836:	4b69      	ldr	r3, [pc, #420]	; (800e9dc <__ieee754_fmod+0x20c>)
 800e838:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800e83c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e840:	e7e9      	b.n	800e816 <__ieee754_fmod+0x46>
 800e842:	4a65      	ldr	r2, [pc, #404]	; (800e9d8 <__ieee754_fmod+0x208>)
 800e844:	ea19 0f02 	tst.w	r9, r2
 800e848:	d148      	bne.n	800e8dc <__ieee754_fmod+0x10c>
 800e84a:	f1b8 0f00 	cmp.w	r8, #0
 800e84e:	d13d      	bne.n	800e8cc <__ieee754_fmod+0xfc>
 800e850:	4963      	ldr	r1, [pc, #396]	; (800e9e0 <__ieee754_fmod+0x210>)
 800e852:	4653      	mov	r3, sl
 800e854:	2b00      	cmp	r3, #0
 800e856:	dc36      	bgt.n	800e8c6 <__ieee754_fmod+0xf6>
 800e858:	4216      	tst	r6, r2
 800e85a:	d14f      	bne.n	800e8fc <__ieee754_fmod+0x12c>
 800e85c:	f1bc 0f00 	cmp.w	ip, #0
 800e860:	d144      	bne.n	800e8ec <__ieee754_fmod+0x11c>
 800e862:	4a5f      	ldr	r2, [pc, #380]	; (800e9e0 <__ieee754_fmod+0x210>)
 800e864:	463b      	mov	r3, r7
 800e866:	2b00      	cmp	r3, #0
 800e868:	dc3d      	bgt.n	800e8e6 <__ieee754_fmod+0x116>
 800e86a:	485e      	ldr	r0, [pc, #376]	; (800e9e4 <__ieee754_fmod+0x214>)
 800e86c:	4281      	cmp	r1, r0
 800e86e:	db4a      	blt.n	800e906 <__ieee754_fmod+0x136>
 800e870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e874:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e878:	485a      	ldr	r0, [pc, #360]	; (800e9e4 <__ieee754_fmod+0x214>)
 800e87a:	4282      	cmp	r2, r0
 800e87c:	db57      	blt.n	800e92e <__ieee754_fmod+0x15e>
 800e87e:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800e882:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800e886:	1a89      	subs	r1, r1, r2
 800e888:	1b98      	subs	r0, r3, r6
 800e88a:	eba4 070e 	sub.w	r7, r4, lr
 800e88e:	2900      	cmp	r1, #0
 800e890:	d162      	bne.n	800e958 <__ieee754_fmod+0x188>
 800e892:	4574      	cmp	r4, lr
 800e894:	bf38      	it	cc
 800e896:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800e89a:	2800      	cmp	r0, #0
 800e89c:	bfa4      	itt	ge
 800e89e:	463c      	movge	r4, r7
 800e8a0:	4603      	movge	r3, r0
 800e8a2:	ea53 0104 	orrs.w	r1, r3, r4
 800e8a6:	d0c6      	beq.n	800e836 <__ieee754_fmod+0x66>
 800e8a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e8ac:	db69      	blt.n	800e982 <__ieee754_fmod+0x1b2>
 800e8ae:	494d      	ldr	r1, [pc, #308]	; (800e9e4 <__ieee754_fmod+0x214>)
 800e8b0:	428a      	cmp	r2, r1
 800e8b2:	db6c      	blt.n	800e98e <__ieee754_fmod+0x1be>
 800e8b4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e8b8:	432b      	orrs	r3, r5
 800e8ba:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800e8be:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e8c2:	4620      	mov	r0, r4
 800e8c4:	e7a7      	b.n	800e816 <__ieee754_fmod+0x46>
 800e8c6:	3901      	subs	r1, #1
 800e8c8:	005b      	lsls	r3, r3, #1
 800e8ca:	e7c3      	b.n	800e854 <__ieee754_fmod+0x84>
 800e8cc:	4945      	ldr	r1, [pc, #276]	; (800e9e4 <__ieee754_fmod+0x214>)
 800e8ce:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	ddc0      	ble.n	800e858 <__ieee754_fmod+0x88>
 800e8d6:	3901      	subs	r1, #1
 800e8d8:	005b      	lsls	r3, r3, #1
 800e8da:	e7fa      	b.n	800e8d2 <__ieee754_fmod+0x102>
 800e8dc:	ea4f 5128 	mov.w	r1, r8, asr #20
 800e8e0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e8e4:	e7b8      	b.n	800e858 <__ieee754_fmod+0x88>
 800e8e6:	3a01      	subs	r2, #1
 800e8e8:	005b      	lsls	r3, r3, #1
 800e8ea:	e7bc      	b.n	800e866 <__ieee754_fmod+0x96>
 800e8ec:	4a3d      	ldr	r2, [pc, #244]	; (800e9e4 <__ieee754_fmod+0x214>)
 800e8ee:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	ddb9      	ble.n	800e86a <__ieee754_fmod+0x9a>
 800e8f6:	3a01      	subs	r2, #1
 800e8f8:	005b      	lsls	r3, r3, #1
 800e8fa:	e7fa      	b.n	800e8f2 <__ieee754_fmod+0x122>
 800e8fc:	ea4f 522c 	mov.w	r2, ip, asr #20
 800e900:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e904:	e7b1      	b.n	800e86a <__ieee754_fmod+0x9a>
 800e906:	1a40      	subs	r0, r0, r1
 800e908:	281f      	cmp	r0, #31
 800e90a:	dc0a      	bgt.n	800e922 <__ieee754_fmod+0x152>
 800e90c:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800e910:	fa08 f800 	lsl.w	r8, r8, r0
 800e914:	fa2a f303 	lsr.w	r3, sl, r3
 800e918:	ea43 0308 	orr.w	r3, r3, r8
 800e91c:	fa0a f400 	lsl.w	r4, sl, r0
 800e920:	e7aa      	b.n	800e878 <__ieee754_fmod+0xa8>
 800e922:	4b31      	ldr	r3, [pc, #196]	; (800e9e8 <__ieee754_fmod+0x218>)
 800e924:	1a5b      	subs	r3, r3, r1
 800e926:	fa0a f303 	lsl.w	r3, sl, r3
 800e92a:	2400      	movs	r4, #0
 800e92c:	e7a4      	b.n	800e878 <__ieee754_fmod+0xa8>
 800e92e:	1a80      	subs	r0, r0, r2
 800e930:	281f      	cmp	r0, #31
 800e932:	dc0a      	bgt.n	800e94a <__ieee754_fmod+0x17a>
 800e934:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 800e938:	fa0c fc00 	lsl.w	ip, ip, r0
 800e93c:	fa27 f606 	lsr.w	r6, r7, r6
 800e940:	ea46 060c 	orr.w	r6, r6, ip
 800e944:	fa07 fe00 	lsl.w	lr, r7, r0
 800e948:	e79d      	b.n	800e886 <__ieee754_fmod+0xb6>
 800e94a:	4e27      	ldr	r6, [pc, #156]	; (800e9e8 <__ieee754_fmod+0x218>)
 800e94c:	1ab6      	subs	r6, r6, r2
 800e94e:	fa07 f606 	lsl.w	r6, r7, r6
 800e952:	f04f 0e00 	mov.w	lr, #0
 800e956:	e796      	b.n	800e886 <__ieee754_fmod+0xb6>
 800e958:	4574      	cmp	r4, lr
 800e95a:	bf38      	it	cc
 800e95c:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800e960:	2800      	cmp	r0, #0
 800e962:	da05      	bge.n	800e970 <__ieee754_fmod+0x1a0>
 800e964:	0fe0      	lsrs	r0, r4, #31
 800e966:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800e96a:	0064      	lsls	r4, r4, #1
 800e96c:	3901      	subs	r1, #1
 800e96e:	e78b      	b.n	800e888 <__ieee754_fmod+0xb8>
 800e970:	ea50 0307 	orrs.w	r3, r0, r7
 800e974:	f43f af5f 	beq.w	800e836 <__ieee754_fmod+0x66>
 800e978:	0ffb      	lsrs	r3, r7, #31
 800e97a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800e97e:	007c      	lsls	r4, r7, #1
 800e980:	e7f4      	b.n	800e96c <__ieee754_fmod+0x19c>
 800e982:	0fe1      	lsrs	r1, r4, #31
 800e984:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800e988:	0064      	lsls	r4, r4, #1
 800e98a:	3a01      	subs	r2, #1
 800e98c:	e78c      	b.n	800e8a8 <__ieee754_fmod+0xd8>
 800e98e:	1a89      	subs	r1, r1, r2
 800e990:	2914      	cmp	r1, #20
 800e992:	dc0a      	bgt.n	800e9aa <__ieee754_fmod+0x1da>
 800e994:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800e998:	fa03 f202 	lsl.w	r2, r3, r2
 800e99c:	40cc      	lsrs	r4, r1
 800e99e:	4322      	orrs	r2, r4
 800e9a0:	410b      	asrs	r3, r1
 800e9a2:	ea43 0105 	orr.w	r1, r3, r5
 800e9a6:	4610      	mov	r0, r2
 800e9a8:	e735      	b.n	800e816 <__ieee754_fmod+0x46>
 800e9aa:	291f      	cmp	r1, #31
 800e9ac:	dc07      	bgt.n	800e9be <__ieee754_fmod+0x1ee>
 800e9ae:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800e9b2:	40cc      	lsrs	r4, r1
 800e9b4:	fa03 f202 	lsl.w	r2, r3, r2
 800e9b8:	4322      	orrs	r2, r4
 800e9ba:	462b      	mov	r3, r5
 800e9bc:	e7f1      	b.n	800e9a2 <__ieee754_fmod+0x1d2>
 800e9be:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800e9c2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e9c6:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800e9ca:	32e2      	adds	r2, #226	; 0xe2
 800e9cc:	fa43 f202 	asr.w	r2, r3, r2
 800e9d0:	e7f3      	b.n	800e9ba <__ieee754_fmod+0x1ea>
 800e9d2:	bf00      	nop
 800e9d4:	7fefffff 	.word	0x7fefffff
 800e9d8:	7ff00000 	.word	0x7ff00000
 800e9dc:	0800f960 	.word	0x0800f960
 800e9e0:	fffffbed 	.word	0xfffffbed
 800e9e4:	fffffc02 	.word	0xfffffc02
 800e9e8:	fffffbe2 	.word	0xfffffbe2

0800e9ec <__kernel_cosf>:
 800e9ec:	ee10 3a10 	vmov	r3, s0
 800e9f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e9f4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e9f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e9fc:	da05      	bge.n	800ea0a <__kernel_cosf+0x1e>
 800e9fe:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ea02:	ee17 2a90 	vmov	r2, s15
 800ea06:	2a00      	cmp	r2, #0
 800ea08:	d03b      	beq.n	800ea82 <__kernel_cosf+0x96>
 800ea0a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ea0e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ea88 <__kernel_cosf+0x9c>
 800ea12:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800ea8c <__kernel_cosf+0xa0>
 800ea16:	4a1e      	ldr	r2, [pc, #120]	; (800ea90 <__kernel_cosf+0xa4>)
 800ea18:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ea1c:	4293      	cmp	r3, r2
 800ea1e:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800ea94 <__kernel_cosf+0xa8>
 800ea22:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ea26:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 800ea98 <__kernel_cosf+0xac>
 800ea2a:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ea2e:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800ea9c <__kernel_cosf+0xb0>
 800ea32:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ea36:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 800eaa0 <__kernel_cosf+0xb4>
 800ea3a:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ea3e:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800ea42:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ea46:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ea4a:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ea4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea52:	dc04      	bgt.n	800ea5e <__kernel_cosf+0x72>
 800ea54:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ea58:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800ea5c:	4770      	bx	lr
 800ea5e:	4a11      	ldr	r2, [pc, #68]	; (800eaa4 <__kernel_cosf+0xb8>)
 800ea60:	4293      	cmp	r3, r2
 800ea62:	bfda      	itte	le
 800ea64:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ea68:	ee07 3a10 	vmovle	s14, r3
 800ea6c:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800ea70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea74:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800ea78:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ea7c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ea80:	4770      	bx	lr
 800ea82:	eeb0 0a66 	vmov.f32	s0, s13
 800ea86:	4770      	bx	lr
 800ea88:	ad47d74e 	.word	0xad47d74e
 800ea8c:	310f74f6 	.word	0x310f74f6
 800ea90:	3e999999 	.word	0x3e999999
 800ea94:	b493f27c 	.word	0xb493f27c
 800ea98:	37d00d01 	.word	0x37d00d01
 800ea9c:	bab60b61 	.word	0xbab60b61
 800eaa0:	3d2aaaab 	.word	0x3d2aaaab
 800eaa4:	3f480000 	.word	0x3f480000

0800eaa8 <__kernel_sinf>:
 800eaa8:	ee10 3a10 	vmov	r3, s0
 800eaac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800eab0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800eab4:	da04      	bge.n	800eac0 <__kernel_sinf+0x18>
 800eab6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800eaba:	ee17 3a90 	vmov	r3, s15
 800eabe:	b35b      	cbz	r3, 800eb18 <__kernel_sinf+0x70>
 800eac0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800eac4:	eddf 7a15 	vldr	s15, [pc, #84]	; 800eb1c <__kernel_sinf+0x74>
 800eac8:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800eb20 <__kernel_sinf+0x78>
 800eacc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ead0:	eddf 7a14 	vldr	s15, [pc, #80]	; 800eb24 <__kernel_sinf+0x7c>
 800ead4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ead8:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800eb28 <__kernel_sinf+0x80>
 800eadc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800eae0:	eddf 7a12 	vldr	s15, [pc, #72]	; 800eb2c <__kernel_sinf+0x84>
 800eae4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800eae8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800eaec:	b930      	cbnz	r0, 800eafc <__kernel_sinf+0x54>
 800eaee:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800eb30 <__kernel_sinf+0x88>
 800eaf2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800eaf6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800eafa:	4770      	bx	lr
 800eafc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800eb00:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800eb04:	eee0 7a86 	vfma.f32	s15, s1, s12
 800eb08:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800eb0c:	eddf 7a09 	vldr	s15, [pc, #36]	; 800eb34 <__kernel_sinf+0x8c>
 800eb10:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800eb14:	ee30 0a60 	vsub.f32	s0, s0, s1
 800eb18:	4770      	bx	lr
 800eb1a:	bf00      	nop
 800eb1c:	2f2ec9d3 	.word	0x2f2ec9d3
 800eb20:	b2d72f34 	.word	0xb2d72f34
 800eb24:	3638ef1b 	.word	0x3638ef1b
 800eb28:	b9500d01 	.word	0xb9500d01
 800eb2c:	3c088889 	.word	0x3c088889
 800eb30:	be2aaaab 	.word	0xbe2aaaab
 800eb34:	3e2aaaab 	.word	0x3e2aaaab

0800eb38 <__ieee754_rem_pio2f>:
 800eb38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb3a:	ee10 6a10 	vmov	r6, s0
 800eb3e:	4b86      	ldr	r3, [pc, #536]	; (800ed58 <__ieee754_rem_pio2f+0x220>)
 800eb40:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800eb44:	429d      	cmp	r5, r3
 800eb46:	b087      	sub	sp, #28
 800eb48:	4604      	mov	r4, r0
 800eb4a:	dc05      	bgt.n	800eb58 <__ieee754_rem_pio2f+0x20>
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	ed80 0a00 	vstr	s0, [r0]
 800eb52:	6043      	str	r3, [r0, #4]
 800eb54:	2000      	movs	r0, #0
 800eb56:	e020      	b.n	800eb9a <__ieee754_rem_pio2f+0x62>
 800eb58:	4b80      	ldr	r3, [pc, #512]	; (800ed5c <__ieee754_rem_pio2f+0x224>)
 800eb5a:	429d      	cmp	r5, r3
 800eb5c:	dc38      	bgt.n	800ebd0 <__ieee754_rem_pio2f+0x98>
 800eb5e:	2e00      	cmp	r6, #0
 800eb60:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800ed60 <__ieee754_rem_pio2f+0x228>
 800eb64:	4b7f      	ldr	r3, [pc, #508]	; (800ed64 <__ieee754_rem_pio2f+0x22c>)
 800eb66:	f025 050f 	bic.w	r5, r5, #15
 800eb6a:	dd18      	ble.n	800eb9e <__ieee754_rem_pio2f+0x66>
 800eb6c:	429d      	cmp	r5, r3
 800eb6e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800eb72:	bf09      	itett	eq
 800eb74:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800ed68 <__ieee754_rem_pio2f+0x230>
 800eb78:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800ed6c <__ieee754_rem_pio2f+0x234>
 800eb7c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800eb80:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800ed70 <__ieee754_rem_pio2f+0x238>
 800eb84:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800eb88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eb8c:	edc0 6a00 	vstr	s13, [r0]
 800eb90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb94:	edc0 7a01 	vstr	s15, [r0, #4]
 800eb98:	2001      	movs	r0, #1
 800eb9a:	b007      	add	sp, #28
 800eb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb9e:	429d      	cmp	r5, r3
 800eba0:	ee70 7a07 	vadd.f32	s15, s0, s14
 800eba4:	bf09      	itett	eq
 800eba6:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800ed68 <__ieee754_rem_pio2f+0x230>
 800ebaa:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800ed6c <__ieee754_rem_pio2f+0x234>
 800ebae:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ebb2:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800ed70 <__ieee754_rem_pio2f+0x238>
 800ebb6:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ebba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ebbe:	edc0 6a00 	vstr	s13, [r0]
 800ebc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ebc6:	edc0 7a01 	vstr	s15, [r0, #4]
 800ebca:	f04f 30ff 	mov.w	r0, #4294967295
 800ebce:	e7e4      	b.n	800eb9a <__ieee754_rem_pio2f+0x62>
 800ebd0:	4b68      	ldr	r3, [pc, #416]	; (800ed74 <__ieee754_rem_pio2f+0x23c>)
 800ebd2:	429d      	cmp	r5, r3
 800ebd4:	dc71      	bgt.n	800ecba <__ieee754_rem_pio2f+0x182>
 800ebd6:	f000 f8db 	bl	800ed90 <fabsf>
 800ebda:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800ed78 <__ieee754_rem_pio2f+0x240>
 800ebde:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ebe2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ebe6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ebea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ebee:	ee17 0a90 	vmov	r0, s15
 800ebf2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ed60 <__ieee754_rem_pio2f+0x228>
 800ebf6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ebfa:	281f      	cmp	r0, #31
 800ebfc:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ed6c <__ieee754_rem_pio2f+0x234>
 800ec00:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec04:	eeb1 6a47 	vneg.f32	s12, s14
 800ec08:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ec0c:	ee16 2a90 	vmov	r2, s13
 800ec10:	dc1c      	bgt.n	800ec4c <__ieee754_rem_pio2f+0x114>
 800ec12:	495a      	ldr	r1, [pc, #360]	; (800ed7c <__ieee754_rem_pio2f+0x244>)
 800ec14:	1e47      	subs	r7, r0, #1
 800ec16:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800ec1a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800ec1e:	428b      	cmp	r3, r1
 800ec20:	d014      	beq.n	800ec4c <__ieee754_rem_pio2f+0x114>
 800ec22:	6022      	str	r2, [r4, #0]
 800ec24:	ed94 7a00 	vldr	s14, [r4]
 800ec28:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ec2c:	2e00      	cmp	r6, #0
 800ec2e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ec32:	ed84 0a01 	vstr	s0, [r4, #4]
 800ec36:	dab0      	bge.n	800eb9a <__ieee754_rem_pio2f+0x62>
 800ec38:	eeb1 7a47 	vneg.f32	s14, s14
 800ec3c:	eeb1 0a40 	vneg.f32	s0, s0
 800ec40:	ed84 7a00 	vstr	s14, [r4]
 800ec44:	ed84 0a01 	vstr	s0, [r4, #4]
 800ec48:	4240      	negs	r0, r0
 800ec4a:	e7a6      	b.n	800eb9a <__ieee754_rem_pio2f+0x62>
 800ec4c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ec50:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800ec54:	2908      	cmp	r1, #8
 800ec56:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ec5a:	dde2      	ble.n	800ec22 <__ieee754_rem_pio2f+0xea>
 800ec5c:	eddf 5a42 	vldr	s11, [pc, #264]	; 800ed68 <__ieee754_rem_pio2f+0x230>
 800ec60:	eef0 6a40 	vmov.f32	s13, s0
 800ec64:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ec68:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ec6c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ec70:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800ed70 <__ieee754_rem_pio2f+0x238>
 800ec74:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ec78:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ec7c:	ee15 2a90 	vmov	r2, s11
 800ec80:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ec84:	1a5b      	subs	r3, r3, r1
 800ec86:	2b19      	cmp	r3, #25
 800ec88:	dc04      	bgt.n	800ec94 <__ieee754_rem_pio2f+0x15c>
 800ec8a:	edc4 5a00 	vstr	s11, [r4]
 800ec8e:	eeb0 0a66 	vmov.f32	s0, s13
 800ec92:	e7c7      	b.n	800ec24 <__ieee754_rem_pio2f+0xec>
 800ec94:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800ed80 <__ieee754_rem_pio2f+0x248>
 800ec98:	eeb0 0a66 	vmov.f32	s0, s13
 800ec9c:	eea6 0a25 	vfma.f32	s0, s12, s11
 800eca0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800eca4:	eddf 6a37 	vldr	s13, [pc, #220]	; 800ed84 <__ieee754_rem_pio2f+0x24c>
 800eca8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ecac:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ecb0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ecb4:	ed84 7a00 	vstr	s14, [r4]
 800ecb8:	e7b4      	b.n	800ec24 <__ieee754_rem_pio2f+0xec>
 800ecba:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ecbe:	db06      	blt.n	800ecce <__ieee754_rem_pio2f+0x196>
 800ecc0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ecc4:	edc0 7a01 	vstr	s15, [r0, #4]
 800ecc8:	edc0 7a00 	vstr	s15, [r0]
 800eccc:	e742      	b.n	800eb54 <__ieee754_rem_pio2f+0x1c>
 800ecce:	15ea      	asrs	r2, r5, #23
 800ecd0:	3a86      	subs	r2, #134	; 0x86
 800ecd2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ecd6:	ee07 3a90 	vmov	s15, r3
 800ecda:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ecde:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800ed88 <__ieee754_rem_pio2f+0x250>
 800ece2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ece6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecea:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ecee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ecf2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ecf6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ecfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecfe:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ed02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ed06:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ed0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed0e:	edcd 7a05 	vstr	s15, [sp, #20]
 800ed12:	d11e      	bne.n	800ed52 <__ieee754_rem_pio2f+0x21a>
 800ed14:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ed18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed1c:	bf14      	ite	ne
 800ed1e:	2302      	movne	r3, #2
 800ed20:	2301      	moveq	r3, #1
 800ed22:	491a      	ldr	r1, [pc, #104]	; (800ed8c <__ieee754_rem_pio2f+0x254>)
 800ed24:	9101      	str	r1, [sp, #4]
 800ed26:	2102      	movs	r1, #2
 800ed28:	9100      	str	r1, [sp, #0]
 800ed2a:	a803      	add	r0, sp, #12
 800ed2c:	4621      	mov	r1, r4
 800ed2e:	f000 f837 	bl	800eda0 <__kernel_rem_pio2f>
 800ed32:	2e00      	cmp	r6, #0
 800ed34:	f6bf af31 	bge.w	800eb9a <__ieee754_rem_pio2f+0x62>
 800ed38:	edd4 7a00 	vldr	s15, [r4]
 800ed3c:	eef1 7a67 	vneg.f32	s15, s15
 800ed40:	edc4 7a00 	vstr	s15, [r4]
 800ed44:	edd4 7a01 	vldr	s15, [r4, #4]
 800ed48:	eef1 7a67 	vneg.f32	s15, s15
 800ed4c:	edc4 7a01 	vstr	s15, [r4, #4]
 800ed50:	e77a      	b.n	800ec48 <__ieee754_rem_pio2f+0x110>
 800ed52:	2303      	movs	r3, #3
 800ed54:	e7e5      	b.n	800ed22 <__ieee754_rem_pio2f+0x1ea>
 800ed56:	bf00      	nop
 800ed58:	3f490fd8 	.word	0x3f490fd8
 800ed5c:	4016cbe3 	.word	0x4016cbe3
 800ed60:	3fc90f80 	.word	0x3fc90f80
 800ed64:	3fc90fd0 	.word	0x3fc90fd0
 800ed68:	37354400 	.word	0x37354400
 800ed6c:	37354443 	.word	0x37354443
 800ed70:	2e85a308 	.word	0x2e85a308
 800ed74:	43490f80 	.word	0x43490f80
 800ed78:	3f22f984 	.word	0x3f22f984
 800ed7c:	0800f970 	.word	0x0800f970
 800ed80:	2e85a300 	.word	0x2e85a300
 800ed84:	248d3132 	.word	0x248d3132
 800ed88:	43800000 	.word	0x43800000
 800ed8c:	0800f9f0 	.word	0x0800f9f0

0800ed90 <fabsf>:
 800ed90:	ee10 3a10 	vmov	r3, s0
 800ed94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ed98:	ee00 3a10 	vmov	s0, r3
 800ed9c:	4770      	bx	lr
	...

0800eda0 <__kernel_rem_pio2f>:
 800eda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eda4:	ed2d 8b04 	vpush	{d8-d9}
 800eda8:	b0d9      	sub	sp, #356	; 0x164
 800edaa:	4688      	mov	r8, r1
 800edac:	9002      	str	r0, [sp, #8]
 800edae:	49b8      	ldr	r1, [pc, #736]	; (800f090 <__kernel_rem_pio2f+0x2f0>)
 800edb0:	9866      	ldr	r0, [sp, #408]	; 0x198
 800edb2:	9301      	str	r3, [sp, #4]
 800edb4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800edb8:	9901      	ldr	r1, [sp, #4]
 800edba:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800edbc:	f101 3bff 	add.w	fp, r1, #4294967295
 800edc0:	1d11      	adds	r1, r2, #4
 800edc2:	db25      	blt.n	800ee10 <__kernel_rem_pio2f+0x70>
 800edc4:	1ed0      	subs	r0, r2, #3
 800edc6:	bf48      	it	mi
 800edc8:	1d10      	addmi	r0, r2, #4
 800edca:	10c0      	asrs	r0, r0, #3
 800edcc:	1c45      	adds	r5, r0, #1
 800edce:	00e9      	lsls	r1, r5, #3
 800edd0:	eba0 070b 	sub.w	r7, r0, fp
 800edd4:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800f0a0 <__kernel_rem_pio2f+0x300>
 800edd8:	9103      	str	r1, [sp, #12]
 800edda:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800edde:	eb0a 0c0b 	add.w	ip, sl, fp
 800ede2:	ae1c      	add	r6, sp, #112	; 0x70
 800ede4:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800ede8:	2400      	movs	r4, #0
 800edea:	4564      	cmp	r4, ip
 800edec:	dd12      	ble.n	800ee14 <__kernel_rem_pio2f+0x74>
 800edee:	9901      	ldr	r1, [sp, #4]
 800edf0:	ac1c      	add	r4, sp, #112	; 0x70
 800edf2:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800edf6:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800edfa:	f04f 0c00 	mov.w	ip, #0
 800edfe:	45d4      	cmp	ip, sl
 800ee00:	dc27      	bgt.n	800ee52 <__kernel_rem_pio2f+0xb2>
 800ee02:	f8dd e008 	ldr.w	lr, [sp, #8]
 800ee06:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800f0a0 <__kernel_rem_pio2f+0x300>
 800ee0a:	4627      	mov	r7, r4
 800ee0c:	2600      	movs	r6, #0
 800ee0e:	e016      	b.n	800ee3e <__kernel_rem_pio2f+0x9e>
 800ee10:	2000      	movs	r0, #0
 800ee12:	e7db      	b.n	800edcc <__kernel_rem_pio2f+0x2c>
 800ee14:	42e7      	cmn	r7, r4
 800ee16:	bf5d      	ittte	pl
 800ee18:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800ee1c:	ee07 1a90 	vmovpl	s15, r1
 800ee20:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ee24:	eef0 7a47 	vmovmi.f32	s15, s14
 800ee28:	ece6 7a01 	vstmia	r6!, {s15}
 800ee2c:	3401      	adds	r4, #1
 800ee2e:	e7dc      	b.n	800edea <__kernel_rem_pio2f+0x4a>
 800ee30:	ecfe 6a01 	vldmia	lr!, {s13}
 800ee34:	ed97 7a00 	vldr	s14, [r7]
 800ee38:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ee3c:	3601      	adds	r6, #1
 800ee3e:	455e      	cmp	r6, fp
 800ee40:	f1a7 0704 	sub.w	r7, r7, #4
 800ee44:	ddf4      	ble.n	800ee30 <__kernel_rem_pio2f+0x90>
 800ee46:	ece9 7a01 	vstmia	r9!, {s15}
 800ee4a:	f10c 0c01 	add.w	ip, ip, #1
 800ee4e:	3404      	adds	r4, #4
 800ee50:	e7d5      	b.n	800edfe <__kernel_rem_pio2f+0x5e>
 800ee52:	a908      	add	r1, sp, #32
 800ee54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee58:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800ee5c:	eddf 8a8f 	vldr	s17, [pc, #572]	; 800f09c <__kernel_rem_pio2f+0x2fc>
 800ee60:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800f098 <__kernel_rem_pio2f+0x2f8>
 800ee64:	9105      	str	r1, [sp, #20]
 800ee66:	9304      	str	r3, [sp, #16]
 800ee68:	4656      	mov	r6, sl
 800ee6a:	00b3      	lsls	r3, r6, #2
 800ee6c:	9306      	str	r3, [sp, #24]
 800ee6e:	ab58      	add	r3, sp, #352	; 0x160
 800ee70:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ee74:	ac08      	add	r4, sp, #32
 800ee76:	ab44      	add	r3, sp, #272	; 0x110
 800ee78:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800ee7c:	46a4      	mov	ip, r4
 800ee7e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ee82:	4637      	mov	r7, r6
 800ee84:	2f00      	cmp	r7, #0
 800ee86:	f1a0 0004 	sub.w	r0, r0, #4
 800ee8a:	dc4a      	bgt.n	800ef22 <__kernel_rem_pio2f+0x182>
 800ee8c:	4628      	mov	r0, r5
 800ee8e:	9207      	str	r2, [sp, #28]
 800ee90:	f000 f9f8 	bl	800f284 <scalbnf>
 800ee94:	eeb0 8a40 	vmov.f32	s16, s0
 800ee98:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800ee9c:	ee28 0a00 	vmul.f32	s0, s16, s0
 800eea0:	f000 fa56 	bl	800f350 <floorf>
 800eea4:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800eea8:	eea0 8a67 	vfms.f32	s16, s0, s15
 800eeac:	2d00      	cmp	r5, #0
 800eeae:	9a07      	ldr	r2, [sp, #28]
 800eeb0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800eeb4:	ee17 9a90 	vmov	r9, s15
 800eeb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eebc:	ee38 8a67 	vsub.f32	s16, s16, s15
 800eec0:	dd41      	ble.n	800ef46 <__kernel_rem_pio2f+0x1a6>
 800eec2:	f106 3cff 	add.w	ip, r6, #4294967295
 800eec6:	ab08      	add	r3, sp, #32
 800eec8:	f1c5 0e08 	rsb	lr, r5, #8
 800eecc:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800eed0:	fa47 f00e 	asr.w	r0, r7, lr
 800eed4:	4481      	add	r9, r0
 800eed6:	fa00 f00e 	lsl.w	r0, r0, lr
 800eeda:	1a3f      	subs	r7, r7, r0
 800eedc:	f1c5 0007 	rsb	r0, r5, #7
 800eee0:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800eee4:	4107      	asrs	r7, r0
 800eee6:	2f00      	cmp	r7, #0
 800eee8:	dd3c      	ble.n	800ef64 <__kernel_rem_pio2f+0x1c4>
 800eeea:	f04f 0e00 	mov.w	lr, #0
 800eeee:	f109 0901 	add.w	r9, r9, #1
 800eef2:	4671      	mov	r1, lr
 800eef4:	4576      	cmp	r6, lr
 800eef6:	dc67      	bgt.n	800efc8 <__kernel_rem_pio2f+0x228>
 800eef8:	2d00      	cmp	r5, #0
 800eefa:	dd03      	ble.n	800ef04 <__kernel_rem_pio2f+0x164>
 800eefc:	2d01      	cmp	r5, #1
 800eefe:	d074      	beq.n	800efea <__kernel_rem_pio2f+0x24a>
 800ef00:	2d02      	cmp	r5, #2
 800ef02:	d07b      	beq.n	800effc <__kernel_rem_pio2f+0x25c>
 800ef04:	2f02      	cmp	r7, #2
 800ef06:	d12d      	bne.n	800ef64 <__kernel_rem_pio2f+0x1c4>
 800ef08:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ef0c:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ef10:	b341      	cbz	r1, 800ef64 <__kernel_rem_pio2f+0x1c4>
 800ef12:	4628      	mov	r0, r5
 800ef14:	9207      	str	r2, [sp, #28]
 800ef16:	f000 f9b5 	bl	800f284 <scalbnf>
 800ef1a:	9a07      	ldr	r2, [sp, #28]
 800ef1c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ef20:	e020      	b.n	800ef64 <__kernel_rem_pio2f+0x1c4>
 800ef22:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ef26:	3f01      	subs	r7, #1
 800ef28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ef2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ef30:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ef34:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ef38:	ecac 0a01 	vstmia	ip!, {s0}
 800ef3c:	ed90 0a00 	vldr	s0, [r0]
 800ef40:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ef44:	e79e      	b.n	800ee84 <__kernel_rem_pio2f+0xe4>
 800ef46:	d105      	bne.n	800ef54 <__kernel_rem_pio2f+0x1b4>
 800ef48:	1e70      	subs	r0, r6, #1
 800ef4a:	ab08      	add	r3, sp, #32
 800ef4c:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800ef50:	11ff      	asrs	r7, r7, #7
 800ef52:	e7c8      	b.n	800eee6 <__kernel_rem_pio2f+0x146>
 800ef54:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ef58:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ef5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef60:	da30      	bge.n	800efc4 <__kernel_rem_pio2f+0x224>
 800ef62:	2700      	movs	r7, #0
 800ef64:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ef68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef6c:	f040 809a 	bne.w	800f0a4 <__kernel_rem_pio2f+0x304>
 800ef70:	1e74      	subs	r4, r6, #1
 800ef72:	46a4      	mov	ip, r4
 800ef74:	2100      	movs	r1, #0
 800ef76:	45d4      	cmp	ip, sl
 800ef78:	da47      	bge.n	800f00a <__kernel_rem_pio2f+0x26a>
 800ef7a:	2900      	cmp	r1, #0
 800ef7c:	d063      	beq.n	800f046 <__kernel_rem_pio2f+0x2a6>
 800ef7e:	ab08      	add	r3, sp, #32
 800ef80:	3d08      	subs	r5, #8
 800ef82:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d07f      	beq.n	800f08a <__kernel_rem_pio2f+0x2ea>
 800ef8a:	4628      	mov	r0, r5
 800ef8c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ef90:	f000 f978 	bl	800f284 <scalbnf>
 800ef94:	1c63      	adds	r3, r4, #1
 800ef96:	aa44      	add	r2, sp, #272	; 0x110
 800ef98:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800f09c <__kernel_rem_pio2f+0x2fc>
 800ef9c:	0099      	lsls	r1, r3, #2
 800ef9e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800efa2:	4623      	mov	r3, r4
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	f280 80ad 	bge.w	800f104 <__kernel_rem_pio2f+0x364>
 800efaa:	4623      	mov	r3, r4
 800efac:	2b00      	cmp	r3, #0
 800efae:	f2c0 80cb 	blt.w	800f148 <__kernel_rem_pio2f+0x3a8>
 800efb2:	aa44      	add	r2, sp, #272	; 0x110
 800efb4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800efb8:	4e36      	ldr	r6, [pc, #216]	; (800f094 <__kernel_rem_pio2f+0x2f4>)
 800efba:	eddf 7a39 	vldr	s15, [pc, #228]	; 800f0a0 <__kernel_rem_pio2f+0x300>
 800efbe:	2000      	movs	r0, #0
 800efc0:	1ae2      	subs	r2, r4, r3
 800efc2:	e0b6      	b.n	800f132 <__kernel_rem_pio2f+0x392>
 800efc4:	2702      	movs	r7, #2
 800efc6:	e790      	b.n	800eeea <__kernel_rem_pio2f+0x14a>
 800efc8:	6820      	ldr	r0, [r4, #0]
 800efca:	b949      	cbnz	r1, 800efe0 <__kernel_rem_pio2f+0x240>
 800efcc:	b118      	cbz	r0, 800efd6 <__kernel_rem_pio2f+0x236>
 800efce:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800efd2:	6020      	str	r0, [r4, #0]
 800efd4:	2001      	movs	r0, #1
 800efd6:	f10e 0e01 	add.w	lr, lr, #1
 800efda:	3404      	adds	r4, #4
 800efdc:	4601      	mov	r1, r0
 800efde:	e789      	b.n	800eef4 <__kernel_rem_pio2f+0x154>
 800efe0:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800efe4:	6020      	str	r0, [r4, #0]
 800efe6:	4608      	mov	r0, r1
 800efe8:	e7f5      	b.n	800efd6 <__kernel_rem_pio2f+0x236>
 800efea:	1e74      	subs	r4, r6, #1
 800efec:	ab08      	add	r3, sp, #32
 800efee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800eff2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800eff6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800effa:	e783      	b.n	800ef04 <__kernel_rem_pio2f+0x164>
 800effc:	1e74      	subs	r4, r6, #1
 800effe:	ab08      	add	r3, sp, #32
 800f000:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f004:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800f008:	e7f5      	b.n	800eff6 <__kernel_rem_pio2f+0x256>
 800f00a:	ab08      	add	r3, sp, #32
 800f00c:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800f010:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f014:	4301      	orrs	r1, r0
 800f016:	e7ae      	b.n	800ef76 <__kernel_rem_pio2f+0x1d6>
 800f018:	3001      	adds	r0, #1
 800f01a:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800f01e:	2f00      	cmp	r7, #0
 800f020:	d0fa      	beq.n	800f018 <__kernel_rem_pio2f+0x278>
 800f022:	9b06      	ldr	r3, [sp, #24]
 800f024:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800f028:	eb0d 0403 	add.w	r4, sp, r3
 800f02c:	9b01      	ldr	r3, [sp, #4]
 800f02e:	18f7      	adds	r7, r6, r3
 800f030:	ab1c      	add	r3, sp, #112	; 0x70
 800f032:	f106 0c01 	add.w	ip, r6, #1
 800f036:	3c4c      	subs	r4, #76	; 0x4c
 800f038:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f03c:	4430      	add	r0, r6
 800f03e:	4560      	cmp	r0, ip
 800f040:	da04      	bge.n	800f04c <__kernel_rem_pio2f+0x2ac>
 800f042:	4606      	mov	r6, r0
 800f044:	e711      	b.n	800ee6a <__kernel_rem_pio2f+0xca>
 800f046:	9c05      	ldr	r4, [sp, #20]
 800f048:	2001      	movs	r0, #1
 800f04a:	e7e6      	b.n	800f01a <__kernel_rem_pio2f+0x27a>
 800f04c:	9b04      	ldr	r3, [sp, #16]
 800f04e:	f8dd e008 	ldr.w	lr, [sp, #8]
 800f052:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800f056:	9306      	str	r3, [sp, #24]
 800f058:	ee07 3a90 	vmov	s15, r3
 800f05c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f060:	2600      	movs	r6, #0
 800f062:	ece7 7a01 	vstmia	r7!, {s15}
 800f066:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800f0a0 <__kernel_rem_pio2f+0x300>
 800f06a:	46b9      	mov	r9, r7
 800f06c:	455e      	cmp	r6, fp
 800f06e:	dd04      	ble.n	800f07a <__kernel_rem_pio2f+0x2da>
 800f070:	ece4 7a01 	vstmia	r4!, {s15}
 800f074:	f10c 0c01 	add.w	ip, ip, #1
 800f078:	e7e1      	b.n	800f03e <__kernel_rem_pio2f+0x29e>
 800f07a:	ecfe 6a01 	vldmia	lr!, {s13}
 800f07e:	ed39 7a01 	vldmdb	r9!, {s14}
 800f082:	3601      	adds	r6, #1
 800f084:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f088:	e7f0      	b.n	800f06c <__kernel_rem_pio2f+0x2cc>
 800f08a:	3c01      	subs	r4, #1
 800f08c:	e777      	b.n	800ef7e <__kernel_rem_pio2f+0x1de>
 800f08e:	bf00      	nop
 800f090:	0800fd34 	.word	0x0800fd34
 800f094:	0800fd08 	.word	0x0800fd08
 800f098:	43800000 	.word	0x43800000
 800f09c:	3b800000 	.word	0x3b800000
 800f0a0:	00000000 	.word	0x00000000
 800f0a4:	9b03      	ldr	r3, [sp, #12]
 800f0a6:	eeb0 0a48 	vmov.f32	s0, s16
 800f0aa:	1a98      	subs	r0, r3, r2
 800f0ac:	f000 f8ea 	bl	800f284 <scalbnf>
 800f0b0:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800f098 <__kernel_rem_pio2f+0x2f8>
 800f0b4:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f0b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0bc:	db19      	blt.n	800f0f2 <__kernel_rem_pio2f+0x352>
 800f0be:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800f09c <__kernel_rem_pio2f+0x2fc>
 800f0c2:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f0c6:	aa08      	add	r2, sp, #32
 800f0c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0cc:	1c74      	adds	r4, r6, #1
 800f0ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0d2:	3508      	adds	r5, #8
 800f0d4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f0d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0dc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f0e0:	ee10 3a10 	vmov	r3, s0
 800f0e4:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800f0e8:	ee17 3a90 	vmov	r3, s15
 800f0ec:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f0f0:	e74b      	b.n	800ef8a <__kernel_rem_pio2f+0x1ea>
 800f0f2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f0f6:	aa08      	add	r2, sp, #32
 800f0f8:	ee10 3a10 	vmov	r3, s0
 800f0fc:	4634      	mov	r4, r6
 800f0fe:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800f102:	e742      	b.n	800ef8a <__kernel_rem_pio2f+0x1ea>
 800f104:	a808      	add	r0, sp, #32
 800f106:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f10a:	9001      	str	r0, [sp, #4]
 800f10c:	ee07 0a90 	vmov	s15, r0
 800f110:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f114:	3b01      	subs	r3, #1
 800f116:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f11a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f11e:	ed62 7a01 	vstmdb	r2!, {s15}
 800f122:	e73f      	b.n	800efa4 <__kernel_rem_pio2f+0x204>
 800f124:	ecf6 6a01 	vldmia	r6!, {s13}
 800f128:	ecb5 7a01 	vldmia	r5!, {s14}
 800f12c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f130:	3001      	adds	r0, #1
 800f132:	4550      	cmp	r0, sl
 800f134:	dc01      	bgt.n	800f13a <__kernel_rem_pio2f+0x39a>
 800f136:	4290      	cmp	r0, r2
 800f138:	ddf4      	ble.n	800f124 <__kernel_rem_pio2f+0x384>
 800f13a:	a858      	add	r0, sp, #352	; 0x160
 800f13c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f140:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800f144:	3b01      	subs	r3, #1
 800f146:	e731      	b.n	800efac <__kernel_rem_pio2f+0x20c>
 800f148:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800f14a:	2b02      	cmp	r3, #2
 800f14c:	dc09      	bgt.n	800f162 <__kernel_rem_pio2f+0x3c2>
 800f14e:	2b00      	cmp	r3, #0
 800f150:	dc2b      	bgt.n	800f1aa <__kernel_rem_pio2f+0x40a>
 800f152:	d044      	beq.n	800f1de <__kernel_rem_pio2f+0x43e>
 800f154:	f009 0007 	and.w	r0, r9, #7
 800f158:	b059      	add	sp, #356	; 0x164
 800f15a:	ecbd 8b04 	vpop	{d8-d9}
 800f15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f162:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800f164:	2b03      	cmp	r3, #3
 800f166:	d1f5      	bne.n	800f154 <__kernel_rem_pio2f+0x3b4>
 800f168:	aa30      	add	r2, sp, #192	; 0xc0
 800f16a:	1f0b      	subs	r3, r1, #4
 800f16c:	4413      	add	r3, r2
 800f16e:	461a      	mov	r2, r3
 800f170:	4620      	mov	r0, r4
 800f172:	2800      	cmp	r0, #0
 800f174:	f1a2 0204 	sub.w	r2, r2, #4
 800f178:	dc52      	bgt.n	800f220 <__kernel_rem_pio2f+0x480>
 800f17a:	4622      	mov	r2, r4
 800f17c:	2a01      	cmp	r2, #1
 800f17e:	f1a3 0304 	sub.w	r3, r3, #4
 800f182:	dc5d      	bgt.n	800f240 <__kernel_rem_pio2f+0x4a0>
 800f184:	ab30      	add	r3, sp, #192	; 0xc0
 800f186:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800f0a0 <__kernel_rem_pio2f+0x300>
 800f18a:	440b      	add	r3, r1
 800f18c:	2c01      	cmp	r4, #1
 800f18e:	dc67      	bgt.n	800f260 <__kernel_rem_pio2f+0x4c0>
 800f190:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800f194:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800f198:	2f00      	cmp	r7, #0
 800f19a:	d167      	bne.n	800f26c <__kernel_rem_pio2f+0x4cc>
 800f19c:	edc8 6a00 	vstr	s13, [r8]
 800f1a0:	ed88 7a01 	vstr	s14, [r8, #4]
 800f1a4:	edc8 7a02 	vstr	s15, [r8, #8]
 800f1a8:	e7d4      	b.n	800f154 <__kernel_rem_pio2f+0x3b4>
 800f1aa:	ab30      	add	r3, sp, #192	; 0xc0
 800f1ac:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800f0a0 <__kernel_rem_pio2f+0x300>
 800f1b0:	440b      	add	r3, r1
 800f1b2:	4622      	mov	r2, r4
 800f1b4:	2a00      	cmp	r2, #0
 800f1b6:	da24      	bge.n	800f202 <__kernel_rem_pio2f+0x462>
 800f1b8:	b34f      	cbz	r7, 800f20e <__kernel_rem_pio2f+0x46e>
 800f1ba:	eef1 7a47 	vneg.f32	s15, s14
 800f1be:	edc8 7a00 	vstr	s15, [r8]
 800f1c2:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800f1c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1ca:	aa31      	add	r2, sp, #196	; 0xc4
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	429c      	cmp	r4, r3
 800f1d0:	da20      	bge.n	800f214 <__kernel_rem_pio2f+0x474>
 800f1d2:	b10f      	cbz	r7, 800f1d8 <__kernel_rem_pio2f+0x438>
 800f1d4:	eef1 7a67 	vneg.f32	s15, s15
 800f1d8:	edc8 7a01 	vstr	s15, [r8, #4]
 800f1dc:	e7ba      	b.n	800f154 <__kernel_rem_pio2f+0x3b4>
 800f1de:	ab30      	add	r3, sp, #192	; 0xc0
 800f1e0:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800f0a0 <__kernel_rem_pio2f+0x300>
 800f1e4:	440b      	add	r3, r1
 800f1e6:	2c00      	cmp	r4, #0
 800f1e8:	da05      	bge.n	800f1f6 <__kernel_rem_pio2f+0x456>
 800f1ea:	b10f      	cbz	r7, 800f1f0 <__kernel_rem_pio2f+0x450>
 800f1ec:	eef1 7a67 	vneg.f32	s15, s15
 800f1f0:	edc8 7a00 	vstr	s15, [r8]
 800f1f4:	e7ae      	b.n	800f154 <__kernel_rem_pio2f+0x3b4>
 800f1f6:	ed33 7a01 	vldmdb	r3!, {s14}
 800f1fa:	3c01      	subs	r4, #1
 800f1fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f200:	e7f1      	b.n	800f1e6 <__kernel_rem_pio2f+0x446>
 800f202:	ed73 7a01 	vldmdb	r3!, {s15}
 800f206:	3a01      	subs	r2, #1
 800f208:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f20c:	e7d2      	b.n	800f1b4 <__kernel_rem_pio2f+0x414>
 800f20e:	eef0 7a47 	vmov.f32	s15, s14
 800f212:	e7d4      	b.n	800f1be <__kernel_rem_pio2f+0x41e>
 800f214:	ecb2 7a01 	vldmia	r2!, {s14}
 800f218:	3301      	adds	r3, #1
 800f21a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f21e:	e7d6      	b.n	800f1ce <__kernel_rem_pio2f+0x42e>
 800f220:	edd2 7a00 	vldr	s15, [r2]
 800f224:	edd2 6a01 	vldr	s13, [r2, #4]
 800f228:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f22c:	3801      	subs	r0, #1
 800f22e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f232:	ed82 7a00 	vstr	s14, [r2]
 800f236:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f23a:	edc2 7a01 	vstr	s15, [r2, #4]
 800f23e:	e798      	b.n	800f172 <__kernel_rem_pio2f+0x3d2>
 800f240:	edd3 7a00 	vldr	s15, [r3]
 800f244:	edd3 6a01 	vldr	s13, [r3, #4]
 800f248:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f24c:	3a01      	subs	r2, #1
 800f24e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f252:	ed83 7a00 	vstr	s14, [r3]
 800f256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f25a:	edc3 7a01 	vstr	s15, [r3, #4]
 800f25e:	e78d      	b.n	800f17c <__kernel_rem_pio2f+0x3dc>
 800f260:	ed33 7a01 	vldmdb	r3!, {s14}
 800f264:	3c01      	subs	r4, #1
 800f266:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f26a:	e78f      	b.n	800f18c <__kernel_rem_pio2f+0x3ec>
 800f26c:	eef1 6a66 	vneg.f32	s13, s13
 800f270:	eeb1 7a47 	vneg.f32	s14, s14
 800f274:	edc8 6a00 	vstr	s13, [r8]
 800f278:	ed88 7a01 	vstr	s14, [r8, #4]
 800f27c:	eef1 7a67 	vneg.f32	s15, s15
 800f280:	e790      	b.n	800f1a4 <__kernel_rem_pio2f+0x404>
 800f282:	bf00      	nop

0800f284 <scalbnf>:
 800f284:	ee10 3a10 	vmov	r3, s0
 800f288:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800f28c:	d02b      	beq.n	800f2e6 <scalbnf+0x62>
 800f28e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800f292:	d302      	bcc.n	800f29a <scalbnf+0x16>
 800f294:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f298:	4770      	bx	lr
 800f29a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800f29e:	d123      	bne.n	800f2e8 <scalbnf+0x64>
 800f2a0:	4b24      	ldr	r3, [pc, #144]	; (800f334 <scalbnf+0xb0>)
 800f2a2:	eddf 7a25 	vldr	s15, [pc, #148]	; 800f338 <scalbnf+0xb4>
 800f2a6:	4298      	cmp	r0, r3
 800f2a8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f2ac:	db17      	blt.n	800f2de <scalbnf+0x5a>
 800f2ae:	ee10 3a10 	vmov	r3, s0
 800f2b2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f2b6:	3a19      	subs	r2, #25
 800f2b8:	f24c 3150 	movw	r1, #50000	; 0xc350
 800f2bc:	4288      	cmp	r0, r1
 800f2be:	dd15      	ble.n	800f2ec <scalbnf+0x68>
 800f2c0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800f33c <scalbnf+0xb8>
 800f2c4:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800f340 <scalbnf+0xbc>
 800f2c8:	ee10 3a10 	vmov	r3, s0
 800f2cc:	eeb0 7a67 	vmov.f32	s14, s15
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	bfb8      	it	lt
 800f2d4:	eef0 7a66 	vmovlt.f32	s15, s13
 800f2d8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f2dc:	4770      	bx	lr
 800f2de:	eddf 7a19 	vldr	s15, [pc, #100]	; 800f344 <scalbnf+0xc0>
 800f2e2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f2e6:	4770      	bx	lr
 800f2e8:	0dd2      	lsrs	r2, r2, #23
 800f2ea:	e7e5      	b.n	800f2b8 <scalbnf+0x34>
 800f2ec:	4410      	add	r0, r2
 800f2ee:	28fe      	cmp	r0, #254	; 0xfe
 800f2f0:	dce6      	bgt.n	800f2c0 <scalbnf+0x3c>
 800f2f2:	2800      	cmp	r0, #0
 800f2f4:	dd06      	ble.n	800f304 <scalbnf+0x80>
 800f2f6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f2fa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f2fe:	ee00 3a10 	vmov	s0, r3
 800f302:	4770      	bx	lr
 800f304:	f110 0f16 	cmn.w	r0, #22
 800f308:	da09      	bge.n	800f31e <scalbnf+0x9a>
 800f30a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800f344 <scalbnf+0xc0>
 800f30e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800f348 <scalbnf+0xc4>
 800f312:	ee10 3a10 	vmov	r3, s0
 800f316:	eeb0 7a67 	vmov.f32	s14, s15
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	e7d9      	b.n	800f2d2 <scalbnf+0x4e>
 800f31e:	3019      	adds	r0, #25
 800f320:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f324:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f328:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800f34c <scalbnf+0xc8>
 800f32c:	ee07 3a90 	vmov	s15, r3
 800f330:	e7d7      	b.n	800f2e2 <scalbnf+0x5e>
 800f332:	bf00      	nop
 800f334:	ffff3cb0 	.word	0xffff3cb0
 800f338:	4c000000 	.word	0x4c000000
 800f33c:	7149f2ca 	.word	0x7149f2ca
 800f340:	f149f2ca 	.word	0xf149f2ca
 800f344:	0da24260 	.word	0x0da24260
 800f348:	8da24260 	.word	0x8da24260
 800f34c:	33000000 	.word	0x33000000

0800f350 <floorf>:
 800f350:	ee10 3a10 	vmov	r3, s0
 800f354:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f358:	3a7f      	subs	r2, #127	; 0x7f
 800f35a:	2a16      	cmp	r2, #22
 800f35c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f360:	dc2a      	bgt.n	800f3b8 <floorf+0x68>
 800f362:	2a00      	cmp	r2, #0
 800f364:	da11      	bge.n	800f38a <floorf+0x3a>
 800f366:	eddf 7a18 	vldr	s15, [pc, #96]	; 800f3c8 <floorf+0x78>
 800f36a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f36e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f376:	dd05      	ble.n	800f384 <floorf+0x34>
 800f378:	2b00      	cmp	r3, #0
 800f37a:	da23      	bge.n	800f3c4 <floorf+0x74>
 800f37c:	4a13      	ldr	r2, [pc, #76]	; (800f3cc <floorf+0x7c>)
 800f37e:	2900      	cmp	r1, #0
 800f380:	bf18      	it	ne
 800f382:	4613      	movne	r3, r2
 800f384:	ee00 3a10 	vmov	s0, r3
 800f388:	4770      	bx	lr
 800f38a:	4911      	ldr	r1, [pc, #68]	; (800f3d0 <floorf+0x80>)
 800f38c:	4111      	asrs	r1, r2
 800f38e:	420b      	tst	r3, r1
 800f390:	d0fa      	beq.n	800f388 <floorf+0x38>
 800f392:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800f3c8 <floorf+0x78>
 800f396:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f39a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f39e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3a2:	ddef      	ble.n	800f384 <floorf+0x34>
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	bfbe      	ittt	lt
 800f3a8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800f3ac:	fa40 f202 	asrlt.w	r2, r0, r2
 800f3b0:	189b      	addlt	r3, r3, r2
 800f3b2:	ea23 0301 	bic.w	r3, r3, r1
 800f3b6:	e7e5      	b.n	800f384 <floorf+0x34>
 800f3b8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800f3bc:	d3e4      	bcc.n	800f388 <floorf+0x38>
 800f3be:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f3c2:	4770      	bx	lr
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	e7dd      	b.n	800f384 <floorf+0x34>
 800f3c8:	7149f2ca 	.word	0x7149f2ca
 800f3cc:	bf800000 	.word	0xbf800000
 800f3d0:	007fffff 	.word	0x007fffff

0800f3d4 <_init>:
 800f3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3d6:	bf00      	nop
 800f3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3da:	bc08      	pop	{r3}
 800f3dc:	469e      	mov	lr, r3
 800f3de:	4770      	bx	lr

0800f3e0 <_fini>:
 800f3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3e2:	bf00      	nop
 800f3e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3e6:	bc08      	pop	{r3}
 800f3e8:	469e      	mov	lr, r3
 800f3ea:	4770      	bx	lr
