module mux4_to_1_dataflow(
	input i0,i1,i2,i3,s1,s0,
	output out
);
assign out = ((~s1&~s0&i0)|(~s1&s0&i1)|(s1&~s0&i2)|(s1&s0&i3));
endmodule
