{"vcs1":{"timestamp_begin":1739357645.102061177, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739357645.437035494, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739357645.751447363, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739357644.876482650}
{"VCS_COMP_START_TIME": 1739357644.876482650}
{"VCS_COMP_END_TIME": 1739357645.973761375}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150360}}
