
---------- Begin Simulation Statistics ----------
final_tick                                 1076479500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 478691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678524                       # Number of bytes of host memory used
host_op_rate                                   893405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.98                       # Real time elapsed on the host
host_tick_rate                             1095744689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470192                       # Number of instructions simulated
sim_ops                                        877675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001076                       # Number of seconds simulated
sim_ticks                                  1076479500                       # Number of ticks simulated
system.cpu.Branches                             72572                       # Number of branches fetched
system.cpu.committedInsts                      470192                       # Number of instructions committed
system.cpu.committedOps                        877675                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2152959                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2152958.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329747                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220558                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50036                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13686                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720164                       # Number of integer alu accesses
system.cpu.num_int_insts                       720164                       # number of integer instructions
system.cpu.num_int_register_reads             1479551                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517683                       # number of times the integer registers were written
system.cpu.num_load_insts                      144767                       # Number of load instructions
system.cpu.num_mem_refs                        211967                       # number of memory refs
system.cpu.num_store_insts                      67200                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11335      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504497     57.47%     58.76% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.78% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.54% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::MemRead                    82109      9.35%     85.21% # Class of executed instruction
system.cpu.op_class::MemWrite                   33563      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877822                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1800                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3587                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1800                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       214997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           214997                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       214997                       # number of overall hits
system.cpu.dcache.overall_hits::total          214997                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1684                       # number of overall misses
system.cpu.dcache.overall_misses::total          1684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    136243500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    136243500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    136243500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    136243500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       216681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       216681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       216681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       216681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007772                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80904.691211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80904.691211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80904.691211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80904.691211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          241                       # number of writebacks
system.cpu.dcache.writebacks::total               241                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         1684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1684                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1684                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    134559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    134559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    134559500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    134559500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007772                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79904.691211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79904.691211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79904.691211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79904.691211                       # average overall mshr miss latency
system.cpu.dcache.replacements                    682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    108777500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    108777500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       149498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       149498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81237.864078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81237.864078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    107438500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    107438500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80237.864078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80237.864078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66838                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66838                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27466000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27466000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67183                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67183                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79611.594203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79611.594203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27121000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27121000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78611.594203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78611.594203                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           852.085051                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              216681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1684                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.670428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   852.085051                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.832114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.832114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          929                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            435046                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           435046                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      149571                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67200                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           235                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       641872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           641872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       641872                       # number of overall hits
system.cpu.icache.overall_hits::total          641872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          997                       # number of overall misses
system.cpu.icache.overall_misses::total           997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     84336500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84336500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84336500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84336500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642869                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642869                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001551                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001551                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84590.270812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84590.270812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84590.270812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84590.270812                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          224                       # number of writebacks
system.cpu.icache.writebacks::total               224                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     83339500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     83339500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     83339500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     83339500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001551                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001551                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001551                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001551                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83590.270812                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83590.270812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83590.270812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83590.270812                       # average overall mshr miss latency
system.cpu.icache.replacements                    224                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       641872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          641872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84590.270812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84590.270812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     83339500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     83339500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83590.270812                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83590.270812                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           563.454497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            644.803410                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   563.454497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.550249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          773                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.754883                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1286735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1286735                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      642947                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1076479500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  110                       # number of demand (read+write) hits
system.l2.demand_hits::total                      120                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                 110                       # number of overall hits
system.l2.overall_hits::total                     120                       # number of overall hits
system.l2.demand_misses::.cpu.inst                987                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1574                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2561                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               987                       # number of overall misses
system.l2.overall_misses::.cpu.data              1574                       # number of overall misses
system.l2.overall_misses::total                  2561                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     81737000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    130878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        212615500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     81737000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    130878500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       212615500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.989970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.934679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.955241                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.989970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.934679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.955241                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82813.576494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83150.254130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83020.499805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82813.576494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83150.254130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83020.499805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  78                       # number of writebacks
system.l2.writebacks::total                        78                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2561                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     71867000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    115138500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    187005500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71867000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    115138500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    187005500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.989970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.934679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.955241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.989970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.934679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.955241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72813.576494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73150.254130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73020.499805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72813.576494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73150.254130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73020.499805                       # average overall mshr miss latency
system.l2.replacements                           1977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              241                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          224                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          385                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           385                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     26404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.944928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80993.865031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80993.865031                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     23144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.944928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70993.865031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70993.865031                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     81737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     81737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.989970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82813.576494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82813.576494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71867000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71867000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.989970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72813.576494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72813.576494                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            91                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                91                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    104474500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    104474500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.932039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.932039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83713.541667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83713.541667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     91994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     91994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.932039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.932039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73713.541667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73713.541667                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   917.171368                       # Cycle average of tags in use
system.l2.tags.total_refs                        3202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2997                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.068402                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     143.356280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       266.379710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       507.435378                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.139996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.260136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.495542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.895675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10171                       # Number of tag accesses
system.l2.tags.data_accesses                    10171                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001089374500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                125                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         78                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5122                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      156                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5122                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  156                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    259.797267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1184.893968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3     37.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1     12.50%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1     12.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.625000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.589880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.187735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     12.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  327808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    304.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1076374500                       # Total gap between requests
system.mem_ctrls.avgGap                     407872.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       200832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         8512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 117360339.885710790753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 186563701.398865491152                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7907256.942654273473                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1974                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3148                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          156                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58159500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     93926000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  14523919500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29462.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29836.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  93102048.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       201472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        327808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         9984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         9984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          987                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1574                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2561                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           78                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            78                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    117360340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    187158232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        304518572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    117360340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    117360340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      9274677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         9274677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      9274677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    117360340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    187158232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       313793249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5112                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 133                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            9                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                56235500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              25560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          152085500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11000.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29750.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4325                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                105                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   411.856967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   300.870366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   326.889598                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            3      0.37%      0.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          299     36.87%     37.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          159     19.61%     56.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           74      9.12%     65.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           57      7.03%     73.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           50      6.17%     79.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           24      2.96%     82.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      1.97%     84.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          129     15.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                327168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               8512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              303.924041                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.907257                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3127320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1650825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       17964240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         93960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    243954870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    207932640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     559544175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   519.790832                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    538340250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     35880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    502259250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1426920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       18535440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        600300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    218395500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    229456320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     555926580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.430253                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    594466000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     35880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    446133500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           78                       # Transaction distribution
system.membus.trans_dist::CleanEvict              483                       # Transaction distribution
system.membus.trans_dist::ReadExReq               326                       # Transaction distribution
system.membus.trans_dist::ReadExResp              326                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         5683                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         5683                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   5683                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       337792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       337792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  337792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2561                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             3749000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23916250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2336                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          224                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1339                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2218                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         4050                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  6268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       156288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       246400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 402688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1977                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4658                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.386432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486984                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2858     61.36%     61.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1800     38.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4658                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1076479500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2723500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2492500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4210000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
