_svd: ../svd/stm32f412.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3
  SPI1: I2S2ext

_derive:
  TIM9: TIM12
  TIM13: TIM10
  TIM14: TIM10

_modify:
  I2C4:
    # Rename I2C4 to FMPI2C1 to disambiguate from non-FMP I2C
    name: FMPI2C1

  FSMC:
    # ST got the base address of the FSMC peripheral wrong
    baseAddress: "0xA0000000"

ADC_Common:
  CSR:
    _delete:
      - "*2"
      - "*3"
  CCR:
    _delete:
      - DMA
      - DDS
      - DELAY
  _include:
    - fields/adc/adc_v2_common_single.yaml

ADC1:
  _include:
    - patches/adc/smpx_18.yaml

"ADC?":
  _include:
    - fields/adc/adc_v2.yaml
    - fields/adc/adc_v2/adc_v2_extsel_c.yaml
    - collect/adc/jofr_jdr.yaml

CRC:
  # The SVD calls the RESET field "CR", fix per RM0402
  CR:
    _modify:
      CR:
        name: RESET

EXTI:
  _include:
    - patches/exti/add_fpu_interrupt.yaml
    - fields/exti/common.yaml
    - collect/exti/farray.yaml

FLASH:
  ACR:
    _modify:
      LATENCY:
        bitWidth: 4

FMPI2C1:
  _add:
    _interrupts:
      I2CFMP1_event:
        description: I2CFMP1 event interrupt
        value: 95
  OAR1:
    _delete: ["OA1", "OA11_7", "OA18_9"]
    _add:
      OA1:
        description: Interface own slave address
        bitOffset: 0
        bitWidth: 10
  _include:
    - patches/i2c/f4_fmpi2c.yaml
    - fields/i2c/i2c_v2_base.yaml

# FSMC register fixes
FSMC:
  # Fix reset values
  _modify:
    BCR1:
      resetValue: "0x000030DB"
    BCR2:
      resetValue: "0x000030D2"
    BCR3:
      resetValue: "0x000030D2"
    BCR4:
      resetValue: "0x000030D2"
    "BTR?":
      resetValue: "0x0fffffff"
  # Delete registers not present on the STM32F412
  _delete:
    - "PCR?"
    - "SR?"
    - "PMEM?"
    - "PATT?"
    - "ECCR?"
    - PIO4
  BCR1:
    # Extra fields in BCR1
    _add:
      WFDIS:
        description: "Write FIFO disable"
        bitOffset: 21
        bitWidth: 1
      CCLKEN:
        description: "Continuous clock enable"
        bitOffset: 20
        bitWidth: 1
    WFDIS:
      Enabled: [0, "Write FIFO enabled"]
      Disabled: [1, "Write FIFO disabled"]
    CCLKEN:
      Enabled:
        [
          1,
          "FSMC_CLK is generated continuously during asynchronous and synchronous access",
        ]
      Disabled:
        [0, "FSMC_CLK is only generated during the synchronous memory access"]
  # Delete WRAPMOD field from BCR1, BCR2, BCR3, BCR4
  "BCR?":
    _delete:
      - WRAPMOD
  # Delete DATLAT and CLKDIV fields from BWTR1, BWTR2, BWTR3, BWTR4
  "BWTR?":
    _delete:
      - DATLAT
      - CLKDIV

I2C?:
  _include:
    - patches/16bit.yaml
    - patches/i2c/v1_fltr.yaml
    - fields/i2c/i2c_v1.yaml
    - fields/i2c/i2c_v1_fltr.yaml
  OAR1:
    _merge:
      ADD: "ADD[07],ADD10"

I2C3:
  _delete:
    _interrupts:
      - I2CFMP1_event

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg.yaml

QUADSPI:
  _modify:
    _interrupts:
      Quad_SP:
        name: Quad_SPI
  _include:
    - patches/quadspi/dr_multi_access.yaml
    - fields/quadspi/quadspi_v1_dual_flash.yaml

PWR:
  CR:
    _add:
      FISSR:
        description: Flash Interface Stop while System Run
        bitOffset: 21
        bitWidth: 1
      FMSSR:
        description: Flash Memory Sleep System Run
        bitOffset: 20
        bitWidth: 1
      MRLVDS:
        description: Main regulator Low Voltage in Deep Sleep
        bitOffset: 11
        bitWidth: 1
      LPLVDS:
        description: Main regulator Low Voltage in Deep Sleep
        bitOffset: 10
        bitWidth: 1
  CSR:
    _modify:
      EWUP:
        name: EWUP1
        description: Enable WKUP1 pin (PA0)
    _add:
      EWUP2:
        description: Enable WKUP1 pin (PC0)
        bitOffset: 7
        bitWidth: 1
      EWUP3:
        description: Enable WKUP1 pin (PC1)
        bitOffset: 6
        bitWidth: 1

# Add missing reset bit for SPI 4 (enable bits are present)
RCC:
  APB1RSTR:
    _modify:
      UART2RST:
        name: USART2RST
  APB1ENR:
    _modify:
      RTCAPB:
        name: RTCAPBEN
  DCKCFGR2:
    _modify:
      I2CFMP1SEL:
        name: FMPI2C1SEL
        bitWidth: 2
      CKSDIOSEL:
        name: SDIOSEL

RNG:
  _include: fields/rng/rng_f4_ced.yaml
  CR:
    _add:
      CED:
        description: Clock error detection
        bitOffset: 5
        bitWidth: 1

SPI?:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0402
      TIFRFE:
        name: FRE

SYSCFG:
  _include:
    - patches/syscfg/f4_common.yaml
    - fields/syscfg/f4/syscfg_f412.yaml
  _modify:
    I2C_BUFOUT:
      name: CFGR
      displayName: CFGR
      description: Configuration register
  _add:
    CFGR2:
      description: ADC Common status register
      addressOffset: 0x1C
      access: read-write
      resetValue: 0x00000000
      fields:
        PVDL:
          description: PVD lock
          bitOffset: 2
          bitWidth: 1
        CLL:
          description: core lockup lock
          bitOffset: 0
          bitWidth: 1
  CFGR:
    _modify:
      I2C4SDA:
        name: I2CFMP1_SDA
      I2C4SCL:
        name: I2CFMP1_SCL

"TIM[1],TIM[235],TIM1[01]":
  _include:
    - patches/tim/icpsc.yaml

"TIM*":
  _include:
    - fields/tim/tim_no_opm.yaml
    - fields/tim/tim_opm.yaml

"TIM[34]":
  _include:
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_16bit.yaml

"TIM[25]":
  _include:
    - patches/tim/tim2_common_32bit.yaml
    - fields/tim/tim_32bit.yaml

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml
    - fields/tim/generic.yaml
    - fields/tim/tim_mms_ts_sms.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

"TIM[67]":
  _include: fields/tim/tim6.yaml

"TIM[18]":
  _include: fields/tim/tim_advanced.yaml

"TIM[1-589],TIM??":
  _include: fields/tim/v1/ccm.yaml

"TIM[1-589],TIM1[0-79],TIM2?":
  _include: collect/tim/ccr.yaml

"TIM[18],TIM20":
  _include: collect/tim/ccr_advanced.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

# NOTE: Core peripherals (NVIC, MPU, FPU, SCB, etc.) were deleted

_include:
  - fields/can/can.yaml
  - collect/can/can.yaml
  - collect/can/filter_bank.yaml
  - patches/dfsdm/dfsdm_v2.yaml
  - collect/dfsdm/v2.yaml
  - patches/i2c/f4_fmpi2c.yaml
  - patches/fsmc/fsmc_sramfix_common.yaml
  - fields/fsmc/fsmc_sram.yaml
  - collect/fsmc/sram.yaml
  - patches/rcc/rcc_merge_rtcsel.yaml
  - fields/rcc/rcc_v2.yaml
  - fields/rcc/rcc_v2_bdcr_lsemod.yaml
  - fields/rcc/rcc_v2_pllcfgr_pllr.yaml
  - fields/rcc/rcc_v2_i2s_pll.yaml
  - fields/rcc/rcc_v2_i2s_pllsrc.yaml
  - fields/rcc/rcc_v2_i2s_pllq.yaml
  - fields/rcc/rcc_v2_i2s_pllm.yaml
  - fields/rcc/rcc_v2_dckcfgr_timpre.yaml
  - fields/rcc/rcc_v2_dckcfgr_i2s12src.yaml
  - fields/rcc/rcc_v2_dckcfgr_dfsdm_f4.yaml
  - fields/rcc/rcc_v2_dckcfgr2_48m_sd.yaml
  - fields/rcc/rcc_v2_dckcfgr2_i2csel.yaml
  - fields/rcc/rcc_v2_ckgatenr.yaml
  - fields/gpio/v2/common.yaml
  - collect/gpio/v2.yaml
  - fields/crc/crc_basic.yaml
  - fields/crc/crc_idr_8bit.yaml
  - patches/adc/adc_common_group_name.yaml
  - patches/dma/dma_v2.yaml
  - fields/dma/dma_v2.yaml
  - collect/dma/st.yaml
  - fields/spi/spi_v1.yaml
  - patches/tim/group.yaml
  - patches/usart/v1.yaml
  - fields/usart/uart_common.yaml
  - fields/usart/uart_sample.yaml
  - fields/usart/uart_usart.yaml
  - fields/flash/flash_v1.yaml
  - fields/flash/flash_latency16.yaml
  - patches/rtc/alarm.yaml
  - patches/rtc/rtc_cr.yaml
  - fields/rtc/rtc_common.yaml
  - collect/rtc/alarm.yaml
  - collect/rtc/bkpr.yaml
  - patches/usb_otg/fs_remove_prefix.yaml
  - patches/usb_otg/fs_v1ext.yaml
  - patches/usb_otg/fs_v1.yaml
  - collect/usb_otg/fs.yaml
  - patches/dbgmcu/dbgmcu.yaml
  - fields/sdio/sdio_f4.yaml
  - collect/sdio/resp.yaml
  - patches/pwr/f4.yaml
  - fields/pwr/pwr_f410_f412_f413_f423.yaml
