<profile>

<section name = "Vitis HLS Report for 'yuv2rgb_1'" level="0">
<item name = "Date">Tue Nov  2 10:41:59 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.960 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40012, 2457612, 0.400 ms, 24.576 ms, 40012, 2457612, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72">yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, 40007, 2457607, 0.400 ms, 24.576 ms, 40007, 2457607, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 250, 553, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 109, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72">yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, 0, 3, 250, 553, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16ns_16ns_32_4_1_U81">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="in_channels_ch1_read">9, 2, 1, 2</column>
<column name="in_channels_ch2_read">9, 2, 1, 2</column>
<column name="in_channels_ch3_read">9, 2, 1, 2</column>
<column name="in_height_blk_n">9, 2, 1, 2</column>
<column name="in_width_blk_n">9, 2, 1, 2</column>
<column name="out_height">9, 2, 16, 32</column>
<column name="out_width">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound_reg_119">32, 0, 32, 0</column>
<column name="grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72_ap_start_reg">1, 0, 1, 0</column>
<column name="height_reg_104">16, 0, 16, 0</column>
<column name="out_height_preg">16, 0, 16, 0</column>
<column name="out_width_preg">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="in_channels_ch1_dout">in, 8, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch1_empty_n">in, 1, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch1_read">out, 1, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch2_dout">in, 8, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch2_empty_n">in, 1, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch2_read">out, 1, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch3_dout">in, 8, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_channels_ch3_empty_n">in, 1, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_channels_ch3_read">out, 1, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_width_dout">in, 16, ap_fifo, in_width, pointer</column>
<column name="in_width_empty_n">in, 1, ap_fifo, in_width, pointer</column>
<column name="in_width_read">out, 1, ap_fifo, in_width, pointer</column>
<column name="in_height_dout">in, 16, ap_fifo, in_height, pointer</column>
<column name="in_height_empty_n">in, 1, ap_fifo, in_height, pointer</column>
<column name="in_height_read">out, 1, ap_fifo, in_height, pointer</column>
<column name="out_channels_ch1_address0">out, 22, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_ce0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_we0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_d0">out, 8, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch2_address0">out, 22, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_ce0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_we0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_d0">out, 8, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch3_address0">out, 22, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_ce0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_we0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_d0">out, 8, ap_memory, out_channels_ch3, array</column>
<column name="out_width">out, 16, ap_vld, out_width, pointer</column>
<column name="out_width_ap_vld">out, 1, ap_vld, out_width, pointer</column>
<column name="out_height">out, 16, ap_vld, out_height, pointer</column>
<column name="out_height_ap_vld">out, 1, ap_vld, out_height, pointer</column>
</table>
</item>
</section>
</profile>
