m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/eyrc_practice_fpga/t1c_riscv_cpu/simulation/modelsim
vadder
Z1 !s110 1731303410
!i10b 1
!s100 jXE67fZjiCj2W4l?`i:H?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ihjb_A34fFi]Rf;SA9UN3R3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1728497112
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/adder.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/adder.v
!i122 13
L0 4 8
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1731303410.000000
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/adder.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components
Z9 tCvgOpt 0
valu
R1
!i10b 1
!s100 B4Dh3^oBhY>NHeXN57=YX1
R2
IHUWm;o;=TZ[JTZWGbQgee0
R3
R0
w1728825444
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu.v
!i122 12
L0 4 29
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu.v|
!i113 1
R7
R8
R9
valu_decoder
R1
!i10b 1
!s100 az`53hU@KbYMaT?QfjD3d3
R2
I:oC>lc?Eh_a`^@M>z;B1H0
R3
R0
w1728824672
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu_decoder.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu_decoder.v
!i122 11
L0 4 41
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/alu_decoder.v|
!i113 1
R7
R8
R9
vcontroller
R1
!i10b 1
!s100 hYB_iBF<>;a40cnz90bDi3
R2
Imh=P8L??jC1mNNj4MlSWB1
R3
R0
w1728822013
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/controller.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/controller.v
!i122 10
L0 4 25
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/controller.v|
!i113 1
R7
R8
R9
vdata_mem
Z10 !s110 1731303409
!i10b 1
!s100 7lkG;ecMGDD[14TPAieAJ3
R2
IA_gL_>Sn9FZE0]HHb?8TL0
R3
R0
w1728818112
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/data_mem.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/data_mem.v
!i122 2
L0 4 68
R5
r1
!s85 0
31
Z11 !s108 1731303409.000000
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/data_mem.v|
!i113 1
R7
Z12 !s92 -vlog01compat -work work +incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code
R9
vdatapath
R1
!i10b 1
!s100 Y?<Ve9kVP<E9Vh2AElLA83
R2
I>3Cgb[8I@33Ugl`EU0`m93
R3
R0
w1728821004
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/datapath.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/datapath.v
!i122 9
L0 3 44
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/datapath.v|
!i113 1
R7
R8
R9
vimm_extend
R1
!i10b 1
!s100 KCY0HN8a_SDDT@o^3341e2
R2
INHmOWRNSaQIM1ZGNX6mQ@0
R3
R0
R4
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/imm_extend.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/imm_extend.v
!i122 8
L0 3 21
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/imm_extend.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/imm_extend.v|
!i113 1
R7
R8
R9
vinstr_mem
Z13 !s110 1731303411
!i10b 1
!s100 zd;ZgbO^BOSRcgT<V<C1Y1
R2
ISDgFdT?l:?T520`[=@6n72
R3
R0
w1731270892
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/instr_mem.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/instr_mem.v
!i122 14
L0 4 18
R5
r1
!s85 0
31
Z14 !s108 1731303411.000000
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/instr_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/instr_mem.v|
!i113 1
R7
R12
R9
vmain_decoder
R1
!i10b 1
!s100 _97nU=mMeS_P>:MofIj]M0
R2
ILFg`BUc?biNoO4@a5AP982
R3
R0
w1728825244
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/main_decoder.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/main_decoder.v
!i122 7
L0 4 45
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/main_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/main_decoder.v|
!i113 1
R7
R8
R9
vmux2
R1
!i10b 1
!s100 O<Ld`3jD6QL?6PIEe_QAk1
R2
IG[zR=>7UCHKAX8^iQ]Lfh3
R3
R0
R4
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux2.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux2.v
!i122 6
Z15 L0 4 9
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux2.v|
!i113 1
R7
R8
R9
vmux4
R1
!i10b 1
!s100 V4YdM>hK^I8CMb?cH8Cej3
R2
I=A>[<:<jL2R6jTG1S0T@^1
R3
R0
R4
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux4.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux4.v
!i122 5
R15
R5
r1
!s85 0
31
R6
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/mux4.v|
!i113 1
R7
R8
R9
vreg_file
R1
!i10b 1
!s100 z2]InGk0[gjzdlc7_WWYI1
R2
I=T[04?VWCNCY?XZIN<6ZW3
R3
R0
R4
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reg_file.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reg_file.v
!i122 4
L0 8 27
R5
r1
!s85 0
31
R11
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reg_file.v|
!i113 1
R7
R8
R9
vreset_ff
R10
!i10b 1
!s100 c1I5T0L8]]ZK0dn2hg0_F0
R2
I`3FPC<435>iZ_8>4ezLAl3
R3
R0
R4
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reset_ff.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reset_ff.v
!i122 3
L0 4 12
R5
r1
!s85 0
31
R11
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reset_ff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/components/reset_ff.v|
!i113 1
R7
R8
R9
vriscv_cpu
R10
!i10b 1
!s100 Ed8LM6za0eXzA1ANebB9`2
R2
I]2kBHGU;BdCbYMO[<HlC12
R3
R0
w1728820783
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/riscv_cpu.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/riscv_cpu.v
!i122 1
L0 4 23
R5
r1
!s85 0
31
R11
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/riscv_cpu.v|
!i113 1
R7
R12
R9
vt1c_riscv_cpu
R10
!i10b 1
!s100 @MK`emU59_`R7k6`T:;eS0
R2
I3Y]4i[aR]_J?GE]oKd;Y62
R3
R0
w1731270896
8E:/eyrc_practice_fpga/t1c_riscv_cpu/code/t1c_riscv_cpu.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/code/t1c_riscv_cpu.v
!i122 0
L0 4 34
R5
r1
!s85 0
31
R11
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/code|E:/eyrc_practice_fpga/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!i113 1
R7
R12
R9
vtb
R13
!i10b 1
!s100 TgE`EVQ6g>?S0:1=dX`Em2
R2
I8L4;_d2>GAF]Kz[H4TZCW2
R3
R0
w1731273879
8E:/eyrc_practice_fpga/t1c_riscv_cpu/.test/tb.v
FE:/eyrc_practice_fpga/t1c_riscv_cpu/.test/tb.v
!i122 15
L0 3 186
R5
r1
!s85 0
31
R14
!s107 E:/eyrc_practice_fpga/t1c_riscv_cpu/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/.test|E:/eyrc_practice_fpga/t1c_riscv_cpu/.test/tb.v|
!i113 1
R7
!s92 -vlog01compat -work work +incdir+E:/eyrc_practice_fpga/t1c_riscv_cpu/.test
R9
