MSM SoC HSUSB controllers

EHCI

Required properties:
- compatible:	Should contain "qcom,ehci-host"
- regs:			offset and length of the register set in the memory map
- usb-phy:		phandle for the PHY device

필수 속성 :
- compatible : "qcom, ehci-host"
- regs : 메모리 맵에서 레지스터 세트의 오프셋과 길이
- usb-phy : PHY 장치의 phandle


Example EHCI controller device node:

	ehci: ehci@f9a55000 {
		compatible = "qcom,ehci-host";
		reg = <0xf9a55000 0x400>;
		usb-phy = <&usb_otg>;
	};

USB PHY with optional OTG:

Required properties:
- compatible:   Should contain:
  "qcom,usb-otg-ci" for chipsets with ChipIdea 45nm PHY
  "qcom,usb-otg-snps" for chipsets with Synopsys 28nm PHY

- regs:         Offset and length of the register set in the memory map
- interrupts:   interrupt-specifier for the OTG interrupt.

- clocks:       A list of phandle + clock-specifier pairs for the
                clocks listed in clock-names
- clock-names:  Should contain the following:
  "phy"         USB PHY reference clock
  "core"        Protocol engine clock
  "iface"       Interface bus clock
  "alt_core"    Protocol engine clock for targets with asynchronous
                reset methodology. (optional)

- vdccx-supply: phandle to the regulator for the vdd supply for
                digital circuit operation.
- v1p8-supply:  phandle to the regulator for the 1.8V supply
- v3p3-supply:  phandle to the regulator for the 3.3V supply

- resets:       A list of phandle + reset-specifier pairs for the
                resets listed in reset-names
- reset-names:  Should contain the following:
  "phy"         USB PHY controller reset
  "link"        USB LINK controller reset

- qcom,otg-control: OTG control (VBUS and ID notifications) can be one of
                1 - PHY control
                2 - PMIC control

필수 속성 :
- 호환 가능 : 다음을 포함해야합니다 :
   ChipIdea 45nm PHY 칩셋 용 "qcom, usb-otg-ci"
   Synopsys 28nm PHY 칩셋을위한 "qcom, usb-otg-snps"

- regs : 메모리 맵에서 레지스터 세트의 오프셋과 길이
- interrupts : OTG 인터럽트에 대한 인터럽트 지정자.

- clocks : clocks 이름에 나열된 clocks에 대한 phandle + clock-specifier 쌍 목록
- clock-names : 다음을 포함해야합니다 :
   "phy"USB PHY 기준 클럭
   "코어"프로토콜 엔진 clock
   "iface"인터페이스 버스 클럭
   "alt_core"비동기 재설정 방법론이있는 대상에 대한 프로토콜 엔진 클럭 (선택 사항)
- vdccx-supply : 디지털 회로 동작을위한 vdd 전원을위한 레귤레이터 에 phandle
- v1p8-supply : 1.8V 전원 레귤레이터에 phandle
 - v3p3-supply : 3.3V 전원 레귤레이터에 phandle
- reset : reset-names에 나열된 재설정에 대한 phandle + reset-specifier 쌍 목록
- reset-names : 다음을 포함해야합니다 :
   "phy"USB PHY 컨트롤러 재설정
   "링크"USB LINK 컨트롤러 재설정

- qcom, otg-control : OTG 제어 (VBUS 및 ID 알림)는 다음 중 하나 일 수 있습니다.
                 1 - PHY 제어
                 2 - PMIC 제어



Optional properties:
- dr_mode:      One of "host", "peripheral" or "otg". Defaults to "otg"

- switch-gpio:  A phandle + gpio-specifier pair. Some boards are using Dual
                SPDT USB Switch, witch is cotrolled by GPIO to de/multiplex
                D+/D- USB lines between connectors.

- qcom,phy-init-sequence: PHY configuration sequence values. This is related to Device
                Mode Eye Diagram test. Start address at which these values will be
                written is ULPI_EXT_VENDOR_SPECIFIC. Value of -1 is reserved as
                "do not overwrite default value at this address".
                For example: qcom,phy-init-sequence = < -1 0x63 >;
                Will update only value at address ULPI_EXT_VENDOR_SPECIFIC + 1.

- qcom,phy-num: Select number of pyco-phy to use, can be one of
                0 - PHY one, default
                1 - Second PHY
                Some platforms may have configuration to allow USB
                controller work with any of the two HSPHYs present.

- qcom,vdd-levels: This property must be a list of three integer values
                (no, min, max) where each value represents either a voltage
                in microvolts or a value corresponding to voltage corner.

- qcom,manual-pullup: If present, vbus is not routed to USB controller/phy
                and controller driver therefore enables pull-up explicitly
                before starting controller using usbcmd run/stop bit.

- extcon:       phandles to external connector devices. First phandle
                should point to external connector, which provide "USB"
                cable events, the second should point to external connector
                device, which provide "USB-HOST" cable events. If one of
                the external connector devices is not required empty <0>
                phandle should be specified.


선택적 속성 :
- dr_mode : "host", "peripheral"또는 "otg"중 하나입니다. 기본값은 "otg"입니다.

- switch-gpio : phandle + gpio-specifier 쌍. 일부 보드는 듀얼 SPDT USB 스위치를 사용하고 있으며 GPIO는 커넥터 간 D + / D-USB 라인을 분리 / 멀티플렉싱합니다.

- qcom, phy-init-sequence : PHY 구성 순서 값. 이것은 Device Mode Eye Diagram test 와 관련이 있습니다. 이 값들이 쓰여지는 시작 주소는 ULPI_EXT_VENDOR_SPECIFIC입니다. 값 -1은 "이 주소의 기본값을 덮어 쓰지 않습니다"로 예약됩니다.
                 예 : qcom, phy-init-sequence = <-1 0x63>;
                 주소 ULPI_EXT_VENDOR_SPECIFIC + 1의 값만 업데이트합니다.

Example HSUSB OTG controller device node:
HSUSB OTG 컨트롤러 장치 노드의 예 :

    usb@f9a55000 {
        compatible = "qcom,usb-otg-snps";
        reg = <0xf9a55000 0x400>;
        interrupts = <0 134 0>;
        dr_mode = "peripheral";

        clocks = <&gcc GCC_XO_CLK>, <&gcc GCC_USB_HS_SYSTEM_CLK>,
                <&gcc GCC_USB_HS_AHB_CLK>;

        clock-names = "phy", "core", "iface";

        vddcx-supply = <&pm8841_s2_corner>;
        v1p8-supply = <&pm8941_l6>;
        v3p3-supply = <&pm8941_l24>;

        resets = <&gcc GCC_USB2A_PHY_BCR>, <&gcc GCC_USB_HS_BCR>;
        reset-names = "phy", "link";

        qcom,otg-control = <1>;
        qcom,phy-init-sequence = < -1 0x63 >;
        qcom,vdd-levels = <1 5 7>;
	};