INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab2/Lab2-1/Lab2-1/Lab2-1.srcs/sources_1/imports/Lab2-1/lab2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab2/Lab2-1/Lab2-1/Lab2-1.srcs/sources_1/imports/Lab2-1/lab2_1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_1_t
