# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Lab_E/full_adder.v" \
"../../../../../Lab_E/Lab_E.srcs/sources_1/new/six_bit_ripple_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
