Analysis & Synthesis Status : Successful - Fri Oct 23 16:03:24 2015
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : OR_gate
Top-level Entity Name : OR_gate
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 0
Total registers : 0
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
