#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56213cf0e550 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x56213cf3dbb0_0 .var "ALUOp", 2 0;
v0x56213cf3dc90_0 .net "Opcode", 5 0, L_0x56213cf4e9b0;  1 drivers
v0x56213cf3dd50_0 .var "clk", 0 0;
v0x56213cf3ddf0_0 .var "reset", 0 0;
v0x56213cf3de90_0 .var "s_inc", 0 0;
v0x56213cf3dfd0_0 .var "s_inm", 0 0;
v0x56213cf3e070_0 .var "we", 0 0;
v0x56213cf3e160_0 .var "wez", 0 0;
v0x56213cf3e250_0 .net "zero", 0 0, v0x56213cf3a0f0_0;  1 drivers
S_0x56213cf0e6d0 .scope module, "micro" "microc" 2 19, 3 1 0, S_0x56213cf0e550;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "ALUOp"
v0x56213cf3c610_0 .net "ALUOp", 2 0, v0x56213cf3dbb0_0;  1 drivers
v0x56213cf3c700_0 .net "Dir_salto", 9 0, L_0x56213cf3e2f0;  1 drivers
v0x56213cf3c7d0_0 .net "Inm", 7 0, L_0x56213cf4eae0;  1 drivers
v0x56213cf3c8d0_0 .net "Opcode", 5 0, L_0x56213cf4e9b0;  alias, 1 drivers
v0x56213cf3c970_0 .net "PC_actual", 9 0, v0x56213cf14660_0;  1 drivers
v0x56213cf3ca80_0 .net "RA1", 3 0, L_0x56213cf4ed10;  1 drivers
v0x56213cf3cb90_0 .net "RA2", 3 0, L_0x56213cf4eb80;  1 drivers
v0x56213cf3cc50_0 .net "RD1", 7 0, L_0x56213cf4f4c0;  1 drivers
v0x56213cf3cd40_0 .net "RD2", 7 0, L_0x56213cf4fbc0;  1 drivers
v0x56213cf3ce00_0 .net "Salida_mem", 15 0, L_0x56213cf3e650;  1 drivers
v0x56213cf3cec0_0 .net "WA3", 3 0, L_0x56213cf4ec70;  1 drivers
v0x56213cf3cfb0_0 .net "WD3", 7 0, v0x56213cf38040_0;  1 drivers
v0x56213cf3d0c0_0 .net "clk", 0 0, v0x56213cf3dd50_0;  1 drivers
v0x56213cf3d1f0_0 .net "mux_2_out", 3 0, L_0x56213cf4ef00;  1 drivers
v0x56213cf3d2b0_0 .net "mux_3_out", 7 0, L_0x56213cf4fd10;  1 drivers
v0x56213cf3d350_0 .net "nuevo_PC", 9 0, L_0x56213cf4e880;  1 drivers
v0x56213cf3d460_0 .net "reset", 0 0, v0x56213cf3ddf0_0;  1 drivers
v0x56213cf3d550_0 .net "s_inc", 0 0, v0x56213cf3de90_0;  1 drivers
v0x56213cf3d5f0_0 .net "s_inm", 0 0, v0x56213cf3dfd0_0;  1 drivers
v0x56213cf3d6e0_0 .net "sum_aux", 9 0, L_0x56213cf3e710;  1 drivers
v0x56213cf3d7d0_0 .net "we", 0 0, v0x56213cf3e070_0;  1 drivers
v0x56213cf3d870_0 .net "wez", 0 0, v0x56213cf3e160_0;  1 drivers
v0x56213cf3d910_0 .net "zALU", 0 0, v0x56213cf38120_0;  1 drivers
v0x56213cf3da00_0 .net "zero", 0 0, v0x56213cf3a0f0_0;  alias, 1 drivers
L_0x56213cf3e2f0 .part L_0x56213cf3e650, 0, 10;
L_0x56213cf4e9b0 .part L_0x56213cf3e650, 10, 6;
L_0x56213cf4eae0 .part L_0x56213cf3e650, 4, 8;
L_0x56213cf4eb80 .part L_0x56213cf3e650, 4, 4;
L_0x56213cf4ec70 .part L_0x56213cf3e650, 0, 4;
L_0x56213cf4ed10 .part L_0x56213cf3e650, 8, 4;
S_0x56213cf0fd10 .scope module, "PC" "registro" 3 13, 4 35 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x56213cf0fee0 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x56213cf145c0_0 .net "D", 9 0, L_0x56213cf4e880;  alias, 1 drivers
v0x56213cf14660_0 .var "Q", 9 0;
v0x56213cf37930_0 .net "clk", 0 0, v0x56213cf3dd50_0;  alias, 1 drivers
v0x56213cf379d0_0 .net "reset", 0 0, v0x56213cf3ddf0_0;  alias, 1 drivers
E_0x56213cf03ed0 .event posedge, v0x56213cf379d0_0, v0x56213cf37930_0;
S_0x56213cf37b10 .scope module, "alu_" "alu" 3 25, 5 1 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 3 "Op"
v0x56213cf37da0_0 .net "A", 7 0, L_0x56213cf4f4c0;  alias, 1 drivers
v0x56213cf37ea0_0 .net "B", 7 0, L_0x56213cf4fd10;  alias, 1 drivers
v0x56213cf37f80_0 .net "Op", 2 0, v0x56213cf3dbb0_0;  alias, 1 drivers
v0x56213cf38040_0 .var "S", 7 0;
v0x56213cf38120_0 .var "zero", 0 0;
E_0x56213cf04140 .event edge, v0x56213cf37f80_0, v0x56213cf37ea0_0, v0x56213cf37da0_0;
S_0x56213cf382d0 .scope module, "banco" "regfile" 3 22, 4 4 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x56213cf385e0_0 .net "RA1", 3 0, L_0x56213cf4ed10;  alias, 1 drivers
v0x56213cf386e0_0 .net "RA2", 3 0, L_0x56213cf4eb80;  alias, 1 drivers
v0x56213cf387c0_0 .net "RD1", 7 0, L_0x56213cf4f4c0;  alias, 1 drivers
v0x56213cf388c0_0 .net "RD2", 7 0, L_0x56213cf4fbc0;  alias, 1 drivers
v0x56213cf38980 .array "RegBank", 15 0, 7 0;
v0x56213cf38a90_0 .net "WA3", 3 0, L_0x56213cf4ec70;  alias, 1 drivers
v0x56213cf38b70_0 .net "WD3", 7 0, v0x56213cf38040_0;  alias, 1 drivers
v0x56213cf38c30_0 .net *"_s0", 31 0, L_0x56213cf4f130;  1 drivers
v0x56213cf38cf0_0 .net *"_s10", 5 0, L_0x56213cf4f330;  1 drivers
L_0x7f4e4002b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56213cf38dd0_0 .net *"_s13", 1 0, L_0x7f4e4002b138;  1 drivers
L_0x7f4e4002b180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56213cf38eb0_0 .net/2u *"_s14", 7 0, L_0x7f4e4002b180;  1 drivers
v0x56213cf38f90_0 .net *"_s18", 31 0, L_0x56213cf4f650;  1 drivers
L_0x7f4e4002b1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56213cf39070_0 .net *"_s21", 27 0, L_0x7f4e4002b1c8;  1 drivers
L_0x7f4e4002b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56213cf39150_0 .net/2u *"_s22", 31 0, L_0x7f4e4002b210;  1 drivers
v0x56213cf39230_0 .net *"_s24", 0 0, L_0x56213cf4f780;  1 drivers
v0x56213cf392f0_0 .net *"_s26", 7 0, L_0x56213cf4f8c0;  1 drivers
v0x56213cf393d0_0 .net *"_s28", 5 0, L_0x56213cf4f9b0;  1 drivers
L_0x7f4e4002b0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56213cf394b0_0 .net *"_s3", 27 0, L_0x7f4e4002b0a8;  1 drivers
L_0x7f4e4002b258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56213cf39590_0 .net *"_s31", 1 0, L_0x7f4e4002b258;  1 drivers
L_0x7f4e4002b2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56213cf39670_0 .net/2u *"_s32", 7 0, L_0x7f4e4002b2a0;  1 drivers
L_0x7f4e4002b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56213cf39750_0 .net/2u *"_s4", 31 0, L_0x7f4e4002b0f0;  1 drivers
v0x56213cf39830_0 .net *"_s6", 0 0, L_0x56213cf4f1f0;  1 drivers
v0x56213cf398f0_0 .net *"_s8", 7 0, L_0x56213cf4f290;  1 drivers
v0x56213cf399d0_0 .net "clk", 0 0, v0x56213cf3dd50_0;  alias, 1 drivers
v0x56213cf39aa0_0 .net "we3", 0 0, v0x56213cf3e070_0;  alias, 1 drivers
E_0x56213cf04550 .event posedge, v0x56213cf37930_0;
L_0x56213cf4f130 .concat [ 4 28 0 0], L_0x56213cf4ed10, L_0x7f4e4002b0a8;
L_0x56213cf4f1f0 .cmp/ne 32, L_0x56213cf4f130, L_0x7f4e4002b0f0;
L_0x56213cf4f290 .array/port v0x56213cf38980, L_0x56213cf4f330;
L_0x56213cf4f330 .concat [ 4 2 0 0], L_0x56213cf4ed10, L_0x7f4e4002b138;
L_0x56213cf4f4c0 .functor MUXZ 8, L_0x7f4e4002b180, L_0x56213cf4f290, L_0x56213cf4f1f0, C4<>;
L_0x56213cf4f650 .concat [ 4 28 0 0], L_0x56213cf4eb80, L_0x7f4e4002b1c8;
L_0x56213cf4f780 .cmp/ne 32, L_0x56213cf4f650, L_0x7f4e4002b210;
L_0x56213cf4f8c0 .array/port v0x56213cf38980, L_0x56213cf4f9b0;
L_0x56213cf4f9b0 .concat [ 4 2 0 0], L_0x56213cf4eb80, L_0x7f4e4002b258;
L_0x56213cf4fbc0 .functor MUXZ 8, L_0x7f4e4002b2a0, L_0x56213cf4f8c0, L_0x56213cf4f780, C4<>;
S_0x56213cf39c40 .scope module, "biestable" "ffd" 3 26, 4 56 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x56213cf39e70_0 .net "carga", 0 0, v0x56213cf38120_0;  alias, 1 drivers
v0x56213cf39f60_0 .net "clk", 0 0, v0x56213cf3dd50_0;  alias, 1 drivers
v0x56213cf3a050_0 .net "d", 0 0, v0x56213cf3e160_0;  alias, 1 drivers
v0x56213cf3a0f0_0 .var "q", 0 0;
v0x56213cf3a190_0 .net "reset", 0 0, v0x56213cf3ddf0_0;  alias, 1 drivers
S_0x56213cf3a330 .scope module, "memoria" "memprog" 3 10, 6 3 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Datum"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x56213cf3e650 .functor BUFZ 16, L_0x56213cf3e430, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56213cf3a5c0_0 .net "Address", 9 0, v0x56213cf14660_0;  alias, 1 drivers
v0x56213cf3a6a0_0 .net "Datum", 15 0, L_0x56213cf3e650;  alias, 1 drivers
v0x56213cf3a760 .array "Mem", 1023 0, 15 0;
v0x56213cf3a800_0 .net *"_s0", 15 0, L_0x56213cf3e430;  1 drivers
v0x56213cf3a8e0_0 .net *"_s2", 11 0, L_0x56213cf3e4d0;  1 drivers
L_0x7f4e4002b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56213cf3aa10_0 .net *"_s5", 1 0, L_0x7f4e4002b018;  1 drivers
v0x56213cf3aaf0_0 .net "clk", 0 0, v0x56213cf3dd50_0;  alias, 1 drivers
L_0x56213cf3e430 .array/port v0x56213cf3a760, L_0x56213cf3e4d0;
L_0x56213cf3e4d0 .concat [ 10 2 0 0], v0x56213cf14660_0, L_0x7f4e4002b018;
S_0x56213cf3ac10 .scope module, "mux_1" "mux2" 3 12, 4 46 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x56213cf3ade0 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x56213cf3aeb0_0 .net "D0", 9 0, L_0x56213cf3e2f0;  alias, 1 drivers
v0x56213cf3af90_0 .net "D1", 9 0, L_0x56213cf3e710;  alias, 1 drivers
v0x56213cf3b070_0 .net "Y", 9 0, L_0x56213cf4e880;  alias, 1 drivers
v0x56213cf3b170_0 .net "s", 0 0, v0x56213cf3de90_0;  alias, 1 drivers
L_0x56213cf4e880 .functor MUXZ 10, L_0x56213cf3e2f0, L_0x56213cf3e710, v0x56213cf3de90_0, C4<>;
S_0x56213cf3b2c0 .scope module, "mux_2" "mux2" 3 21, 4 46 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y"
    .port_info 1 /INPUT 4 "D0"
    .port_info 2 /INPUT 4 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x56213cf3b490 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000000100>;
v0x56213cf3b5d0_0 .net "D0", 3 0, L_0x56213cf4ed10;  alias, 1 drivers
v0x56213cf3b6e0_0 .net "D1", 3 0, L_0x56213cf4ec70;  alias, 1 drivers
v0x56213cf3b7b0_0 .net "Y", 3 0, L_0x56213cf4ef00;  alias, 1 drivers
v0x56213cf3b880_0 .net "s", 0 0, v0x56213cf3dfd0_0;  alias, 1 drivers
L_0x56213cf4ef00 .functor MUXZ 4, L_0x56213cf4ed10, L_0x56213cf4ec70, v0x56213cf3dfd0_0, C4<>;
S_0x56213cf3b9f0 .scope module, "mux_3" "mux2" 3 23, 4 46 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x56213cf3bbc0 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001000>;
v0x56213cf3bd00_0 .net "D0", 7 0, L_0x56213cf4fbc0;  alias, 1 drivers
v0x56213cf3be10_0 .net "D1", 7 0, L_0x56213cf4eae0;  alias, 1 drivers
v0x56213cf3bed0_0 .net "Y", 7 0, L_0x56213cf4fd10;  alias, 1 drivers
v0x56213cf3bfd0_0 .net "s", 0 0, v0x56213cf3dfd0_0;  alias, 1 drivers
L_0x56213cf4fd10 .functor MUXZ 8, L_0x56213cf4fbc0, L_0x56213cf4eae0, v0x56213cf3dfd0_0, C4<>;
S_0x56213cf3c110 .scope module, "sumador" "sum" 3 11, 4 28 0, S_0x56213cf0e6d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
v0x56213cf3c300_0 .net "A", 9 0, v0x56213cf14660_0;  alias, 1 drivers
L_0x7f4e4002b060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56213cf3c430_0 .net "B", 9 0, L_0x7f4e4002b060;  1 drivers
v0x56213cf3c510_0 .net "Y", 9 0, L_0x56213cf3e710;  alias, 1 drivers
L_0x56213cf3e710 .arith/sum 10, v0x56213cf14660_0, L_0x7f4e4002b060;
    .scope S_0x56213cf3a330;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x56213cf3a760 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x56213cf0fd10;
T_1 ;
    %wait E_0x56213cf03ed0;
    %load/vec4 v0x56213cf379d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56213cf14660_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56213cf145c0_0;
    %assign/vec4 v0x56213cf14660_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56213cf382d0;
T_2 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x56213cf38980 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56213cf382d0;
T_3 ;
    %wait E_0x56213cf04550;
    %load/vec4 v0x56213cf39aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56213cf38b70_0;
    %load/vec4 v0x56213cf38a90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56213cf38980, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56213cf37b10;
T_4 ;
    %wait E_0x56213cf04140;
    %load/vec4 v0x56213cf37f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x56213cf37ea0_0;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x56213cf37da0_0;
    %inv;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x56213cf37da0_0;
    %load/vec4 v0x56213cf37ea0_0;
    %add;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x56213cf37da0_0;
    %load/vec4 v0x56213cf37ea0_0;
    %sub;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x56213cf37da0_0;
    %load/vec4 v0x56213cf37ea0_0;
    %and;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x56213cf37da0_0;
    %load/vec4 v0x56213cf37ea0_0;
    %or;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x56213cf37da0_0;
    %load/vec4 v0x56213cf37ea0_0;
    %and;
    %inv;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x56213cf37da0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56213cf38040_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x56213cf38040_0;
    %or/r;
    %inv;
    %store/vec4 v0x56213cf38120_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56213cf39c40;
T_5 ;
    %wait E_0x56213cf03ed0;
    %load/vec4 v0x56213cf3a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56213cf3a0f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56213cf39e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56213cf3a050_0;
    %assign/vec4 v0x56213cf3a0f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56213cf0e550;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dd50_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dd50_0, 0, 1;
    %delay 3000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56213cf0e550;
T_7 ;
    %vpi_call 2 24 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3ddf0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3ddf0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x56213cf0e550;
T_8 ;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56213cf3dbb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56213cf3e160_0, 0, 1;
    %vpi_call 2 153 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
