Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Fri Sep 29 14:22:49 2017
| Host             : DESKTOP-H3JQ5EJ running 64-bit major release  (build 9200)
| Command          : report_power -file ADC_BRIDGE_power_routed.rpt -pb ADC_BRIDGE_power_summary_routed.pb -rpx ADC_BRIDGE_power_routed.rpx
| Design           : ADC_BRIDGE
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.314 |
| Dynamic (W)              | 0.216 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        9 |       --- |             --- |
| Slice Logic    |    <0.001 |     1258 |       --- |             --- |
|   LUT as Logic |    <0.001 |      339 |     63400 |            0.53 |
|   Register     |    <0.001 |      654 |    126800 |            0.52 |
|   CARRY4       |    <0.001 |       72 |     15850 |            0.45 |
|   Others       |     0.000 |       97 |       --- |             --- |
| Signals        |    <0.001 |      883 |       --- |             --- |
| Block RAM      |    <0.001 |        1 |       135 |            0.74 |
| MMCM           |     0.201 |        2 |         6 |           33.33 |
| I/O            |     0.008 |       25 |       210 |           11.90 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.314 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.007 |      0.016 |
| Vccaux    |       1.800 |     0.130 |       0.112 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+------------------------------------------------------------------------------+-----------------+
| Clock                    | Domain                                                                       | Constraint (ns) |
+--------------------------+------------------------------------------------------------------------------+-----------------+
| CLK_IN1_P                | CLK_IN1_P                                                                    |            20.0 |
| CLK_OUT1_clock_generator | MAIN_CLOCK/inst/CLK_OUT1_clock_generator                                     |            10.0 |
| CLK_OUT1_ftdi_clock_gen  | BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen |            16.7 |
| CLK_OUT3_clock_generator | MAIN_CLOCK/inst/CLK_OUT3_clock_generator                                     |            31.3 |
| clkfbout_clock_generator | MAIN_CLOCK/inst/clkfbout_clock_generator                                     |            20.0 |
| clkfbout_ftdi_clock_gen  | BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkfbout_ftdi_clock_gen |            16.7 |
| ftdi_clk                 | ftdi_clk                                                                     |            16.7 |
+--------------------------+------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------+-----------+
| Name                                                                     | Power (W) |
+--------------------------------------------------------------------------+-----------+
| ADC_BRIDGE                                                               |     0.216 |
|   ADC                                                                    |    <0.001 |
|   BRIDGE                                                                 |     0.115 |
|     arb                                                                  |    <0.001 |
|     receive_fifo                                                         |     0.002 |
|       U0                                                                 |     0.002 |
|         inst_fifo_gen                                                    |     0.002 |
|           gconvfifo.rf                                                   |     0.002 |
|             grf.rf                                                       |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                 gras.rsts                                                |    <0.001 |
|                   c0                                                     |    <0.001 |
|                   c1                                                     |    <0.001 |
|                 rpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                 gwas.wsts                                                |    <0.001 |
|                   c1                                                     |    <0.001 |
|                   c2                                                     |    <0.001 |
|                   gaf.c3                                                 |    <0.001 |
|                 wpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                   inst_blk_mem_gen                                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                         |    <0.001 |
|                         ramloop[0].ram.r                                 |    <0.001 |
|                           prim_noinit.ram                                |    <0.001 |
|               rstblk                                                     |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|     receiver_machine                                                     |    <0.001 |
|     register_and_buffer                                                  |     0.111 |
|       IOBUF_0                                                            |    <0.001 |
|       IOBUF_1                                                            |    <0.001 |
|       IOBUF_2                                                            |    <0.001 |
|       IOBUF_3                                                            |    <0.001 |
|       IOBUF_4                                                            |    <0.001 |
|       IOBUF_5                                                            |    <0.001 |
|       IOBUF_6                                                            |    <0.001 |
|       IOBUF_7                                                            |    <0.001 |
|       ftdi_clock_generator                                               |     0.107 |
|         inst                                                             |     0.107 |
|     transmit_fifo                                                        |     0.002 |
|       U0                                                                 |     0.002 |
|         inst_fifo_gen                                                    |     0.002 |
|           gconvfifo.rf                                                   |     0.002 |
|             grf.rf                                                       |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                 gr1.gr1_int.rfwft                                        |    <0.001 |
|                 gras.rsts                                                |    <0.001 |
|                   c0                                                     |    <0.001 |
|                   c1                                                     |    <0.001 |
|                 rpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                 gwas.wsts                                                |    <0.001 |
|                   c1                                                     |    <0.001 |
|                   c2                                                     |    <0.001 |
|                   gaf.c3                                                 |    <0.001 |
|                 wpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                   inst_blk_mem_gen                                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                         |    <0.001 |
|                         ramloop[0].ram.r                                 |    <0.001 |
|                           prim_noinit.ram                                |    <0.001 |
|               rstblk                                                     |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|     transmitter_machine                                                  |    <0.001 |
|   COMMAND                                                                |     0.001 |
|     pipo                                                                 |     0.001 |
|   MAIN_CLOCK                                                             |     0.095 |
|     inst                                                                 |     0.095 |
+--------------------------------------------------------------------------+-----------+


