Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  1 16:31:25 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: u_tick/out_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.612        0.000                      0                   74        0.246        0.000                      0                   74        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.612        0.000                      0                   74        0.246        0.000                      0                   74        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.952ns (21.671%)  route 3.441ns (78.329%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.571     5.092    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_fnd_control/u_dot_tick/tick_count_reg[13]/Q
                         net (fo=2, routed)           0.967     6.515    u_fnd_control/u_dot_tick/tick_count[13]
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  u_fnd_control/u_dot_tick/tick_count[26]_i_9/O
                         net (fo=1, routed)           0.315     6.954    u_fnd_control/u_dot_tick/tick_count[26]_i_9_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  u_fnd_control/u_dot_tick/tick_count[26]_i_8/O
                         net (fo=1, routed)           0.645     7.723    u_fnd_control/u_dot_tick/tick_count[26]_i_8_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  u_fnd_control/u_dot_tick/tick_count[26]_i_4/O
                         net (fo=27, routed)          1.514     9.361    u_fnd_control/u_dot_tick/tick_count[26]_i_4_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.485 r  u_fnd_control/u_dot_tick/tick_count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.485    u_fnd_control/u_dot_tick/tick_count[20]_i_1_n_0
    SLICE_X56Y7          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.452    14.793    u_fnd_control/u_dot_tick/CLK
    SLICE_X56Y7          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[20]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y7          FDCE (Setup_fdce_C_D)        0.079    15.097    u_fnd_control/u_dot_tick/tick_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 u_tick/tick_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.088ns (26.595%)  route 3.003ns (73.405%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.079    u_tick/out_tick_reg_0
    SLICE_X57Y20         FDCE                                         r  u_tick/tick_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  u_tick/tick_count_reg[9]/Q
                         net (fo=2, routed)           0.703     6.201    u_tick/tick_count[9]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.297     6.498 r  u_tick/tick_count[23]_i_8/O
                         net (fo=1, routed)           0.263     6.761    u_tick/tick_count[23]_i_8_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.885 r  u_tick/tick_count[23]_i_6/O
                         net (fo=1, routed)           0.574     7.459    u_tick/tick_count[23]_i_6_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  u_tick/tick_count[23]_i_2/O
                         net (fo=25, routed)          1.464     9.046    u_tick/tick_count[23]_i_2_n_0
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.170 r  u_tick/tick_count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.170    u_tick/tick_count_0[2]
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.441    14.782    u_tick/out_tick_reg_0
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.031    15.038    u_tick/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 u_tick/tick_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.116ns (27.094%)  route 3.003ns (72.906%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.558     5.079    u_tick/out_tick_reg_0
    SLICE_X57Y20         FDCE                                         r  u_tick/tick_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  u_tick/tick_count_reg[9]/Q
                         net (fo=2, routed)           0.703     6.201    u_tick/tick_count[9]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.297     6.498 r  u_tick/tick_count[23]_i_8/O
                         net (fo=1, routed)           0.263     6.761    u_tick/tick_count[23]_i_8_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.885 r  u_tick/tick_count[23]_i_6/O
                         net (fo=1, routed)           0.574     7.459    u_tick/tick_count[23]_i_6_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  u_tick/tick_count[23]_i_2/O
                         net (fo=25, routed)          1.464     9.046    u_tick/tick_count[23]_i_2_n_0
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.152     9.198 r  u_tick/tick_count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.198    u_tick/tick_count_0[3]
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.441    14.782    u_tick/out_tick_reg_0
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.075    15.082    u_tick/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.952ns (23.317%)  route 3.131ns (76.683%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.571     5.092    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_fnd_control/u_dot_tick/tick_count_reg[13]/Q
                         net (fo=2, routed)           0.967     6.515    u_fnd_control/u_dot_tick/tick_count[13]
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  u_fnd_control/u_dot_tick/tick_count[26]_i_9/O
                         net (fo=1, routed)           0.315     6.954    u_fnd_control/u_dot_tick/tick_count[26]_i_9_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  u_fnd_control/u_dot_tick/tick_count[26]_i_8/O
                         net (fo=1, routed)           0.645     7.723    u_fnd_control/u_dot_tick/tick_count[26]_i_8_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  u_fnd_control/u_dot_tick/tick_count[26]_i_4/O
                         net (fo=27, routed)          1.204     9.051    u_fnd_control/u_dot_tick/tick_count[26]_i_4_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.175 r  u_fnd_control/u_dot_tick/tick_count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.175    u_fnd_control/u_dot_tick/tick_count[22]_i_1_n_0
    SLICE_X55Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.451    14.792    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[22]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDCE (Setup_fdce_C_D)        0.031    15.062    u_fnd_control/u_dot_tick/tick_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.952ns (23.329%)  route 3.129ns (76.671%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.571     5.092    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_fnd_control/u_dot_tick/tick_count_reg[13]/Q
                         net (fo=2, routed)           0.967     6.515    u_fnd_control/u_dot_tick/tick_count[13]
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  u_fnd_control/u_dot_tick/tick_count[26]_i_9/O
                         net (fo=1, routed)           0.315     6.954    u_fnd_control/u_dot_tick/tick_count[26]_i_9_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  u_fnd_control/u_dot_tick/tick_count[26]_i_8/O
                         net (fo=1, routed)           0.645     7.723    u_fnd_control/u_dot_tick/tick_count[26]_i_8_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  u_fnd_control/u_dot_tick/tick_count[26]_i_4/O
                         net (fo=27, routed)          1.202     9.049    u_fnd_control/u_dot_tick/tick_count[26]_i_4_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.173 r  u_fnd_control/u_dot_tick/tick_count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.173    u_fnd_control/u_dot_tick/tick_count[21]_i_1_n_0
    SLICE_X55Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.451    14.792    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[21]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDCE (Setup_fdce_C_D)        0.029    15.060    u_fnd_control/u_dot_tick/tick_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.952ns (23.208%)  route 3.150ns (76.792%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.571     5.092    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_fnd_control/u_dot_tick/tick_count_reg[13]/Q
                         net (fo=2, routed)           0.967     6.515    u_fnd_control/u_dot_tick/tick_count[13]
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  u_fnd_control/u_dot_tick/tick_count[26]_i_9/O
                         net (fo=1, routed)           0.315     6.954    u_fnd_control/u_dot_tick/tick_count[26]_i_9_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  u_fnd_control/u_dot_tick/tick_count[26]_i_8/O
                         net (fo=1, routed)           0.645     7.723    u_fnd_control/u_dot_tick/tick_count[26]_i_8_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  u_fnd_control/u_dot_tick/tick_count[26]_i_4/O
                         net (fo=27, routed)          1.223     9.070    u_fnd_control/u_dot_tick/tick_count[26]_i_4_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.194 r  u_fnd_control/u_dot_tick/tick_count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.194    u_fnd_control/u_dot_tick/tick_count[23]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.452    14.793    u_fnd_control/u_dot_tick/CLK
    SLICE_X56Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[23]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.081    15.099    u_fnd_control/u_dot_tick/tick_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.952ns (23.629%)  route 3.077ns (76.371%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.571     5.092    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_fnd_control/u_dot_tick/tick_count_reg[13]/Q
                         net (fo=2, routed)           0.967     6.515    u_fnd_control/u_dot_tick/tick_count[13]
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  u_fnd_control/u_dot_tick/tick_count[26]_i_9/O
                         net (fo=1, routed)           0.315     6.954    u_fnd_control/u_dot_tick/tick_count[26]_i_9_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  u_fnd_control/u_dot_tick/tick_count[26]_i_8/O
                         net (fo=1, routed)           0.645     7.723    u_fnd_control/u_dot_tick/tick_count[26]_i_8_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  u_fnd_control/u_dot_tick/tick_count[26]_i_4/O
                         net (fo=27, routed)          1.150     8.997    u_fnd_control/u_dot_tick/tick_count[26]_i_4_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.121 r  u_fnd_control/u_dot_tick/tick_count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.121    u_fnd_control/u_dot_tick/tick_count[24]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.452    14.793    u_fnd_control/u_dot_tick/CLK
    SLICE_X56Y8          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[24]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.079    15.097    u_fnd_control/u_dot_tick/tick_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.952ns (23.981%)  route 3.018ns (76.019%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.571     5.092    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_fnd_control/u_dot_tick/tick_count_reg[13]/Q
                         net (fo=2, routed)           0.967     6.515    u_fnd_control/u_dot_tick/tick_count[13]
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.639 r  u_fnd_control/u_dot_tick/tick_count[26]_i_9/O
                         net (fo=1, routed)           0.315     6.954    u_fnd_control/u_dot_tick/tick_count[26]_i_9_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.078 r  u_fnd_control/u_dot_tick/tick_count[26]_i_8/O
                         net (fo=1, routed)           0.645     7.723    u_fnd_control/u_dot_tick/tick_count[26]_i_8_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.847 r  u_fnd_control/u_dot_tick/tick_count[26]_i_4/O
                         net (fo=27, routed)          1.091     8.938    u_fnd_control/u_dot_tick/tick_count[26]_i_4_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.062 r  u_fnd_control/u_dot_tick/tick_count[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.062    u_fnd_control/u_dot_tick/tick_count[15]_i_1__0_n_0
    SLICE_X56Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.453    14.794    u_fnd_control/u_dot_tick/CLK
    SLICE_X56Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[15]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y6          FDCE (Setup_fdce_C_D)        0.077    15.096    u_fnd_control/u_dot_tick/tick_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 u_tick/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 2.124ns (53.738%)  route 1.829ns (46.262%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.559     5.080    u_tick/out_tick_reg_0
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  u_tick/tick_count_reg[1]/Q
                         net (fo=2, routed)           0.753     6.252    u_tick/tick_count[1]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.064 r  u_tick/tick_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.064    u_tick/tick_count_reg[4]_i_2_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  u_tick/tick_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    u_tick/tick_count_reg[8]_i_2_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  u_tick/tick_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    u_tick/tick_count_reg[12]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  u_tick/tick_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.415    u_tick/tick_count_reg[16]_i_2_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.634 r  u_tick/tick_count_reg[20]_i_2/O[0]
                         net (fo=1, routed)           1.075     8.710    u_tick/data0[17]
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.323     9.033 r  u_tick/tick_count[17]_i_1__1/O
                         net (fo=1, routed)           0.000     9.033    u_tick/tick_count_0[17]
    SLICE_X57Y21         FDCE                                         r  u_tick/tick_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.441    14.782    u_tick/out_tick_reg_0
    SLICE_X57Y21         FDCE                                         r  u_tick/tick_count_reg[17]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDCE (Setup_fdce_C_D)        0.075    15.082    u_tick/tick_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 u_fnd_control/u_fnd_tick/tick_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_fnd_tick/tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.952ns (24.316%)  route 2.963ns (75.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.159    u_fnd_control/u_fnd_tick/CLK
    SLICE_X62Y6          FDCE                                         r  u_fnd_control/u_fnd_tick/tick_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  u_fnd_control/u_fnd_tick/tick_count_reg[10]/Q
                         net (fo=2, routed)           0.817     6.432    u_fnd_control/u_fnd_tick/tick_count_reg_n_0_[10]
    SLICE_X62Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.556 r  u_fnd_control/u_fnd_tick/tick_count[17]_i_5/O
                         net (fo=1, routed)           0.574     7.131    u_fnd_control/u_fnd_tick/tick_count[17]_i_5_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.255 r  u_fnd_control/u_fnd_tick/tick_count[17]_i_4/O
                         net (fo=1, routed)           0.416     7.671    u_fnd_control/u_fnd_tick/tick_count[17]_i_4_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.795 f  u_fnd_control/u_fnd_tick/tick_count[17]_i_2/O
                         net (fo=18, routed)          1.156     8.950    u_fnd_control/u_fnd_tick/out_tick_i_1_n_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.074 r  u_fnd_control/u_fnd_tick/tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.074    u_fnd_control/u_fnd_tick/tick_count[14]
    SLICE_X62Y7          FDCE                                         r  u_fnd_control/u_fnd_tick/tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    u_fnd_control/u_fnd_tick/CLK
    SLICE_X62Y7          FDCE                                         r  u_fnd_control/u_fnd_tick/tick_count_reg[14]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y7          FDCE (Setup_fdce_C_D)        0.029    15.127    u_fnd_control/u_fnd_tick/tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  6.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.489%)  route 0.168ns (47.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.566     1.449    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y5          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_fnd_control/u_dot_tick/tick_count_reg[7]/Q
                         net (fo=28, routed)          0.168     1.758    u_fnd_control/u_dot_tick/tick_count[7]
    SLICE_X55Y6          LUT5 (Prop_lut5_I1_O)        0.045     1.803 r  u_fnd_control/u_dot_tick/tick_count[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    u_fnd_control/u_dot_tick/tick_count[16]_i_1__0_n_0
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.837     1.964    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[16]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.092     1.557    u_fnd_control/u_dot_tick/tick_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_fnd_control/u_dot_tick/out_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/out_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.567     1.450    u_fnd_control/u_dot_tick/CLK
    SLICE_X56Y8          FDCE                                         r  u_fnd_control/u_dot_tick/out_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  u_fnd_control/u_dot_tick/out_tick_reg/Q
                         net (fo=2, routed)           0.175     1.789    u_fnd_control/u_dot_tick/dot_tick
    SLICE_X56Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  u_fnd_control/u_dot_tick/out_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    u_fnd_control/u_dot_tick/out_tick_i_1__0_n_0
    SLICE_X56Y8          FDCE                                         r  u_fnd_control/u_dot_tick/out_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.836     1.963    u_fnd_control/u_dot_tick/CLK
    SLICE_X56Y8          FDCE                                         r  u_fnd_control/u_dot_tick/out_tick_reg/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.120     1.570    u_fnd_control/u_dot_tick/out_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_tick/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.190ns (48.953%)  route 0.198ns (51.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.556     1.439    u_tick/out_tick_reg_0
    SLICE_X55Y21         FDCE                                         r  u_tick/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_tick/tick_count_reg[0]/Q
                         net (fo=26, routed)          0.198     1.778    u_tick/tick_count[0]
    SLICE_X55Y19         LUT3 (Prop_lut3_I1_O)        0.049     1.827 r  u_tick/tick_count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.827    u_tick/tick_count_0[3]
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.827     1.954    u_tick/out_tick_reg_0
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.107     1.562    u_tick/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.831%)  route 0.187ns (50.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.566     1.449    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y5          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_fnd_control/u_dot_tick/tick_count_reg[7]/Q
                         net (fo=28, routed)          0.187     1.777    u_fnd_control/u_dot_tick/tick_count[7]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.045     1.822 r  u_fnd_control/u_dot_tick/tick_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    u_fnd_control/u_dot_tick/tick_count[3]_i_1__0_n_0
    SLICE_X55Y4          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.837     1.964    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y4          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[3]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y4          FDCE (Hold_fdce_C_D)         0.092     1.557    u_fnd_control/u_dot_tick/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.697%)  route 0.188ns (50.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.566     1.449    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y5          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_fnd_control/u_dot_tick/tick_count_reg[7]/Q
                         net (fo=28, routed)          0.188     1.778    u_fnd_control/u_dot_tick/tick_count[7]
    SLICE_X55Y4          LUT5 (Prop_lut5_I1_O)        0.045     1.823 r  u_fnd_control/u_dot_tick/tick_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    u_fnd_control/u_dot_tick/tick_count[2]_i_1__0_n_0
    SLICE_X55Y4          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.837     1.964    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y4          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[2]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y4          FDCE (Hold_fdce_C_D)         0.091     1.556    u_fnd_control/u_dot_tick/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_tick/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.422%)  route 0.198ns (51.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.556     1.439    u_tick/out_tick_reg_0
    SLICE_X55Y21         FDCE                                         r  u_tick/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_tick/tick_count_reg[0]/Q
                         net (fo=26, routed)          0.198     1.778    u_tick/tick_count[0]
    SLICE_X55Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.823 r  u_tick/tick_count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    u_tick/tick_count_0[2]
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.827     1.954    u_tick/out_tick_reg_0
    SLICE_X55Y19         FDCE                                         r  u_tick/tick_count_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.092     1.547    u_tick/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.566     1.449    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y5          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  u_fnd_control/u_dot_tick/tick_count_reg[0]/Q
                         net (fo=3, routed)           0.182     1.773    u_fnd_control/u_dot_tick/tick_count[0]
    SLICE_X55Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  u_fnd_control/u_dot_tick/tick_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    u_fnd_control/u_dot_tick/tick_count[0]_i_1__0_n_0
    SLICE_X55Y5          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.837     1.964    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y5          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y5          FDCE (Hold_fdce_C_D)         0.092     1.541    u_fnd_control/u_dot_tick/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_fnd_control/u_dot_tick/tick_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_control/u_dot_tick/tick_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.018%)  route 0.201ns (51.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.566     1.449    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y5          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  u_fnd_control/u_dot_tick/tick_count_reg[7]/Q
                         net (fo=28, routed)          0.201     1.791    u_fnd_control/u_dot_tick/tick_count[7]
    SLICE_X55Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  u_fnd_control/u_dot_tick/tick_count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    u_fnd_control/u_dot_tick/tick_count[13]_i_1__0_n_0
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.837     1.964    u_fnd_control/u_dot_tick/CLK
    SLICE_X55Y6          FDCE                                         r  u_fnd_control/u_dot_tick/tick_count_reg[13]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y6          FDCE (Hold_fdce_C_D)         0.091     1.556    u_fnd_control/u_dot_tick/tick_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_tick/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.556     1.439    u_tick/out_tick_reg_0
    SLICE_X55Y21         FDCE                                         r  u_tick/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_tick/tick_count_reg[0]/Q
                         net (fo=26, routed)          0.193     1.773    u_tick/tick_count[0]
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  u_tick/tick_count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    u_tick/tick_count_0[0]
    SLICE_X55Y21         FDCE                                         r  u_tick/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.825     1.952    u_tick/out_tick_reg_0
    SLICE_X55Y21         FDCE                                         r  u_tick/tick_count_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.091     1.530    u_tick/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_tick/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.183ns (42.111%)  route 0.252ns (57.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.556     1.439    u_tick/out_tick_reg_0
    SLICE_X55Y21         FDCE                                         r  u_tick/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_tick/tick_count_reg[0]/Q
                         net (fo=26, routed)          0.252     1.832    u_tick/tick_count[0]
    SLICE_X57Y20         LUT3 (Prop_lut3_I1_O)        0.042     1.874 r  u_tick/tick_count[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.874    u_tick/tick_count_0[9]
    SLICE_X57Y20         FDCE                                         r  u_tick/tick_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.826     1.953    u_tick/out_tick_reg_0
    SLICE_X57Y20         FDCE                                         r  u_tick/tick_count_reg[9]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X57Y20         FDCE (Hold_fdce_C_D)         0.107     1.582    u_tick/tick_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    u_fnd_control/u_dot_tick/tick_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    u_fnd_control/u_dot_tick/tick_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y5    u_fnd_control/u_dot_tick/tick_count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    u_fnd_control/u_dot_tick/tick_count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y4    u_fnd_control/u_dot_tick/tick_count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y5    u_fnd_control/u_dot_tick/tick_count_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y4    u_fnd_control/u_dot_tick/tick_count_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y5    u_fnd_control/u_dot_tick/tick_count_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   u_fnd_control/u_fnd_comm_counter/fnd_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   u_fnd_control/u_fnd_comm_counter/fnd_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   u_fnd_control/u_fnd_comm_counter/fnd_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   u_fnd_control/u_fnd_tick/out_tick_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    u_fnd_control/u_fnd_tick/tick_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    u_fnd_control/u_fnd_tick/tick_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   u_tick/tick_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   u_tick/tick_count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   u_tick/tick_count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   u_tick/tick_count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   u_tick/tick_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    u_fnd_control/u_fnd_tick/tick_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    u_fnd_control/u_fnd_tick/tick_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    u_fnd_control/u_fnd_tick/tick_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    u_fnd_control/u_fnd_tick/tick_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    u_fnd_control/u_fnd_tick/tick_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   u_tick/tick_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   u_tick/tick_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   u_tick/tick_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   u_tick/tick_count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   u_tick/tick_count_reg[17]/C



