
008_stdp_3_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c08  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d90  08000d98  00010d98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000d90  08000d90  00010d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000d94  08000d94  00010d94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010d98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010d98  2**0
                  CONTENTS
  7 .bss          00000044  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000044  20000044  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010d98  2**0
                  CONTENTS, READONLY
 10 .debug_info   00003cbd  00000000  00000000  00010dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000085a  00000000  00000000  00014a85  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000005e8  00000000  00000000  000152e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000580  00000000  00000000  000158c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001b34  00000000  00000000  00015e48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000018da  00000000  00000000  0001797c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00019256  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000019a8  00000000  00000000  000192d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0001ac7c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000d78 	.word	0x08000d78

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000d78 	.word	0x08000d78

080001c8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001d2:	2300      	movs	r3, #0
 80001d4:	617b      	str	r3, [r7, #20]
 80001d6:	2300      	movs	r3, #0
 80001d8:	613b      	str	r3, [r7, #16]
 80001da:	2300      	movs	r3, #0
 80001dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e076      	b.n	80002d2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80001e4:	2201      	movs	r2, #1
 80001e6:	697b      	ldr	r3, [r7, #20]
 80001e8:	fa02 f303 	lsl.w	r3, r2, r3
 80001ec:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	693b      	ldr	r3, [r7, #16]
 80001f4:	4013      	ands	r3, r2
 80001f6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d165      	bne.n	80002cc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681a      	ldr	r2, [r3, #0]
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	2103      	movs	r1, #3
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	791b      	ldrb	r3, [r3, #4]
 800021e:	4619      	mov	r1, r3
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
 8000228:	431a      	orrs	r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d003      	beq.n	800023e <GPIO_Init+0x76>
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	791b      	ldrb	r3, [r3, #4]
 800023a:	2b02      	cmp	r3, #2
 800023c:	d12e      	bne.n	800029c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	689a      	ldr	r2, [r3, #8]
 8000242:	697b      	ldr	r3, [r7, #20]
 8000244:	005b      	lsls	r3, r3, #1
 8000246:	2103      	movs	r1, #3
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	43db      	mvns	r3, r3
 800024e:	401a      	ands	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	689a      	ldr	r2, [r3, #8]
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	795b      	ldrb	r3, [r3, #5]
 800025c:	4619      	mov	r1, r3
 800025e:	697b      	ldr	r3, [r7, #20]
 8000260:	005b      	lsls	r3, r3, #1
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
 8000266:	431a      	orrs	r2, r3
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	685a      	ldr	r2, [r3, #4]
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	2301      	movs	r3, #1
 8000278:	408b      	lsls	r3, r1
 800027a:	43db      	mvns	r3, r3
 800027c:	401a      	ands	r2, r3
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	683a      	ldr	r2, [r7, #0]
 8000288:	7992      	ldrb	r2, [r2, #6]
 800028a:	4611      	mov	r1, r2
 800028c:	697a      	ldr	r2, [r7, #20]
 800028e:	b292      	uxth	r2, r2
 8000290:	fa01 f202 	lsl.w	r2, r1, r2
 8000294:	b292      	uxth	r2, r2
 8000296:	431a      	orrs	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	b29b      	uxth	r3, r3
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ac:	43db      	mvns	r3, r3
 80002ae:	401a      	ands	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	68da      	ldr	r2, [r3, #12]
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	79db      	ldrb	r3, [r3, #7]
 80002bc:	4619      	mov	r1, r3
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	431a      	orrs	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	3301      	adds	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	2b0f      	cmp	r3, #15
 80002d6:	d985      	bls.n	80001e4 <GPIO_Init+0x1c>
    }
  }
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	807b      	strh	r3, [r7, #2]
 80002f0:	4613      	mov	r3, r2
 80002f2:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80002f4:	2300      	movs	r3, #0
 80002f6:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80002f8:	2300      	movs	r3, #0
 80002fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80002fc:	787a      	ldrb	r2, [r7, #1]
 80002fe:	887b      	ldrh	r3, [r7, #2]
 8000300:	f003 0307 	and.w	r3, r3, #7
 8000304:	009b      	lsls	r3, r3, #2
 8000306:	fa02 f303 	lsl.w	r3, r2, r3
 800030a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800030c:	887b      	ldrh	r3, [r7, #2]
 800030e:	08db      	lsrs	r3, r3, #3
 8000310:	b29b      	uxth	r3, r3
 8000312:	4618      	mov	r0, r3
 8000314:	887b      	ldrh	r3, [r7, #2]
 8000316:	08db      	lsrs	r3, r3, #3
 8000318:	b29b      	uxth	r3, r3
 800031a:	461a      	mov	r2, r3
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	3208      	adds	r2, #8
 8000320:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000324:	887b      	ldrh	r3, [r7, #2]
 8000326:	f003 0307 	and.w	r3, r3, #7
 800032a:	009b      	lsls	r3, r3, #2
 800032c:	210f      	movs	r1, #15
 800032e:	fa01 f303 	lsl.w	r3, r1, r3
 8000332:	43db      	mvns	r3, r3
 8000334:	ea02 0103 	and.w	r1, r2, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	f100 0208 	add.w	r2, r0, #8
 800033e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000342:	887b      	ldrh	r3, [r7, #2]
 8000344:	08db      	lsrs	r3, r3, #3
 8000346:	b29b      	uxth	r3, r3
 8000348:	461a      	mov	r2, r3
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	3208      	adds	r2, #8
 800034e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	4313      	orrs	r3, r2
 8000356:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000358:	887b      	ldrh	r3, [r7, #2]
 800035a:	08db      	lsrs	r3, r3, #3
 800035c:	b29b      	uxth	r3, r3
 800035e:	461a      	mov	r2, r3
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	3208      	adds	r2, #8
 8000364:	68b9      	ldr	r1, [r7, #8]
 8000366:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800036a:	bf00      	nop
 800036c:	3714      	adds	r7, #20
 800036e:	46bd      	mov	sp, r7
 8000370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000374:	4770      	bx	lr
	...

08000378 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
 8000380:	460b      	mov	r3, r1
 8000382:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000384:	78fb      	ldrb	r3, [r7, #3]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d006      	beq.n	8000398 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800038a:	490a      	ldr	r1, [pc, #40]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800038e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	4313      	orrs	r3, r2
 8000394:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000396:	e006      	b.n	80003a6 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000398:	4906      	ldr	r1, [pc, #24]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800039a:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800039c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	43db      	mvns	r3, r3
 80003a2:	4013      	ands	r3, r2
 80003a4:	630b      	str	r3, [r1, #48]	; 0x30
}
 80003a6:	bf00      	nop
 80003a8:	370c      	adds	r7, #12
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	40023800 	.word	0x40023800

080003b8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
 80003c0:	460b      	mov	r3, r1
 80003c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80003c4:	78fb      	ldrb	r3, [r7, #3]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d006      	beq.n	80003d8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80003ca:	490a      	ldr	r1, [pc, #40]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003cc:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4313      	orrs	r3, r2
 80003d4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80003d6:	e006      	b.n	80003e6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80003d8:	4906      	ldr	r1, [pc, #24]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003da:	4b06      	ldr	r3, [pc, #24]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	43db      	mvns	r3, r3
 80003e2:	4013      	ands	r3, r2
 80003e4:	640b      	str	r3, [r1, #64]	; 0x40
}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	40023800 	.word	0x40023800

080003f8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
 8000400:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000402:	2300      	movs	r3, #0
 8000404:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4a29      	ldr	r2, [pc, #164]	; (80004b4 <TIM_TimeBaseInit+0xbc>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d013      	beq.n	800043c <TIM_TimeBaseInit+0x44>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a28      	ldr	r2, [pc, #160]	; (80004b8 <TIM_TimeBaseInit+0xc0>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d00f      	beq.n	800043c <TIM_TimeBaseInit+0x44>
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000422:	d00b      	beq.n	800043c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a25      	ldr	r2, [pc, #148]	; (80004bc <TIM_TimeBaseInit+0xc4>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d007      	beq.n	800043c <TIM_TimeBaseInit+0x44>
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a24      	ldr	r2, [pc, #144]	; (80004c0 <TIM_TimeBaseInit+0xc8>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d003      	beq.n	800043c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a23      	ldr	r2, [pc, #140]	; (80004c4 <TIM_TimeBaseInit+0xcc>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d108      	bne.n	800044e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800043c:	89fb      	ldrh	r3, [r7, #14]
 800043e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000442:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000444:	683b      	ldr	r3, [r7, #0]
 8000446:	885a      	ldrh	r2, [r3, #2]
 8000448:	89fb      	ldrh	r3, [r7, #14]
 800044a:	4313      	orrs	r3, r2
 800044c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4a1d      	ldr	r2, [pc, #116]	; (80004c8 <TIM_TimeBaseInit+0xd0>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d00c      	beq.n	8000470 <TIM_TimeBaseInit+0x78>
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a1c      	ldr	r2, [pc, #112]	; (80004cc <TIM_TimeBaseInit+0xd4>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d008      	beq.n	8000470 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800045e:	89fb      	ldrh	r3, [r7, #14]
 8000460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000464:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	891a      	ldrh	r2, [r3, #8]
 800046a:	89fb      	ldrh	r3, [r7, #14]
 800046c:	4313      	orrs	r3, r2
 800046e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	89fa      	ldrh	r2, [r7, #14]
 8000474:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	685a      	ldr	r2, [r3, #4]
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800047e:	683b      	ldr	r3, [r7, #0]
 8000480:	881a      	ldrh	r2, [r3, #0]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4a0a      	ldr	r2, [pc, #40]	; (80004b4 <TIM_TimeBaseInit+0xbc>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d003      	beq.n	8000496 <TIM_TimeBaseInit+0x9e>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4a09      	ldr	r2, [pc, #36]	; (80004b8 <TIM_TimeBaseInit+0xc0>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d104      	bne.n	80004a0 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	7a9b      	ldrb	r3, [r3, #10]
 800049a:	b29a      	uxth	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2201      	movs	r2, #1
 80004a4:	829a      	strh	r2, [r3, #20]
}
 80004a6:	bf00      	nop
 80004a8:	3714      	adds	r7, #20
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	40010000 	.word	0x40010000
 80004b8:	40010400 	.word	0x40010400
 80004bc:	40000400 	.word	0x40000400
 80004c0:	40000800 	.word	0x40000800
 80004c4:	40000c00 	.word	0x40000c00
 80004c8:	40001000 	.word	0x40001000
 80004cc:	40001400 	.word	0x40001400

080004d0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80004dc:	78fb      	ldrb	r3, [r7, #3]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d008      	beq.n	80004f4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	881b      	ldrh	r3, [r3, #0]
 80004e6:	b29b      	uxth	r3, r3
 80004e8:	f043 0301 	orr.w	r3, r3, #1
 80004ec:	b29a      	uxth	r2, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80004f2:	e007      	b.n	8000504 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	b29b      	uxth	r3, r3
 80004fa:	f023 0301 	bic.w	r3, r3, #1
 80004fe:	b29a      	uxth	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	801a      	strh	r2, [r3, #0]
}
 8000504:	bf00      	nop
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
 8000518:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800051a:	2300      	movs	r3, #0
 800051c:	817b      	strh	r3, [r7, #10]
 800051e:	2300      	movs	r3, #0
 8000520:	81fb      	strh	r3, [r7, #14]
 8000522:	2300      	movs	r3, #0
 8000524:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	8c1b      	ldrh	r3, [r3, #32]
 800052a:	b29b      	uxth	r3, r3
 800052c:	f023 0301 	bic.w	r3, r3, #1
 8000530:	b29a      	uxth	r2, r3
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	8c1b      	ldrh	r3, [r3, #32]
 800053a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	889b      	ldrh	r3, [r3, #4]
 8000540:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	8b1b      	ldrh	r3, [r3, #24]
 8000546:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000548:	897b      	ldrh	r3, [r7, #10]
 800054a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800054e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000550:	897b      	ldrh	r3, [r7, #10]
 8000552:	f023 0303 	bic.w	r3, r3, #3
 8000556:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	881a      	ldrh	r2, [r3, #0]
 800055c:	897b      	ldrh	r3, [r7, #10]
 800055e:	4313      	orrs	r3, r2
 8000560:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8000562:	89fb      	ldrh	r3, [r7, #14]
 8000564:	f023 0302 	bic.w	r3, r3, #2
 8000568:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	899a      	ldrh	r2, [r3, #12]
 800056e:	89fb      	ldrh	r3, [r7, #14]
 8000570:	4313      	orrs	r3, r2
 8000572:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	885a      	ldrh	r2, [r3, #2]
 8000578:	89fb      	ldrh	r3, [r7, #14]
 800057a:	4313      	orrs	r3, r2
 800057c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a1e      	ldr	r2, [pc, #120]	; (80005fc <TIM_OC1Init+0xec>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d003      	beq.n	800058e <TIM_OC1Init+0x7e>
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4a1d      	ldr	r2, [pc, #116]	; (8000600 <TIM_OC1Init+0xf0>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d123      	bne.n	80005d6 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800058e:	89fb      	ldrh	r3, [r7, #14]
 8000590:	f023 0308 	bic.w	r3, r3, #8
 8000594:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	89da      	ldrh	r2, [r3, #14]
 800059a:	89fb      	ldrh	r3, [r7, #14]
 800059c:	4313      	orrs	r3, r2
 800059e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80005a0:	89fb      	ldrh	r3, [r7, #14]
 80005a2:	f023 0304 	bic.w	r3, r3, #4
 80005a6:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	889a      	ldrh	r2, [r3, #4]
 80005ac:	89fb      	ldrh	r3, [r7, #14]
 80005ae:	4313      	orrs	r3, r2
 80005b0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80005b2:	89bb      	ldrh	r3, [r7, #12]
 80005b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005b8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80005ba:	89bb      	ldrh	r3, [r7, #12]
 80005bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80005c0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	8a1a      	ldrh	r2, [r3, #16]
 80005c6:	89bb      	ldrh	r3, [r7, #12]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	8a5a      	ldrh	r2, [r3, #18]
 80005d0:	89bb      	ldrh	r3, [r7, #12]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	89ba      	ldrh	r2, [r7, #12]
 80005da:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	897a      	ldrh	r2, [r7, #10]
 80005e0:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	689a      	ldr	r2, [r3, #8]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	89fa      	ldrh	r2, [r7, #14]
 80005ee:	841a      	strh	r2, [r3, #32]
}
 80005f0:	bf00      	nop
 80005f2:	3714      	adds	r7, #20
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	40010000 	.word	0x40010000
 8000600:	40010400 	.word	0x40010400

08000604 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	817b      	strh	r3, [r7, #10]
 8000612:	2300      	movs	r3, #0
 8000614:	81fb      	strh	r3, [r7, #14]
 8000616:	2300      	movs	r3, #0
 8000618:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	8c1b      	ldrh	r3, [r3, #32]
 800061e:	b29b      	uxth	r3, r3
 8000620:	f023 0310 	bic.w	r3, r3, #16
 8000624:	b29a      	uxth	r2, r3
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	8c1b      	ldrh	r3, [r3, #32]
 800062e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	889b      	ldrh	r3, [r3, #4]
 8000634:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	8b1b      	ldrh	r3, [r3, #24]
 800063a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 800063c:	897b      	ldrh	r3, [r7, #10]
 800063e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000642:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8000644:	897b      	ldrh	r3, [r7, #10]
 8000646:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800064a:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	021b      	lsls	r3, r3, #8
 8000652:	b29a      	uxth	r2, r3
 8000654:	897b      	ldrh	r3, [r7, #10]
 8000656:	4313      	orrs	r3, r2
 8000658:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800065a:	89fb      	ldrh	r3, [r7, #14]
 800065c:	f023 0320 	bic.w	r3, r3, #32
 8000660:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	899b      	ldrh	r3, [r3, #12]
 8000666:	011b      	lsls	r3, r3, #4
 8000668:	b29a      	uxth	r2, r3
 800066a:	89fb      	ldrh	r3, [r7, #14]
 800066c:	4313      	orrs	r3, r2
 800066e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	885b      	ldrh	r3, [r3, #2]
 8000674:	011b      	lsls	r3, r3, #4
 8000676:	b29a      	uxth	r2, r3
 8000678:	89fb      	ldrh	r3, [r7, #14]
 800067a:	4313      	orrs	r3, r2
 800067c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a22      	ldr	r2, [pc, #136]	; (800070c <TIM_OC2Init+0x108>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d003      	beq.n	800068e <TIM_OC2Init+0x8a>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4a21      	ldr	r2, [pc, #132]	; (8000710 <TIM_OC2Init+0x10c>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d12b      	bne.n	80006e6 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 800068e:	89fb      	ldrh	r3, [r7, #14]
 8000690:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000694:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	89db      	ldrh	r3, [r3, #14]
 800069a:	011b      	lsls	r3, r3, #4
 800069c:	b29a      	uxth	r2, r3
 800069e:	89fb      	ldrh	r3, [r7, #14]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80006a4:	89fb      	ldrh	r3, [r7, #14]
 80006a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80006aa:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	889b      	ldrh	r3, [r3, #4]
 80006b0:	011b      	lsls	r3, r3, #4
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	89fb      	ldrh	r3, [r7, #14]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80006ba:	89bb      	ldrh	r3, [r7, #12]
 80006bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80006c0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80006c2:	89bb      	ldrh	r3, [r7, #12]
 80006c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80006c8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	8a1b      	ldrh	r3, [r3, #16]
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	89bb      	ldrh	r3, [r7, #12]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	8a5b      	ldrh	r3, [r3, #18]
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	b29a      	uxth	r2, r3
 80006e0:	89bb      	ldrh	r3, [r7, #12]
 80006e2:	4313      	orrs	r3, r2
 80006e4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	89ba      	ldrh	r2, [r7, #12]
 80006ea:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	897a      	ldrh	r2, [r7, #10]
 80006f0:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	689a      	ldr	r2, [r3, #8]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	89fa      	ldrh	r2, [r7, #14]
 80006fe:	841a      	strh	r2, [r3, #32]
}
 8000700:	bf00      	nop
 8000702:	3714      	adds	r7, #20
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	40010000 	.word	0x40010000
 8000710:	40010400 	.word	0x40010400

08000714 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000714:	b480      	push	{r7}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800071e:	2300      	movs	r3, #0
 8000720:	817b      	strh	r3, [r7, #10]
 8000722:	2300      	movs	r3, #0
 8000724:	81fb      	strh	r3, [r7, #14]
 8000726:	2300      	movs	r3, #0
 8000728:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	8c1b      	ldrh	r3, [r3, #32]
 800072e:	b29b      	uxth	r3, r3
 8000730:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000734:	b29a      	uxth	r2, r3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	8c1b      	ldrh	r3, [r3, #32]
 800073e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	889b      	ldrh	r3, [r3, #4]
 8000744:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	8b9b      	ldrh	r3, [r3, #28]
 800074a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 800074c:	897b      	ldrh	r3, [r7, #10]
 800074e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000752:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000754:	897b      	ldrh	r3, [r7, #10]
 8000756:	f023 0303 	bic.w	r3, r3, #3
 800075a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	881a      	ldrh	r2, [r3, #0]
 8000760:	897b      	ldrh	r3, [r7, #10]
 8000762:	4313      	orrs	r3, r2
 8000764:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8000766:	89fb      	ldrh	r3, [r7, #14]
 8000768:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800076c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	899b      	ldrh	r3, [r3, #12]
 8000772:	021b      	lsls	r3, r3, #8
 8000774:	b29a      	uxth	r2, r3
 8000776:	89fb      	ldrh	r3, [r7, #14]
 8000778:	4313      	orrs	r3, r2
 800077a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	885b      	ldrh	r3, [r3, #2]
 8000780:	021b      	lsls	r3, r3, #8
 8000782:	b29a      	uxth	r2, r3
 8000784:	89fb      	ldrh	r3, [r7, #14]
 8000786:	4313      	orrs	r3, r2
 8000788:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a22      	ldr	r2, [pc, #136]	; (8000818 <TIM_OC3Init+0x104>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d003      	beq.n	800079a <TIM_OC3Init+0x86>
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a21      	ldr	r2, [pc, #132]	; (800081c <TIM_OC3Init+0x108>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d12b      	bne.n	80007f2 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800079a:	89fb      	ldrh	r3, [r7, #14]
 800079c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007a0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	89db      	ldrh	r3, [r3, #14]
 80007a6:	021b      	lsls	r3, r3, #8
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	89fb      	ldrh	r3, [r7, #14]
 80007ac:	4313      	orrs	r3, r2
 80007ae:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80007b0:	89fb      	ldrh	r3, [r7, #14]
 80007b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80007b6:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	889b      	ldrh	r3, [r3, #4]
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b29a      	uxth	r2, r3
 80007c0:	89fb      	ldrh	r3, [r7, #14]
 80007c2:	4313      	orrs	r3, r2
 80007c4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80007c6:	89bb      	ldrh	r3, [r7, #12]
 80007c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80007cc:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80007ce:	89bb      	ldrh	r3, [r7, #12]
 80007d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80007d4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	8a1b      	ldrh	r3, [r3, #16]
 80007da:	011b      	lsls	r3, r3, #4
 80007dc:	b29a      	uxth	r2, r3
 80007de:	89bb      	ldrh	r3, [r7, #12]
 80007e0:	4313      	orrs	r3, r2
 80007e2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	8a5b      	ldrh	r3, [r3, #18]
 80007e8:	011b      	lsls	r3, r3, #4
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	89bb      	ldrh	r3, [r7, #12]
 80007ee:	4313      	orrs	r3, r2
 80007f0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	89ba      	ldrh	r2, [r7, #12]
 80007f6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	897a      	ldrh	r2, [r7, #10]
 80007fc:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	689a      	ldr	r2, [r3, #8]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	89fa      	ldrh	r2, [r7, #14]
 800080a:	841a      	strh	r2, [r3, #32]
}
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	40010000 	.word	0x40010000
 800081c:	40010400 	.word	0x40010400

08000820 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	81bb      	strh	r3, [r7, #12]
 800082e:	2300      	movs	r3, #0
 8000830:	817b      	strh	r3, [r7, #10]
 8000832:	2300      	movs	r3, #0
 8000834:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	8c1b      	ldrh	r3, [r3, #32]
 800083a:	b29b      	uxth	r3, r3
 800083c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000840:	b29a      	uxth	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	8c1b      	ldrh	r3, [r3, #32]
 800084a:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	889b      	ldrh	r3, [r3, #4]
 8000850:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	8b9b      	ldrh	r3, [r3, #28]
 8000856:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000858:	89bb      	ldrh	r3, [r7, #12]
 800085a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800085e:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000860:	89bb      	ldrh	r3, [r7, #12]
 8000862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000866:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	b29a      	uxth	r2, r3
 8000870:	89bb      	ldrh	r3, [r7, #12]
 8000872:	4313      	orrs	r3, r2
 8000874:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000876:	897b      	ldrh	r3, [r7, #10]
 8000878:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800087c:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	899b      	ldrh	r3, [r3, #12]
 8000882:	031b      	lsls	r3, r3, #12
 8000884:	b29a      	uxth	r2, r3
 8000886:	897b      	ldrh	r3, [r7, #10]
 8000888:	4313      	orrs	r3, r2
 800088a:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	885b      	ldrh	r3, [r3, #2]
 8000890:	031b      	lsls	r3, r3, #12
 8000892:	b29a      	uxth	r2, r3
 8000894:	897b      	ldrh	r3, [r7, #10]
 8000896:	4313      	orrs	r3, r2
 8000898:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4a12      	ldr	r2, [pc, #72]	; (80008e8 <TIM_OC4Init+0xc8>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d003      	beq.n	80008aa <TIM_OC4Init+0x8a>
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4a11      	ldr	r2, [pc, #68]	; (80008ec <TIM_OC4Init+0xcc>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d10a      	bne.n	80008c0 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80008aa:	89fb      	ldrh	r3, [r7, #14]
 80008ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80008b0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	8a1b      	ldrh	r3, [r3, #16]
 80008b6:	019b      	lsls	r3, r3, #6
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	89fb      	ldrh	r3, [r7, #14]
 80008bc:	4313      	orrs	r3, r2
 80008be:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	89fa      	ldrh	r2, [r7, #14]
 80008c4:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	89ba      	ldrh	r2, [r7, #12]
 80008ca:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	689a      	ldr	r2, [r3, #8]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	897a      	ldrh	r2, [r7, #10]
 80008d8:	841a      	strh	r2, [r3, #32]
}
 80008da:	bf00      	nop
 80008dc:	3714      	adds	r7, #20
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	40010000 	.word	0x40010000
 80008ec:	40010400 	.word	0x40010400

080008f0 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	8b1b      	ldrh	r3, [r3, #24]
 8000904:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8000906:	89fb      	ldrh	r3, [r7, #14]
 8000908:	f023 0308 	bic.w	r3, r3, #8
 800090c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800090e:	89fa      	ldrh	r2, [r7, #14]
 8000910:	887b      	ldrh	r3, [r7, #2]
 8000912:	4313      	orrs	r3, r2
 8000914:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	89fa      	ldrh	r2, [r7, #14]
 800091a:	831a      	strh	r2, [r3, #24]
}
 800091c:	bf00      	nop
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	8b1b      	ldrh	r3, [r3, #24]
 800093c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 800093e:	89fb      	ldrh	r3, [r7, #14]
 8000940:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000944:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000946:	887b      	ldrh	r3, [r7, #2]
 8000948:	021b      	lsls	r3, r3, #8
 800094a:	b29a      	uxth	r2, r3
 800094c:	89fb      	ldrh	r3, [r7, #14]
 800094e:	4313      	orrs	r3, r2
 8000950:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	89fa      	ldrh	r2, [r7, #14]
 8000956:	831a      	strh	r2, [r3, #24]
}
 8000958:	bf00      	nop
 800095a:	3714      	adds	r7, #20
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	8b9b      	ldrh	r3, [r3, #28]
 8000978:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800097a:	89fb      	ldrh	r3, [r7, #14]
 800097c:	f023 0308 	bic.w	r3, r3, #8
 8000980:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000982:	89fa      	ldrh	r2, [r7, #14]
 8000984:	887b      	ldrh	r3, [r7, #2]
 8000986:	4313      	orrs	r3, r2
 8000988:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	89fa      	ldrh	r2, [r7, #14]
 800098e:	839a      	strh	r2, [r3, #28]
}
 8000990:	bf00      	nop
 8000992:	3714      	adds	r7, #20
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	8b9b      	ldrh	r3, [r3, #28]
 80009b0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 80009b2:	89fb      	ldrh	r3, [r7, #14]
 80009b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80009b8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80009ba:	887b      	ldrh	r3, [r7, #2]
 80009bc:	021b      	lsls	r3, r3, #8
 80009be:	b29a      	uxth	r2, r3
 80009c0:	89fb      	ldrh	r3, [r7, #14]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	89fa      	ldrh	r2, [r7, #14]
 80009ca:	839a      	strh	r2, [r3, #28]
}
 80009cc:	bf00      	nop
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <gpio_conf>:
GPIO_InitTypeDef init; // global variable olarak aldk farkllk olsun diye.
TIM_TimeBaseInitTypeDef init1;
TIM_OCInitTypeDef init2;


void gpio_conf(){
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 80009dc:	2101      	movs	r1, #1
 80009de:	2008      	movs	r0, #8
 80009e0:	f7ff fcca 	bl	8000378 <RCC_AHB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOD,GPIO_PinSource12,GPIO_AF_TIM4);
 80009e4:	2202      	movs	r2, #2
 80009e6:	210c      	movs	r1, #12
 80009e8:	4813      	ldr	r0, [pc, #76]	; (8000a38 <gpio_conf+0x60>)
 80009ea:	f7ff fc7b 	bl	80002e4 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource13,GPIO_AF_TIM4);
 80009ee:	2202      	movs	r2, #2
 80009f0:	210d      	movs	r1, #13
 80009f2:	4811      	ldr	r0, [pc, #68]	; (8000a38 <gpio_conf+0x60>)
 80009f4:	f7ff fc76 	bl	80002e4 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource14,GPIO_AF_TIM4);
 80009f8:	2202      	movs	r2, #2
 80009fa:	210e      	movs	r1, #14
 80009fc:	480e      	ldr	r0, [pc, #56]	; (8000a38 <gpio_conf+0x60>)
 80009fe:	f7ff fc71 	bl	80002e4 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource15,GPIO_AF_TIM4);
 8000a02:	2202      	movs	r2, #2
 8000a04:	210f      	movs	r1, #15
 8000a06:	480c      	ldr	r0, [pc, #48]	; (8000a38 <gpio_conf+0x60>)
 8000a08:	f7ff fc6c 	bl	80002e4 <GPIO_PinAFConfig>

	init.GPIO_Mode=GPIO_Mode_AF;
 8000a0c:	4b0b      	ldr	r3, [pc, #44]	; (8000a3c <gpio_conf+0x64>)
 8000a0e:	2202      	movs	r2, #2
 8000a10:	711a      	strb	r2, [r3, #4]
	init.GPIO_OType=GPIO_OType_PP;
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <gpio_conf+0x64>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	719a      	strb	r2, [r3, #6]
	init.GPIO_Pin=GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15;
 8000a18:	4b08      	ldr	r3, [pc, #32]	; (8000a3c <gpio_conf+0x64>)
 8000a1a:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8000a1e:	601a      	str	r2, [r3, #0]
	init.GPIO_PuPd=GPIO_PuPd_NOPULL;
 8000a20:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <gpio_conf+0x64>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	71da      	strb	r2, [r3, #7]
	init.GPIO_Speed=GPIO_Speed_100MHz;
 8000a26:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <gpio_conf+0x64>)
 8000a28:	2203      	movs	r2, #3
 8000a2a:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOD,&init);
 8000a2c:	4903      	ldr	r1, [pc, #12]	; (8000a3c <gpio_conf+0x64>)
 8000a2e:	4802      	ldr	r0, [pc, #8]	; (8000a38 <gpio_conf+0x60>)
 8000a30:	f7ff fbca 	bl	80001c8 <GPIO_Init>

}
 8000a34:	bf00      	nop
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40020c00 	.word	0x40020c00
 8000a3c:	20000028 	.word	0x20000028

08000a40 <tim_conf>:

void tim_conf(){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0



	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4,ENABLE);
 8000a44:	2101      	movs	r1, #1
 8000a46:	2004      	movs	r0, #4
 8000a48:	f7ff fcb6 	bl	80003b8 <RCC_APB1PeriphClockCmd>

	init1.TIM_ClockDivision=TIM_CKD_DIV2; // apb1 clock hatt 84 mhz, burda div1 dersen 84mhz olarak kullanrsn ,div2 dersen 42mhz ,blme yapyor yani
 8000a4c:	4b12      	ldr	r3, [pc, #72]	; (8000a98 <tim_conf+0x58>)
 8000a4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a52:	811a      	strh	r2, [r3, #8]
	init1.TIM_CounterMode=TIM_CounterMode_Up;
 8000a54:	4b10      	ldr	r3, [pc, #64]	; (8000a98 <tim_conf+0x58>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	805a      	strh	r2, [r3, #2]
	init1.TIM_Period=9999;
 8000a5a:	4b0f      	ldr	r3, [pc, #60]	; (8000a98 <tim_conf+0x58>)
 8000a5c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000a60:	605a      	str	r2, [r3, #4]
	init1.TIM_Prescaler=8399;
 8000a62:	4b0d      	ldr	r3, [pc, #52]	; (8000a98 <tim_conf+0x58>)
 8000a64:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000a68:	801a      	strh	r2, [r3, #0]
	init1.TIM_RepetitionCounter=0;
 8000a6a:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <tim_conf+0x58>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	729a      	strb	r2, [r3, #10]

	TIM_TimeBaseInit(TIM4,&init1);
 8000a70:	4909      	ldr	r1, [pc, #36]	; (8000a98 <tim_conf+0x58>)
 8000a72:	480a      	ldr	r0, [pc, #40]	; (8000a9c <tim_conf+0x5c>)
 8000a74:	f7ff fcc0 	bl	80003f8 <TIM_TimeBaseInit>
	TIM_Cmd(TIM4,ENABLE);
 8000a78:	2101      	movs	r1, #1
 8000a7a:	4808      	ldr	r0, [pc, #32]	; (8000a9c <tim_conf+0x5c>)
 8000a7c:	f7ff fd28 	bl	80004d0 <TIM_Cmd>


	init2.TIM_OCMode=TIM_OCMode_PWM1; // mode belirledik
 8000a80:	4b07      	ldr	r3, [pc, #28]	; (8000aa0 <tim_conf+0x60>)
 8000a82:	2260      	movs	r2, #96	; 0x60
 8000a84:	801a      	strh	r2, [r3, #0]
	init2.TIM_OutputState=ENABLE; // cks almak istiyorsak enable
 8000a86:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <tim_conf+0x60>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	805a      	strh	r2, [r3, #2]
	init2.TIM_OCPolarity=TIM_OCPolarity_High;
 8000a8c:	4b04      	ldr	r3, [pc, #16]	; (8000aa0 <tim_conf+0x60>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	819a      	strh	r2, [r3, #12]



}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	2000001c 	.word	0x2000001c
 8000a9c:	40000800 	.word	0x40000800
 8000aa0:	20000030 	.word	0x20000030

08000aa4 <main>:

int main(void){
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0

	gpio_conf();
 8000aa8:	f7ff ff96 	bl	80009d8 <gpio_conf>
	tim_conf();
 8000aac:	f7ff ffc8 	bl	8000a40 <tim_conf>

  while (1){

	  //PD12 %100 duty cycle ile
	  init2.TIM_Pulse=9999;
 8000ab0:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <main+0x70>)
 8000ab2:	f242 720f 	movw	r2, #9999	; 0x270f
 8000ab6:	609a      	str	r2, [r3, #8]
	  TIM_OC1Init(TIM4,&init2);
 8000ab8:	4916      	ldr	r1, [pc, #88]	; (8000b14 <main+0x70>)
 8000aba:	4817      	ldr	r0, [pc, #92]	; (8000b18 <main+0x74>)
 8000abc:	f7ff fd28 	bl	8000510 <TIM_OC1Init>
	  TIM_OC1PreloadConfig(TIM4,TIM_OCPreload_Enable); // tim4->ch1 enable
 8000ac0:	2108      	movs	r1, #8
 8000ac2:	4815      	ldr	r0, [pc, #84]	; (8000b18 <main+0x74>)
 8000ac4:	f7ff ff14 	bl	80008f0 <TIM_OC1PreloadConfig>

	  //PD13 %75 duty cycle ile
	  init2.TIM_Pulse=7499;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <main+0x70>)
 8000aca:	f641 524b 	movw	r2, #7499	; 0x1d4b
 8000ace:	609a      	str	r2, [r3, #8]
	  TIM_OC2Init(TIM4,&init2);
 8000ad0:	4910      	ldr	r1, [pc, #64]	; (8000b14 <main+0x70>)
 8000ad2:	4811      	ldr	r0, [pc, #68]	; (8000b18 <main+0x74>)
 8000ad4:	f7ff fd96 	bl	8000604 <TIM_OC2Init>
	  TIM_OC2PreloadConfig(TIM4,TIM_OCPreload_Enable); // tim4->ch1 enable
 8000ad8:	2108      	movs	r1, #8
 8000ada:	480f      	ldr	r0, [pc, #60]	; (8000b18 <main+0x74>)
 8000adc:	f7ff ff24 	bl	8000928 <TIM_OC2PreloadConfig>

	  //PD14 %50 duty cycle ile
	  init2.TIM_Pulse=4999;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <main+0x70>)
 8000ae2:	f241 3287 	movw	r2, #4999	; 0x1387
 8000ae6:	609a      	str	r2, [r3, #8]
	  TIM_OC3Init(TIM4,&init2);
 8000ae8:	490a      	ldr	r1, [pc, #40]	; (8000b14 <main+0x70>)
 8000aea:	480b      	ldr	r0, [pc, #44]	; (8000b18 <main+0x74>)
 8000aec:	f7ff fe12 	bl	8000714 <TIM_OC3Init>
	  TIM_OC3PreloadConfig(TIM4,TIM_OCPreload_Enable); // tim4->ch1 enable
 8000af0:	2108      	movs	r1, #8
 8000af2:	4809      	ldr	r0, [pc, #36]	; (8000b18 <main+0x74>)
 8000af4:	f7ff ff36 	bl	8000964 <TIM_OC3PreloadConfig>

	  //PD15 %25 duty cycle ile mesela
	  init2.TIM_Pulse=2499;
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <main+0x70>)
 8000afa:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000afe:	609a      	str	r2, [r3, #8]
	  TIM_OC4Init(TIM4,&init2);
 8000b00:	4904      	ldr	r1, [pc, #16]	; (8000b14 <main+0x70>)
 8000b02:	4805      	ldr	r0, [pc, #20]	; (8000b18 <main+0x74>)
 8000b04:	f7ff fe8c 	bl	8000820 <TIM_OC4Init>
	  TIM_OC4PreloadConfig(TIM4,TIM_OCPreload_Enable); // tim4->ch1 enable
 8000b08:	2108      	movs	r1, #8
 8000b0a:	4803      	ldr	r0, [pc, #12]	; (8000b18 <main+0x74>)
 8000b0c:	f7ff ff46 	bl	800099c <TIM_OC4PreloadConfig>
	  init2.TIM_Pulse=9999;
 8000b10:	e7ce      	b.n	8000ab0 <main+0xc>
 8000b12:	bf00      	nop
 8000b14:	20000030 	.word	0x20000030
 8000b18:	40000800 	.word	0x40000800

08000b1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000b20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b22:	e003      	b.n	8000b2c <LoopCopyDataInit>

08000b24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000b26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b2a:	3104      	adds	r1, #4

08000b2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000b30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b34:	d3f6      	bcc.n	8000b24 <CopyDataInit>
  ldr  r2, =_sbss
 8000b36:	4a0b      	ldr	r2, [pc, #44]	; (8000b64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b38:	e002      	b.n	8000b40 <LoopFillZerobss>

08000b3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000b3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b3c:	f842 3b04 	str.w	r3, [r2], #4

08000b40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b40:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b44:	d3f9      	bcc.n	8000b3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b46:	f000 f841 	bl	8000bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b4a:	f000 f8f1 	bl	8000d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b4e:	f7ff ffa9 	bl	8000aa4 <main>
  bx  lr    
 8000b52:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b54:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000b58:	08000d98 	.word	0x08000d98
  ldr  r0, =_sdata
 8000b5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000b60:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000b64:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000b68:	20000044 	.word	0x20000044

08000b6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b6c:	e7fe      	b.n	8000b6c <ADC_IRQHandler>

08000b6e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <HardFault_Handler+0x4>

08000b82 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <MemManage_Handler+0x4>

08000b88 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <BusFault_Handler+0x4>

08000b8e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <UsageFault_Handler+0x4>

08000b94 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bd0:	4a16      	ldr	r2, [pc, #88]	; (8000c2c <SystemInit+0x60>)
 8000bd2:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <SystemInit+0x60>)
 8000bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000be0:	4a13      	ldr	r2, [pc, #76]	; (8000c30 <SystemInit+0x64>)
 8000be2:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <SystemInit+0x64>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000bec:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <SystemInit+0x64>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000bf2:	4a0f      	ldr	r2, [pc, #60]	; (8000c30 <SystemInit+0x64>)
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	; (8000c30 <SystemInit+0x64>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000bfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c00:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000c02:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <SystemInit+0x64>)
 8000c04:	4a0b      	ldr	r2, [pc, #44]	; (8000c34 <SystemInit+0x68>)
 8000c06:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000c08:	4a09      	ldr	r2, [pc, #36]	; (8000c30 <SystemInit+0x64>)
 8000c0a:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <SystemInit+0x64>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c12:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <SystemInit+0x64>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000c1a:	f000 f80d 	bl	8000c38 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c1e:	4b03      	ldr	r3, [pc, #12]	; (8000c2c <SystemInit+0x60>)
 8000c20:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c24:	609a      	str	r2, [r3, #8]
#endif
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	e000ed00 	.word	0xe000ed00
 8000c30:	40023800 	.word	0x40023800
 8000c34:	24003010 	.word	0x24003010

08000c38 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	2300      	movs	r3, #0
 8000c44:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000c46:	4a36      	ldr	r2, [pc, #216]	; (8000d20 <SetSysClock+0xe8>)
 8000c48:	4b35      	ldr	r3, [pc, #212]	; (8000d20 <SetSysClock+0xe8>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c50:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000c52:	4b33      	ldr	r3, [pc, #204]	; (8000d20 <SetSysClock+0xe8>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c5a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d103      	bne.n	8000c70 <SetSysClock+0x38>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000c6e:	d1f0      	bne.n	8000c52 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000c70:	4b2b      	ldr	r3, [pc, #172]	; (8000d20 <SetSysClock+0xe8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d002      	beq.n	8000c82 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	e001      	b.n	8000c86 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d142      	bne.n	8000d12 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000c8c:	4a24      	ldr	r2, [pc, #144]	; (8000d20 <SetSysClock+0xe8>)
 8000c8e:	4b24      	ldr	r3, [pc, #144]	; (8000d20 <SetSysClock+0xe8>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c96:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000c98:	4a22      	ldr	r2, [pc, #136]	; (8000d24 <SetSysClock+0xec>)
 8000c9a:	4b22      	ldr	r3, [pc, #136]	; (8000d24 <SetSysClock+0xec>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ca2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000ca4:	4a1e      	ldr	r2, [pc, #120]	; (8000d20 <SetSysClock+0xe8>)
 8000ca6:	4b1e      	ldr	r3, [pc, #120]	; (8000d20 <SetSysClock+0xe8>)
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000cac:	4a1c      	ldr	r2, [pc, #112]	; (8000d20 <SetSysClock+0xe8>)
 8000cae:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <SetSysClock+0xe8>)
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cb6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000cb8:	4a19      	ldr	r2, [pc, #100]	; (8000d20 <SetSysClock+0xe8>)
 8000cba:	4b19      	ldr	r3, [pc, #100]	; (8000d20 <SetSysClock+0xe8>)
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000cc2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000cc4:	4b16      	ldr	r3, [pc, #88]	; (8000d20 <SetSysClock+0xe8>)
 8000cc6:	4a18      	ldr	r2, [pc, #96]	; (8000d28 <SetSysClock+0xf0>)
 8000cc8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000cca:	4a15      	ldr	r2, [pc, #84]	; (8000d20 <SetSysClock+0xe8>)
 8000ccc:	4b14      	ldr	r3, [pc, #80]	; (8000d20 <SetSysClock+0xe8>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000cd4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000cd6:	bf00      	nop
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <SetSysClock+0xe8>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d0f9      	beq.n	8000cd8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000ce4:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <SetSysClock+0xf4>)
 8000ce6:	f240 7205 	movw	r2, #1797	; 0x705
 8000cea:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000cec:	4a0c      	ldr	r2, [pc, #48]	; (8000d20 <SetSysClock+0xe8>)
 8000cee:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <SetSysClock+0xe8>)
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	f023 0303 	bic.w	r3, r3, #3
 8000cf6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000cf8:	4a09      	ldr	r2, [pc, #36]	; (8000d20 <SetSysClock+0xe8>)
 8000cfa:	4b09      	ldr	r3, [pc, #36]	; (8000d20 <SetSysClock+0xe8>)
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	f043 0302 	orr.w	r3, r3, #2
 8000d02:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000d04:	bf00      	nop
 8000d06:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <SetSysClock+0xe8>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	2b08      	cmp	r3, #8
 8000d10:	d1f9      	bne.n	8000d06 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000d12:	bf00      	nop
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	40023800 	.word	0x40023800
 8000d24:	40007000 	.word	0x40007000
 8000d28:	07405408 	.word	0x07405408
 8000d2c:	40023c00 	.word	0x40023c00

08000d30 <__libc_init_array>:
 8000d30:	b570      	push	{r4, r5, r6, lr}
 8000d32:	4e0d      	ldr	r6, [pc, #52]	; (8000d68 <__libc_init_array+0x38>)
 8000d34:	4c0d      	ldr	r4, [pc, #52]	; (8000d6c <__libc_init_array+0x3c>)
 8000d36:	1ba4      	subs	r4, r4, r6
 8000d38:	10a4      	asrs	r4, r4, #2
 8000d3a:	2500      	movs	r5, #0
 8000d3c:	42a5      	cmp	r5, r4
 8000d3e:	d109      	bne.n	8000d54 <__libc_init_array+0x24>
 8000d40:	4e0b      	ldr	r6, [pc, #44]	; (8000d70 <__libc_init_array+0x40>)
 8000d42:	4c0c      	ldr	r4, [pc, #48]	; (8000d74 <__libc_init_array+0x44>)
 8000d44:	f000 f818 	bl	8000d78 <_init>
 8000d48:	1ba4      	subs	r4, r4, r6
 8000d4a:	10a4      	asrs	r4, r4, #2
 8000d4c:	2500      	movs	r5, #0
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d105      	bne.n	8000d5e <__libc_init_array+0x2e>
 8000d52:	bd70      	pop	{r4, r5, r6, pc}
 8000d54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d58:	4798      	blx	r3
 8000d5a:	3501      	adds	r5, #1
 8000d5c:	e7ee      	b.n	8000d3c <__libc_init_array+0xc>
 8000d5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d62:	4798      	blx	r3
 8000d64:	3501      	adds	r5, #1
 8000d66:	e7f2      	b.n	8000d4e <__libc_init_array+0x1e>
 8000d68:	08000d90 	.word	0x08000d90
 8000d6c:	08000d90 	.word	0x08000d90
 8000d70:	08000d90 	.word	0x08000d90
 8000d74:	08000d94 	.word	0x08000d94

08000d78 <_init>:
 8000d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d7a:	bf00      	nop
 8000d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d7e:	bc08      	pop	{r3}
 8000d80:	469e      	mov	lr, r3
 8000d82:	4770      	bx	lr

08000d84 <_fini>:
 8000d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d86:	bf00      	nop
 8000d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d8a:	bc08      	pop	{r3}
 8000d8c:	469e      	mov	lr, r3
 8000d8e:	4770      	bx	lr
