Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Apr 18 19:47:15 2025
| Host         : corneille running 64-bit AlmaLinux release 9.3 (Shamrock Pampas Cat)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_lvl_aff_timing_summary_routed.rpt -pb top_lvl_aff_timing_summary_routed.pb -rpx top_lvl_aff_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lvl_aff
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.684        0.000                      0                  145        0.203        0.000                      0                  145        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.684        0.000                      0                  145        0.203        0.000                      0                  145        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val4_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.320ns (26.218%)  route 3.715ns (73.782%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          1.013     9.335    UUT14/UUT2/clk_3kHz
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.124     9.459 r  UUT14/UUT2/val4[5]_i_1/O
                         net (fo=6, routed)           0.767    10.227    UUT14/UUT4/val4_reg[5]_1[0]
    SLICE_X5Y44          FDCE                                         r  UUT14/UUT4/val4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT4/CLK
    SLICE_X5Y44          FDCE                                         r  UUT14/UUT4/val4_reg[0]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.910    UUT14/UUT4/val4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.320ns (26.218%)  route 3.715ns (73.782%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          1.013     9.335    UUT14/UUT2/clk_3kHz
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.124     9.459 r  UUT14/UUT2/val4[5]_i_1/O
                         net (fo=6, routed)           0.767    10.227    UUT14/UUT4/val4_reg[5]_1[0]
    SLICE_X5Y44          FDCE                                         r  UUT14/UUT4/val4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT4/CLK
    SLICE_X5Y44          FDCE                                         r  UUT14/UUT4/val4_reg[2]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.910    UUT14/UUT4/val4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val5_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.345ns (27.944%)  route 3.468ns (72.056%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          1.013     9.335    UUT14/UUT2/clk_3kHz
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.149     9.484 r  UUT14/UUT2/val5[5]_i_1/O
                         net (fo=6, routed)           0.521    10.005    UUT14/UUT4/val5_reg[5]_2[0]
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT4/CLK
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[1]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y44          FDCE (Setup_fdce_C_CE)      -0.413    14.702    UUT14/UUT4/val5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val5_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.345ns (27.944%)  route 3.468ns (72.056%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          1.013     9.335    UUT14/UUT2/clk_3kHz
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.149     9.484 r  UUT14/UUT2/val5[5]_i_1/O
                         net (fo=6, routed)           0.521    10.005    UUT14/UUT4/val5_reg[5]_2[0]
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT4/CLK
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[2]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y44          FDCE (Setup_fdce_C_CE)      -0.413    14.702    UUT14/UUT4/val5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val5_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.345ns (27.944%)  route 3.468ns (72.056%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          1.013     9.335    UUT14/UUT2/clk_3kHz
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.149     9.484 r  UUT14/UUT2/val5[5]_i_1/O
                         net (fo=6, routed)           0.521    10.005    UUT14/UUT4/val5_reg[5]_2[0]
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT4/CLK
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[3]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y44          FDCE (Setup_fdce_C_CE)      -0.413    14.702    UUT14/UUT4/val5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val5_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.345ns (27.944%)  route 3.468ns (72.056%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          1.013     9.335    UUT14/UUT2/clk_3kHz
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.149     9.484 r  UUT14/UUT2/val5[5]_i_1/O
                         net (fo=6, routed)           0.521    10.005    UUT14/UUT4/val5_reg[5]_2[0]
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT4/CLK
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[4]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y44          FDCE (Setup_fdce_C_CE)      -0.413    14.702    UUT14/UUT4/val5_reg[4]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT1/r_prst_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.315ns (28.127%)  route 3.360ns (71.873%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          0.775     9.098    UUT2/clk_3kHz
    SLICE_X0Y44          LUT2 (Prop_lut2_I1_O)        0.119     9.217 r  UUT2/r_prst[5]_i_1/O
                         net (fo=6, routed)           0.650     9.867    UUT14/UUT1/E[0]
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT1/CLK
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[4]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.413    14.702    UUT14/UUT1/r_prst_reg[4]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT1/r_prst_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.315ns (28.127%)  route 3.360ns (71.873%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          0.775     9.098    UUT2/clk_3kHz
    SLICE_X0Y44          LUT2 (Prop_lut2_I1_O)        0.119     9.217 r  UUT2/r_prst[5]_i_1/O
                         net (fo=6, routed)           0.650     9.867    UUT14/UUT1/E[0]
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT1/CLK
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[5]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.413    14.702    UUT14/UUT1/r_prst_reg[5]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT1/r_prst_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.315ns (28.158%)  route 3.355ns (71.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          0.775     9.098    UUT2/clk_3kHz
    SLICE_X0Y44          LUT2 (Prop_lut2_I1_O)        0.119     9.217 r  UUT2/r_prst[5]_i_1/O
                         net (fo=6, routed)           0.645     9.862    UUT14/UUT1/E[0]
    SLICE_X7Y44          FDPE                                         r  UUT14/UUT1/r_prst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT1/CLK
    SLICE_X7Y44          FDPE                                         r  UUT14/UUT1/r_prst_reg[0]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X7Y44          FDPE (Setup_fdpe_C_CE)      -0.413    14.702    UUT14/UUT1/r_prst_reg[0]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 UUT2/r_prst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT1/r_prst_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.315ns (28.158%)  route 3.355ns (71.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.640     5.192    UUT2/CLK
    SLICE_X0Y44          FDCE                                         r  UUT2/r_prst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.419     5.611 r  UUT2/r_prst_reg[15]/Q
                         net (fo=2, routed)           0.817     6.428    UUT2/r_prst_reg_n_0_[15]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.299     6.727 f  UUT2/FSM_onehot_prst_state[3]_i_6/O
                         net (fo=1, routed)           0.674     7.401    UUT2/FSM_onehot_prst_state[3]_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.553 f  UUT2/FSM_onehot_prst_state[3]_i_4/O
                         net (fo=1, routed)           0.443     7.996    UUT2/FSM_onehot_prst_state[3]_i_4_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  UUT2/FSM_onehot_prst_state[3]_i_1/O
                         net (fo=31, routed)          0.775     9.098    UUT2/clk_3kHz
    SLICE_X0Y44          LUT2 (Prop_lut2_I1_O)        0.119     9.217 r  UUT2/r_prst[5]_i_1/O
                         net (fo=6, routed)           0.645     9.862    UUT14/UUT1/E[0]
    SLICE_X7Y44          FDCE                                         r  UUT14/UUT1/r_prst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    UUT14/UUT1/CLK
    SLICE_X7Y44          FDCE                                         r  UUT14/UUT1/r_prst_reg[1]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X7Y44          FDCE (Setup_fdce_C_CE)      -0.413    14.702    UUT14/UUT1/r_prst_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UUT14/UUT5/FSM_onehot_prst_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT5/FSM_onehot_prst_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT5/CLK
    SLICE_X5Y46          FDCE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.128     1.636 r  UUT14/UUT5/FSM_onehot_prst_state_reg[2]/Q
                         net (fo=2, routed)           0.068     1.704    UUT14/UUT4/Q[0]
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.099     1.803 r  UUT14/UUT4/FSM_onehot_prst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    UUT14/UUT5/D[0]
    SLICE_X5Y46          FDPE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT5/CLK
    SLICE_X5Y46          FDPE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[0]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDPE (Hold_fdpe_C_D)         0.092     1.600    UUT14/UUT5/FSM_onehot_prst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT14/UUT1/r_prst_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.785%)  route 0.160ns (53.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT1/CLK
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT1/r_prst_reg[5]/Q
                         net (fo=16, routed)          0.160     1.810    UUT14/UUT4/val5_reg[5]_1[5]
    SLICE_X7Y46          FDCE                                         r  UUT14/UUT4/val1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT4/CLK
    SLICE_X7Y46          FDCE                                         r  UUT14/UUT4/val1_reg[5]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.070     1.594    UUT14/UUT4/val1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UUT14/UUT1/r_prst_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.021%)  route 0.172ns (54.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT1/CLK
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT1/r_prst_reg[4]/Q
                         net (fo=16, routed)          0.172     1.822    UUT14/UUT4/val5_reg[5]_1[4]
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT4/CLK
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[4]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X7Y45          FDCE (Hold_fdce_C_D)         0.075     1.599    UUT14/UUT4/val3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UUT14/UUT1/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.083%)  route 0.172ns (54.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT1/CLK
    SLICE_X7Y44          FDCE                                         r  UUT14/UUT1/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT1/r_prst_reg[1]/Q
                         net (fo=18, routed)          0.172     1.821    UUT14/UUT4/val5_reg[5]_1[1]
    SLICE_X4Y45          FDCE                                         r  UUT14/UUT4/val6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT4/CLK
    SLICE_X4Y45          FDCE                                         r  UUT14/UUT4/val6_reg[1]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.070     1.594    UUT14/UUT4/val6_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UUT14/UUT1/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val5_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.863%)  route 0.173ns (55.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT1/CLK
    SLICE_X7Y44          FDCE                                         r  UUT14/UUT1/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT1/r_prst_reg[1]/Q
                         net (fo=18, routed)          0.173     1.823    UUT14/UUT4/val5_reg[5]_1[1]
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT4/CLK
    SLICE_X4Y44          FDCE                                         r  UUT14/UUT4/val5_reg[1]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X4Y44          FDCE (Hold_fdce_C_D)         0.070     1.594    UUT14/UUT4/val5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UUT14/UUT5/FSM_onehot_prst_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT5/FSM_onehot_prst_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT5/CLK
    SLICE_X5Y46          FDCE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT5/FSM_onehot_prst_state_reg[1]/Q
                         net (fo=2, routed)           0.156     1.805    UUT14/UUT5/FSM_onehot_prst_state_reg_n_0_[1]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.042     1.847 r  UUT14/UUT5/FSM_onehot_prst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    UUT14/UUT5/FSM_onehot_prst_state[2]_i_1_n_0
    SLICE_X5Y46          FDCE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT5/CLK
    SLICE_X5Y46          FDCE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.107     1.615    UUT14/UUT5/FSM_onehot_prst_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT14/UUT1/r_prst_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.619%)  route 0.175ns (55.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT1/CLK
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT1/r_prst_reg[4]/Q
                         net (fo=16, routed)          0.175     1.824    UUT14/UUT4/val5_reg[5]_1[4]
    SLICE_X7Y46          FDCE                                         r  UUT14/UUT4/val1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT4/CLK
    SLICE_X7Y46          FDCE                                         r  UUT14/UUT4/val1_reg[4]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.066     1.590    UUT14/UUT4/val1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UUT14/UUT5/FSM_onehot_prst_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT5/FSM_onehot_prst_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT5/CLK
    SLICE_X5Y46          FDCE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT5/FSM_onehot_prst_state_reg[1]/Q
                         net (fo=2, routed)           0.156     1.805    UUT14/UUT5/FSM_onehot_prst_state_reg_n_0_[1]
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  UUT14/UUT5/FSM_onehot_prst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    UUT14/UUT5/FSM_onehot_prst_state[1]_i_1_n_0
    SLICE_X5Y46          FDCE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT5/CLK
    SLICE_X5Y46          FDCE                                         r  UUT14/UUT5/FSM_onehot_prst_state_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.091     1.599    UUT14/UUT5/FSM_onehot_prst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 UUT14/UUT1/r_prst_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT4/val2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.225%)  route 0.193ns (57.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT1/CLK
    SLICE_X4Y46          FDCE                                         r  UUT14/UUT1/r_prst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT1/r_prst_reg[4]/Q
                         net (fo=16, routed)          0.193     1.842    UUT14/UUT4/val5_reg[5]_1[4]
    SLICE_X6Y45          FDCE                                         r  UUT14/UUT4/val2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    UUT14/UUT4/CLK
    SLICE_X6Y45          FDCE                                         r  UUT14/UUT4/val2_reg[4]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.063     1.587    UUT14/UUT4/val2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 UUT14/UUT2/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT14/UUT2/r_prst_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.597     1.510    UUT14/UUT2/CLK
    SLICE_X3Y46          FDCE                                         r  UUT14/UUT2/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  UUT14/UUT2/r_prst_reg[1]/Q
                         net (fo=9, routed)           0.179     1.831    UUT14/UUT2/r_prst_reg_n_0_[1]
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.042     1.873 r  UUT14/UUT2/r_prst[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    UUT14/UUT2/r_prst[2]_i_1_n_0
    SLICE_X3Y46          FDCE                                         r  UUT14/UUT2/r_prst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.868     2.026    UUT14/UUT2/CLK
    SLICE_X3Y46          FDCE                                         r  UUT14/UUT2/r_prst_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.107     1.617    UUT14/UUT2/r_prst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43     UUT1/r_prst_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39     UUT1/r_prst_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39     UUT1/r_prst_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39     UUT1/r_prst_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40     UUT1/r_prst_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40     UUT1/r_prst_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40     UUT1/r_prst_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40     UUT1/r_prst_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41     UUT1/r_prst_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     UUT1/r_prst_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     UUT1/r_prst_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     UUT1/r_prst_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     UUT1/r_prst_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     UUT1/r_prst_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     UUT1/r_prst_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39     UUT1/r_prst_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     UUT1/r_prst_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     UUT1/r_prst_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.322ns  (logic 4.488ns (36.418%)  route 7.835ns (63.582%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          1.676     7.321    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  UUT14/UUT4/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     8.409    UUT10/SEG_OBUF[2]_inst_i_2_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.533 r  UUT10/SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.214     9.747    UUT10/r_prst_reg[1]_2
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.124     9.871 r  UUT10/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.811    10.682    UUT10/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.806 r  UUT10/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.169    13.976    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    17.511 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.511    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.315ns  (logic 4.719ns (38.322%)  route 7.596ns (61.678%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          1.676     7.321    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  UUT14/UUT4/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     8.409    UUT10/SEG_OBUF[2]_inst_i_2_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.533 r  UUT10/SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          0.794     9.327    UUT10/r_prst_reg[1]_2
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.150     9.477 f  UUT10/SEG_OBUF[4]_inst_i_5/O
                         net (fo=3, routed)           0.884    10.361    UUT10/SEG_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.687 r  UUT10/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.277    13.965    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.504 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.504    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.690ns  (logic 4.718ns (40.354%)  route 6.973ns (59.646%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          1.676     7.321    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  UUT14/UUT4/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     8.409    UUT10/SEG_OBUF[2]_inst_i_2_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.533 r  UUT10/SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.214     9.747    UUT10/r_prst_reg[1]_2
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.152     9.899 r  UUT10/SEG_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.808    10.707    UUT10/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.326    11.033 r  UUT10/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.311    13.344    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    16.879 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.879    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.504ns  (logic 4.488ns (39.015%)  route 7.016ns (60.985%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          1.203     6.848    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.972 r  UUT14/UUT4/SEG_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.192     8.163    UUT10/SEG_OBUF[2]_inst_i_2_2
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.287 r  UUT10/SEG_OBUF[6]_inst_i_9/O
                         net (fo=16, routed)          1.032     9.320    UUT10/r_prst_reg[1]_1
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.444 f  UUT10/SEG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.819    10.263    UUT10/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I3_O)        0.124    10.387 r  UUT10/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.770    13.157    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    16.693 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.693    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.464ns  (logic 4.698ns (40.979%)  route 6.766ns (59.021%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          1.676     7.321    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  UUT14/UUT4/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     8.409    UUT10/SEG_OBUF[2]_inst_i_2_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.533 r  UUT10/SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          0.794     9.327    UUT10/r_prst_reg[1]_2
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.150     9.477 f  UUT10/SEG_OBUF[4]_inst_i_5/O
                         net (fo=3, routed)           0.873    10.350    UUT10/SEG_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.326    10.676 r  UUT10/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.459    13.135    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    16.653 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.653    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 4.688ns (41.129%)  route 6.710ns (58.871%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          1.676     7.321    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  UUT14/UUT4/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     8.409    UUT10/SEG_OBUF[2]_inst_i_2_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.533 r  UUT10/SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.214     9.747    UUT10/r_prst_reg[1]_2
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.152     9.899 r  UUT10/SEG_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.993    10.892    UUT10/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.326    11.218 r  UUT10/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863    13.081    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    16.586 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.586    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.594ns  (logic 4.490ns (42.385%)  route 6.104ns (57.615%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          1.676     7.321    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  UUT14/UUT4/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     8.409    UUT10/SEG_OBUF[2]_inst_i_2_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.533 r  UUT10/SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          0.813     9.346    UUT10/r_prst_reg[1]_2
    SLICE_X2Y43          LUT4 (Prop_lut4_I2_O)        0.124     9.470 r  UUT10/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.952    10.422    UUT10/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  UUT10/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.699    12.245    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    15.783 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.783    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT11/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.402ns (50.462%)  route 4.321ns (49.538%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.639     5.191    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.709 r  UUT11/r_prst_reg[1]/Q
                         net (fo=15, routed)          1.022     6.731    UUT11/Q[1]
    SLICE_X4Y44          LUT2 (Prop_lut2_I0_O)        0.152     6.883 r  UUT11/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.299    10.182    AN_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.732    13.914 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.914    AN[1]
    K2                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT11/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.429ns (54.693%)  route 3.669ns (45.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.639     5.191    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.709 r  UUT11/r_prst_reg[1]/Q
                         net (fo=15, routed)          0.689     6.397    UUT11/Q[1]
    SLICE_X2Y41          LUT2 (Prop_lut2_I0_O)        0.152     6.549 r  UUT11/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.980     9.529    AN_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         3.759    13.288 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.288    AN[0]
    U13                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT11/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.391ns  (logic 4.179ns (56.544%)  route 3.212ns (43.456%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.639     5.191    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.709 f  UUT11/r_prst_reg[1]/Q
                         net (fo=15, routed)          0.858     6.567    UUT11/Q[1]
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  UUT11/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.354     9.045    AN_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         3.537    12.582 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.582    AN[2]
    T14                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT11/r_prst_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.445ns (68.234%)  route 0.673ns (31.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.673 f  UUT11/r_prst_reg[0]/Q
                         net (fo=16, routed)          0.186     1.860    UUT11/Q[0]
    SLICE_X2Y41          LUT2 (Prop_lut2_I0_O)        0.045     1.905 r  UUT11/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.486     2.391    AN_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.627 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.627    AN[3]
    P14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT14/UUT4/val6_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.515ns (65.429%)  route 0.801ns (34.571%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT4/CLK
    SLICE_X5Y45          FDCE                                         r  UUT14/UUT4/val6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT4/val6_reg[3]/Q
                         net (fo=2, routed)           0.158     1.808    UUT10/SEG_OBUF[2]_inst_i_2_0[0]
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  UUT10/SEG_OBUF[6]_inst_i_9/O
                         net (fo=16, routed)          0.206     2.059    UUT10/r_prst_reg[1]_1
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     2.104 r  UUT10/SEG_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.087     2.190    UUT10/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     2.235 r  UUT10/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.585    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.824 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.824    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT11/r_prst_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.461ns (62.895%)  route 0.862ns (37.105%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.673 f  UUT11/r_prst_reg[0]/Q
                         net (fo=16, routed)          0.327     2.000    UUT10/Q[0]
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.045     2.045 f  UUT10/SEG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.121     2.166    UUT10/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.045     2.211 r  UUT10/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.625    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.832 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.832    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT11/r_prst_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.447ns (61.089%)  route 0.922ns (38.911%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.673 r  UUT11/r_prst_reg[0]/Q
                         net (fo=16, routed)          0.275     1.948    UUT11/Q[0]
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.993 r  UUT11/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.647     2.640    AN_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.878 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.878    AN[2]
    T14                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.507ns (62.227%)  route 0.915ns (37.773%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.128     1.636 r  UUT10/r_prst_reg[2]/Q
                         net (fo=15, routed)          0.203     1.840    UUT10/r_prst_reg[2]_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.098     1.938 r  UUT10/SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.108     2.046    UUT10/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.045     2.091 r  UUT10/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.604     2.694    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.931 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.931    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.450ns (58.332%)  route 1.036ns (41.668%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     1.649 f  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          0.150     1.800    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.845 f  UUT14/UUT4/SEG_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           0.219     2.064    UUT10/SEG[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     2.109 r  UUT10/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.775    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.994 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.994    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT11/r_prst_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.515ns (57.845%)  route 1.104ns (42.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.673 r  UUT11/r_prst_reg[0]/Q
                         net (fo=16, routed)          0.186     1.860    UUT11/Q[0]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  UUT11/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.918     2.821    AN_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         1.308     4.129 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.129    AN[0]
    U13                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT11/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.445ns (54.548%)  route 1.204ns (45.452%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    UUT11/CLK
    SLICE_X2Y41          FDCE                                         r  UUT11/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.673 r  UUT11/r_prst_reg[1]/Q
                         net (fo=15, routed)          0.218     1.891    UUT10/Q[1]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.936 r  UUT10/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.986     2.923    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.236     4.159 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.159    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT14/UUT4/val6_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.513ns (52.945%)  route 1.345ns (47.055%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT14/UUT4/CLK
    SLICE_X5Y45          FDCE                                         r  UUT14/UUT4/val6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT14/UUT4/val6_reg[3]/Q
                         net (fo=2, routed)           0.158     1.808    UUT10/SEG_OBUF[2]_inst_i_2_0[0]
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  UUT10/SEG_OBUF[6]_inst_i_9/O
                         net (fo=16, routed)          0.206     2.059    UUT10/r_prst_reg[1]_1
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     2.104 r  UUT10/SEG_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.155     2.258    UUT10/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.045     2.303 r  UUT10/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.826     3.129    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.237     4.367 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.367    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT10/r_prst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.471ns (50.777%)  route 1.426ns (49.223%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.595     1.508    UUT10/CLK
    SLICE_X4Y43          FDCE                                         r  UUT10/r_prst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UUT10/r_prst_reg[1]/Q
                         net (fo=21, routed)          0.150     1.800    UUT14/UUT4/SEG_OBUF[5]_inst_i_2
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  UUT14/UUT4/SEG_OBUF[4]_inst_i_3/O
                         net (fo=7, routed)           0.264     2.108    UUT10/SEG[4]
    SLICE_X3Y44          LUT6 (Prop_lut6_I2_O)        0.045     2.153 r  UUT10/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.012     3.166    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.240     4.406 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.406    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X6Y45          FDCE                                         f  UUT14/UUT4/val2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X6Y45          FDCE                                         r  UUT14/UUT4/val2_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val2_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X6Y45          FDCE                                         f  UUT14/UUT4/val2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X6Y45          FDCE                                         r  UUT14/UUT4/val2_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val2_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X6Y45          FDCE                                         f  UUT14/UUT4/val2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X6Y45          FDCE                                         r  UUT14/UUT4/val2_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val2_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X6Y45          FDCE                                         f  UUT14/UUT4/val2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X6Y45          FDCE                                         r  UUT14/UUT4/val2_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val3_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X7Y45          FDCE                                         f  UUT14/UUT4/val3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val3_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X7Y45          FDCE                                         f  UUT14/UUT4/val3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val3_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X7Y45          FDCE                                         f  UUT14/UUT4/val3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val3_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X7Y45          FDCE                                         f  UUT14/UUT4/val3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val3_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X7Y45          FDCE                                         f  UUT14/UUT4/val3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT14/UUT4/val3_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.477ns (32.371%)  route 3.085ns (67.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.085     4.562    UUT14/UUT4/AR[0]
    SLICE_X7Y45          FDCE                                         f  UUT14/UUT4/val3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520     4.892    UUT14/UUT4/CLK
    SLICE_X7Y45          FDCE                                         r  UUT14/UUT4/val3_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.245ns (32.810%)  route 0.501ns (67.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.501     0.745    UUT1/AR[0]
    SLICE_X4Y37          FDCE                                         f  UUT1/r_prst_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     2.020    UUT1/CLK
    SLICE_X4Y37          FDCE                                         r  UUT1/r_prst_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.245ns (32.810%)  route 0.501ns (67.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.501     0.745    UUT1/AR[0]
    SLICE_X4Y37          FDCE                                         f  UUT1/r_prst_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     2.020    UUT1/CLK
    SLICE_X4Y37          FDCE                                         r  UUT1/r_prst_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.245ns (32.810%)  route 0.501ns (67.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.501     0.745    UUT1/AR[0]
    SLICE_X4Y37          FDCE                                         f  UUT1/r_prst_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     2.020    UUT1/CLK
    SLICE_X4Y37          FDCE                                         r  UUT1/r_prst_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.245ns (32.810%)  route 0.501ns (67.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.501     0.745    UUT1/AR[0]
    SLICE_X4Y37          FDCE                                         f  UUT1/r_prst_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     2.020    UUT1/CLK
    SLICE_X4Y37          FDCE                                         r  UUT1/r_prst_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.045%)  route 0.569ns (69.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.569     0.814    UUT1/AR[0]
    SLICE_X4Y38          FDCE                                         f  UUT1/r_prst_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     2.022    UUT1/CLK
    SLICE_X4Y38          FDCE                                         r  UUT1/r_prst_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.045%)  route 0.569ns (69.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.569     0.814    UUT1/AR[0]
    SLICE_X4Y38          FDCE                                         f  UUT1/r_prst_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     2.022    UUT1/CLK
    SLICE_X4Y38          FDCE                                         r  UUT1/r_prst_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.045%)  route 0.569ns (69.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.569     0.814    UUT1/AR[0]
    SLICE_X4Y38          FDCE                                         f  UUT1/r_prst_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     2.022    UUT1/CLK
    SLICE_X4Y38          FDCE                                         r  UUT1/r_prst_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.245ns (30.045%)  route 0.569ns (69.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.569     0.814    UUT1/AR[0]
    SLICE_X4Y38          FDCE                                         f  UUT1/r_prst_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     2.022    UUT1/CLK
    SLICE_X4Y38          FDCE                                         r  UUT1/r_prst_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.245ns (28.734%)  route 0.607ns (71.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.607     0.851    UUT1/AR[0]
    SLICE_X4Y39          FDCE                                         f  UUT1/r_prst_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     2.022    UUT1/CLK
    SLICE_X4Y39          FDCE                                         r  UUT1/r_prst_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UUT1/r_prst_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.245ns (28.734%)  route 0.607ns (71.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=97, routed)          0.607     0.851    UUT1/AR[0]
    SLICE_X4Y39          FDCE                                         f  UUT1/r_prst_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     2.022    UUT1/CLK
    SLICE_X4Y39          FDCE                                         r  UUT1/r_prst_reg[11]/C





