Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: gen_funciones.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gen_funciones.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gen_funciones"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : gen_funciones
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\gen_dir.vhd" into library work
Parsing entity <gen_dir>.
Parsing architecture <rtl> of entity <gen_dir>.
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\dpram_mem.vhd" into library work
Parsing entity <dpram_mem>.
Parsing architecture <rtl> of entity <dpram_mem>.
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\cnt_epp.vhd" into library work
Parsing entity <cnt_epp>.
Parsing architecture <rtl> of entity <cnt_epp>.
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\cnt_dpram.vhd" into library work
Parsing entity <cnt_dpram>.
Parsing architecture <RTL> of entity <cnt_dpram>.
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\cnt_dac.vhd" into library work
Parsing entity <cnt_dac>.
Parsing architecture <RTL> of entity <cnt_dac>.
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\gen_funciones.vhd" into library work
Parsing entity <gen_funciones>.
Parsing architecture <rtl> of entity <gen_funciones>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <gen_funciones> (architecture <rtl>) from library <work>.

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <cnt_epp> (architecture <rtl>) from library <work>.

Elaborating entity <cnt_dpram> (architecture <RTL>) from library <work>.

Elaborating entity <dpram_mem> (architecture <rtl>) from library <work>.

Elaborating entity <gen_dir> (architecture <rtl>) with generics from library <work>.

Elaborating entity <cnt_dac> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\cnt_dac.vhd" Line 144. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\gen_funciones.vhd" Line 29: Net <DATO_RD[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <gen_funciones>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\gen_funciones.vhd".
INFO:Xst:3210 - "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\gen_funciones.vhd" line 52: Output port <CE_RD> of the instance <U_cnt_epp> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DATO_RD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <gen_funciones> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <cnt_epp>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\cnt_epp.vhd".
    Found 1-bit register for signal <CE_RD>.
    Found 1-bit register for signal <DIR_VLD>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <DATO_VLD>.
    Found 1-bit register for signal <PWAIT>.
    Found 1-bit register for signal <Q>.
    Found 8-bit register for signal <DIR>.
    Found 8-bit register for signal <DATO>.
    Found 1-bit tristate buffer for signal <DATA<7>> created at line 141
    Found 1-bit tristate buffer for signal <DATA<6>> created at line 141
    Found 1-bit tristate buffer for signal <DATA<5>> created at line 141
    Found 1-bit tristate buffer for signal <DATA<4>> created at line 141
    Found 1-bit tristate buffer for signal <DATA<3>> created at line 141
    Found 1-bit tristate buffer for signal <DATA<2>> created at line 141
    Found 1-bit tristate buffer for signal <DATA<1>> created at line 141
    Found 1-bit tristate buffer for signal <DATA<0>> created at line 141
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <cnt_epp> synthesized.

Synthesizing Unit <cnt_dpram>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\cnt_dpram.vhd".
    Found 1-bit register for signal <CEcounter>.
    Found 1-bit register for signal <WE_DP1>.
    Found 1-bit register for signal <WE_DP2>.
    Found 1-bit register for signal <clearCounter>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <dirPrev>.
    Found 8-bit register for signal <dirActual>.
    Found 8-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <counter[7]_GND_23_o_add_2_OUT> created at line 1241.
    Found 8-bit comparator equal for signal <dirPrev[7]_dirActual[7]_equal_12_o> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cnt_dpram> synthesized.

Synthesizing Unit <dpram_mem>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\dpram_mem.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3015 - Contents of array <mem_pos> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 256x8-bit dual-port RAM <Mram_mem_pos> for signal <mem_pos>.
    Found 8-bit register for signal <DOUT>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <dpram_mem> synthesized.

Synthesizing Unit <gen_dir>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\gen_dir.vhd".
        N = 68
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <DATO_OK>.
    Found 1-bit register for signal <CE>.
    Found 7-bit register for signal <prescalerCounter>.
    Found 8-bit register for signal <valor_freq>.
    Found 16-bit register for signal <cnt>.
    Found 7-bit adder for signal <prescalerCounter[6]_GND_25_o_add_0_OUT> created at line 1241.
    Found 16-bit adder for signal <valor_freq_comm> created at line 84.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gen_dir> synthesized.

Synthesizing Unit <cnt_dac>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\gen_funciones\cnt_dac.vhd".
    Found 1-bit register for signal <SYNC>.
    Found 1-bit register for signal <CEcounter>.
    Found 1-bit register for signal <sclkPulseCounter>.
    Found 4-bit register for signal <muxSelect>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit adder for signal <sclkPulseCounter[0]_PWR_13_o_add_3_OUT<0>> created at line 55.
    Found 4-bit adder for signal <muxSelect[3]_GND_26_o_add_6_OUT> created at line 82.
    Found 16x1-bit Read Only RAM for signal <endTx>
    Found 1-bit 10-to-1 multiplexer for signal <D1> created at line 94.
    Found 1-bit 10-to-1 multiplexer for signal <D2> created at line 94.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_21_o_Mux_16_o> created at line 158.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cnt_dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x1-bit single-port Read Only RAM                    : 1
 256x8-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 5
 1-bit adder                                           : 1
 16-bit adder                                          : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 16
 16-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 8
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 9
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cnt_dac>.
The following registers are absorbed into counter <sclkPulseCounter_0>: 1 register on signal <sclkPulseCounter_0>.
The following registers are absorbed into counter <muxSelect>: 1 register on signal <muxSelect>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_endTx> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <muxSelect>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <endTx>         |          |
    -----------------------------------------------------------------------
Unit <cnt_dac> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_mem>.
INFO:Xst:3226 - The RAM <Mram_mem_pos> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDR_IN>       |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <ADDR_OUT>      |          |
    |     doB            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dpram_mem> synthesized (advanced).

Synthesizing (advanced) Unit <gen_dir>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <prescalerCounter>: 1 register on signal <prescalerCounter>.
Unit <gen_dir> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x1-bit single-port distributed Read Only RAM        : 1
 256x8-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 1-bit up counter                                      : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 16-bit up accumulator                                 : 1
# Registers                                            : 63
 Flip-Flops                                            : 63
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 6
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 3-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_cnt_dpram/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_cnt_dac/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
-------------------
WARNING:Xst:2677 - Node <U_cnt_epp/CE_RD> of sequential type is unconnected in block <gen_funciones>.

Optimizing unit <gen_funciones> ...

Optimizing unit <cnt_dpram> ...

Optimizing unit <gen_dir> ...

Optimizing unit <cnt_dac> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gen_funciones, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : gen_funciones.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 116
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 17
#      LUT3                        : 10
#      LUT4                        : 13
#      LUT5                        : 5
#      LUT6                        : 27
#      MUXCY                       : 15
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 95
#      FDC                         : 26
#      FDCE                        : 68
#      FDP                         : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 18
#      IBUF                        : 4
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  54576     0%  
 Number of Slice LUTs:                   82  out of  27288     0%  
    Number used as Logic:                82  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    119
   Number with an unused Flip Flop:      25  out of    119    21%  
   Number with an unused LUT:            37  out of    119    31%  
   Number of fully used LUT-FF pairs:    57  out of    119    47%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    218     8%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
RELOJ                              | DCM_SP:CLK0                | 93    |
U_cnt_dac/sclkPulseCounter_0       | NONE(U_cnt_dac/muxSelect_3)| 4     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.672ns (Maximum Frequency: 272.320MHz)
   Minimum input arrival time before clock: 3.496ns
   Maximum output required time after clock: 6.917ns
   Maximum combinational path delay: 5.585ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RELOJ'
  Clock period: 3.672ns (frequency: 272.320MHz)
  Total number of paths / destination ports: 728 / 188
-------------------------------------------------------------------------
Delay:               3.672ns (Levels of Logic = 3)
  Source:            U_cnt_dpram/state_FSM_FFd3 (FF)
  Destination:       U_cnt_dpram/state_FSM_FFd3 (FF)
  Source Clock:      RELOJ rising
  Destination Clock: RELOJ rising

  Data Path: U_cnt_dpram/state_FSM_FFd3 to U_cnt_dpram/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.943  U_cnt_dpram/state_FSM_FFd3 (U_cnt_dpram/state_FSM_FFd3)
     LUT3:I0->O           11   0.205   0.883  U_cnt_dpram/_n0117_inv1 (U_cnt_dpram/_n0117_inv)
     LUT5:I4->O            1   0.205   0.684  U_cnt_dpram/state_FSM_FFd3-In1 (U_cnt_dpram/state_FSM_FFd3-In1)
     LUT4:I2->O            1   0.203   0.000  U_cnt_dpram/state_FSM_FFd3-In9 (U_cnt_dpram/state_FSM_FFd3-In)
     FDC:D                     0.102          U_cnt_dpram/state_FSM_FFd3
    ----------------------------------------
    Total                      3.672ns (1.162ns logic, 2.510ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_cnt_dac/sclkPulseCounter_0'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            U_cnt_dac/muxSelect_0 (FF)
  Destination:       U_cnt_dac/muxSelect_0 (FF)
  Source Clock:      U_cnt_dac/sclkPulseCounter_0 rising
  Destination Clock: U_cnt_dac/sclkPulseCounter_0 rising

  Data Path: U_cnt_dac/muxSelect_0 to U_cnt_dac/muxSelect_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  U_cnt_dac/muxSelect_0 (U_cnt_dac/muxSelect_0)
     INV:I->O              1   0.206   0.579  U_cnt_dac/Mcount_muxSelect_xor<0>11_INV_0 (U_cnt_dac/Mcount_muxSelect)
     FDCE:D                    0.102          U_cnt_dac/muxSelect_0
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RELOJ'
  Total number of paths / destination ports: 148 / 128
-------------------------------------------------------------------------
Offset:              3.496ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       U_cnt_epp/DATO_7 (FF)
  Destination Clock: RELOJ rising

  Data Path: RST to U_cnt_epp/DATO_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            95   1.222   1.844  RST_IBUF (RST_IBUF)
     FDC:CLR                   0.430          U_cnt_epp/DIR_VLD
    ----------------------------------------
    Total                      3.496ns (1.652ns logic, 1.844ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U_cnt_dac/sclkPulseCounter_0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.496ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       U_cnt_dac/muxSelect_3 (FF)
  Destination Clock: U_cnt_dac/sclkPulseCounter_0 rising

  Data Path: RST to U_cnt_dac/muxSelect_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            95   1.222   1.844  RST_IBUF (RST_IBUF)
     FDCE:CLR                  0.430          U_cnt_dac/muxSelect_0
    ----------------------------------------
    Total                      3.496ns (1.652ns logic, 1.844ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RELOJ'
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Offset:              6.917ns (Levels of Logic = 3)
  Source:            U_dpram_mem1/Mram_mem_pos (RAM)
  Destination:       D1 (PAD)
  Source Clock:      RELOJ rising

  Data Path: U_dpram_mem1/Mram_mem_pos to D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO6    1   1.850   0.827  U_dpram_mem1/Mram_mem_pos (DATO1<6>)
     LUT6:I2->O            1   0.203   0.684  U_cnt_dac/Mmux_D111 (U_cnt_dac/Mmux_D11)
     LUT4:I2->O            1   0.203   0.579  U_cnt_dac/Mmux_D113 (D1_OBUF)
     OBUF:I->O                 2.571          D1_OBUF (D1)
    ----------------------------------------
    Total                      6.917ns (4.827ns logic, 2.090ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_cnt_dac/sclkPulseCounter_0'
  Total number of paths / destination ports: 12 / 2
-------------------------------------------------------------------------
Offset:              5.934ns (Levels of Logic = 3)
  Source:            U_cnt_dac/muxSelect_0 (FF)
  Destination:       D1 (PAD)
  Source Clock:      U_cnt_dac/sclkPulseCounter_0 rising

  Data Path: U_cnt_dac/muxSelect_0 to D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.247  U_cnt_dac/muxSelect_0 (U_cnt_dac/muxSelect_0)
     LUT6:I0->O            1   0.203   0.684  U_cnt_dac/Mmux_D211 (U_cnt_dac/Mmux_D21)
     LUT4:I2->O            1   0.203   0.579  U_cnt_dac/Mmux_D213 (D2_OBUF)
     OBUF:I->O                 2.571          D2_OBUF (D2)
    ----------------------------------------
    Total                      5.934ns (3.424ns logic, 2.510ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               5.585ns (Levels of Logic = 3)
  Source:            PWRITE (PAD)
  Destination:       DATA<7> (PAD)

  Data Path: PWRITE to DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.788  PWRITE_IBUF (PWRITE_IBUF)
     LUT2:I0->O            8   0.203   0.802  U_cnt_epp/PWRITE_DSTRB_AND_5_o_inv1 (U_cnt_epp/PWRITE_DSTRB_AND_5_o_inv)
     IOBUF:T->IO               2.571          DATA_7_IOBUF (DATA<7>)
    ----------------------------------------
    Total                      5.585ns (3.996ns logic, 1.589ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RELOJ
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
RELOJ                       |    3.672|         |         |         |
U_cnt_dac/sclkPulseCounter_0|    2.895|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_cnt_dac/sclkPulseCounter_0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
RELOJ                       |    1.483|         |         |         |
U_cnt_dac/sclkPulseCounter_0|    2.216|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.50 secs
 
--> 

Total memory usage is 274696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    4 (   0 filtered)

