{"vcs1":{"timestamp_begin":1682285663.835518518, "rt":0.62, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1682285664.515955670, "rt":1.06, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682285665.625159682, "rt":1.64, "ut":0.05, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682285663.555721606}
{"VCS_COMP_START_TIME": 1682285663.555721606}
{"VCS_COMP_END_TIME": 1682285667.937465943}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340796}}
{"stitch_vcselab": {"peak_mem": 238988}}
