#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 24 20:39:51 2023
# Process ID: 511736
# Current directory: /doc/xzh/out_exp_48/fuzz_586/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/xzh/out_exp_48/fuzz_586/vivado/vivado.log
# Journal file: /doc/xzh/out_exp_48/fuzz_586/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 4800.012 MHz, CPU Physical cores: 10, Host memory: 134967 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 511893
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.562 ; gain = 0.000 ; free physical = 1334 ; free virtual = 115467
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module35' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:333]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module56' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:927]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module56' (0#1) [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:927]
WARNING: [Synth 8-689] width (7) of port connection 'wire57' does not match port width (4) of module 'module56' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:465]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (288) of module 'module56' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:465]
WARNING: [Synth 8-689] width (19) of port connection 'wire60' does not match port width (11) of module 'module56' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:465]
INFO: [Synth 8-6157] synthesizing module 'module85' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:521]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module85' (0#1) [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:521]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (684) of module 'module85' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:466]
WARNING: [Synth 8-689] width (16) of port connection 'wire90' does not match port width (7) of module 'module85' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:466]
WARNING: [Synth 8-689] width (19) of port connection 'wire86' does not match port width (3) of module 'module85' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:466]
INFO: [Synth 8-6157] synthesizing module 'module156' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:476]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module156' (0#1) [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:476]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (91) of module 'module156' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:470]
WARNING: [Synth 8-689] width (20) of port connection 'wire159' does not match port width (12) of module 'module156' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:470]
WARNING: [Synth 8-689] width (7) of port connection 'wire158' does not match port width (3) of module 'module156' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:470]
INFO: [Synth 8-6155] done synthesizing module 'module35' (0#1) [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:333]
WARNING: [Synth 8-689] width (17) of port connection 'y' does not match port width (302) of module 'module35' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:235]
WARNING: [Synth 8-689] width (18) of port connection 'wire36' does not match port width (15) of module 'module35' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:235]
WARNING: [Synth 8-689] width (17) of port connection 'wire38' does not match port width (13) of module 'module35' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:235]
WARNING: [Synth 8-689] width (19) of port connection 'wire39' does not match port width (16) of module 'module35' [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:235]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg145_reg was removed.  [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:596]
WARNING: [Synth 8-6014] Unused sequential element reg146_reg was removed.  [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:595]
WARNING: [Synth 8-6014] Unused sequential element reg196_reg was removed.  [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:66]
WARNING: [Synth 8-6014] Unused sequential element reg197_reg was removed.  [/doc/xzh/out_exp_48/fuzz_586/vivado/rtl.v:65]
WARNING: [Synth 8-3917] design top has port y[500] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[499] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[498] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[336] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[335] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[334] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[333] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[332] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[331] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[330] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[329] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[328] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[327] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[326] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[305] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[304] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[303] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[289] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[288] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[287] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[285] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[284] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[283] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[282] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[281] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[280] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[279] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[278] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[277] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[276] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[275] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[140] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[139] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[138] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[137] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[59] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[58] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[57] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[56] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[55] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[54] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[53] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[52] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[51] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[37] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[36] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[35] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[34] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[33] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[32] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[31] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[30] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port wire158[2] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire158[1] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire158[0] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire157[8] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk[0] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[10] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[9] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[8] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[7] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[6] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[5] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[4] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[3] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[2] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[1] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[0] in module module56 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.562 ; gain = 0.000 ; free physical = 1143 ; free virtual = 115277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2898.562 ; gain = 0.000 ; free physical = 851 ; free virtual = 113874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 820 ; free virtual = 113843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 824 ; free virtual = 113610
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 1     
	   2 Input     19 Bit         XORs := 3     
	   2 Input     13 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 3     
	   2 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               33 Bit    Wide XORs := 1     
	               22 Bit    Wide XORs := 1     
	               19 Bit    Wide XORs := 2     
	               18 Bit    Wide XORs := 1     
	               17 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 3     
	               15 Bit    Wide XORs := 1     
	               14 Bit    Wide XORs := 1     
	               13 Bit    Wide XORs := 6     
	               12 Bit    Wide XORs := 3     
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 4     
	                7 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 2     
	                1 Bit    Wide XORs := 7     
+---Registers : 
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 5     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	               8x11  Multipliers := 1     
	               3x12  Multipliers := 1     
	               1x12  Multipliers := 1     
	               7x11  Multipliers := 1     
	                6x6  Multipliers := 1     
	                1x1  Multipliers := 1     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 6     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 4     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 16    
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   2 Input   15 Bit        Muxes := 12    
	   2 Input   14 Bit        Muxes := 13    
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 20    
	   2 Input   12 Bit        Muxes := 11    
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 23    
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 35    
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 12    
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[500] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[499] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[498] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[418] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[417] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[416] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[415] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[414] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[413] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[412] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[411] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[410] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[409] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[372] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[371] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[336] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[335] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[334] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[333] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[332] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[331] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[330] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[329] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[328] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[327] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[326] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[305] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[304] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[303] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[289] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[288] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[287] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[285] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[284] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port wire158[2] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire158[1] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire158[0] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire157[8] in module module156 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk[0] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[10] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[9] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[8] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[7] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[6] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[5] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[4] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[3] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[2] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[1] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire60[0] in module module56 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1046 ; free virtual = 113838
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1003 ; free virtual = 113795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 985 ; free virtual = 113777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |    16|
|4     |LUT2   |    88|
|5     |LUT3   |   117|
|6     |LUT4   |   107|
|7     |LUT5   |    87|
|8     |LUT6   |   118|
|9     |FDRE   |   166|
|10    |FDSE   |    31|
|11    |IBUF   |    80|
|12    |OBUF   |   501|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  1347|
|2     |  modinst177 |module35 |    50|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 212 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1963 ; free virtual = 114757
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.570 ; gain = 8.000 ; free physical = 1963 ; free virtual = 114757
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.570 ; gain = 0.000 ; free physical = 2047 ; free virtual = 114841
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.590 ; gain = 0.000 ; free physical = 1905 ; free virtual = 114705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cf64920f
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2962.590 ; gain = 64.031 ; free physical = 2099 ; free virtual = 114899
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 20:40:15 2023...
    |FDRE   |   166|
|10    |FDSE   |    31|
|11    |IBUF   |    80|
|12    |OBUF   |   501|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  1347|
|2     |  modinst177 |module35 |    50|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1960 ; free virtual = 114754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 212 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.562 ; gain = 8.000 ; free physical = 1963 ; free virtual = 114757
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2906.570 ; gain = 8.000 ; free physical = 1963 ; free virtual = 114757
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.570 ; gain = 0.000 ; free physical = 2047 ; free virtual = 114841
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.590 ; gain = 0.000 ; free physical = 1905 ; free virtual = 114705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cf64920f
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2962.590 ; gain = 64.031 ; free physical = 2099 ; free virtual = 114899
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 20:40:15 2023...
