// Seed: 1350253008
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1;
  wire id_1, id_2, id_3, id_4;
  wire id_5, id_6;
  wire id_7;
  assign id_6 = id_1;
  wire id_8, id_9;
  wire id_10;
  module_0(
      id_2, id_6, id_5
  );
  wire id_11;
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input wand id_4
    , id_15,
    output wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output uwire id_12,
    input supply1 id_13
);
  always begin
    id_12 = id_3;
  end
  assign id_10 = id_6;
  wire id_16;
  module_0(
      id_16, id_16, id_16
  );
  assign id_1 = id_15;
endmodule
