module mux2to1 (
    input  logic d0,
    input  logic d1,
    input  logic sel,
    output logic y
);
    always_comb begin
        case (sel)
            1'b0: y = d0;
            1'b1: y = d1;
        endcase
    end
endmodule
