{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 16:20:10 2018 " "Info: Processing started: Thu May 24 16:20:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "TECLKOUT " "Info: Assuming node \"TECLKOUT\" is an undefined clock" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "TECLKOUT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADC1_CLK " "Info: Assuming node \"ADC1_CLK\" is an undefined clock" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 80 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC1_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADC2_CLK " "Info: Assuming node \"ADC2_CLK\" is an undefined clock" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 81 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADC3_CLK " "Info: Assuming node \"ADC3_CLK\" is an undefined clock" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 82 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC3_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADC4_CLK " "Info: Assuming node \"ADC4_CLK\" is an undefined clock" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 83 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC4_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|last_level_delayed register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\] 4.114 ns " "Info: Slack time is 4.114 ns for clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|last_level_delayed\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "169.89 MHz 5.886 ns " "Info: Fmax is 169.89 MHz (period= 5.886 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.810 ns + Largest register register " "Info: + Largest register to register requirement is 9.810 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.500 ns " "Info: + Latch edge is 6.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 10.000 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 10.000 ns -3.500 ns  50 " "Info: Clock period of Source clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns + Largest " "Info: + Largest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 destination 3.642 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" to destination register is 3.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 912 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.710 ns) 3.642 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\] 3 REG LCFF_X59_Y49_N15 1 " "Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.642 ns; Loc. = LCFF_X59_Y49_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.49 % ) " "Info: Total cell delay = 0.710 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.932 ns ( 80.51 % ) " "Info: Total interconnect delay = 2.932 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 source 3.619 ns - Longest register " "Info: - Longest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" to source register is 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 912 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.710 ns) 3.619 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|last_level_delayed 3 REG LCFF_X87_Y41_N5 3 " "Info: 3: + IC(1.411 ns) + CELL(0.710 ns) = 3.619 ns; Loc. = LCFF_X87_Y41_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|last_level_delayed'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.62 % ) " "Info: Total cell delay = 0.710 ns ( 19.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.909 ns ( 80.38 % ) " "Info: Total interconnect delay = 2.909 ns ( 80.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed {} } { 0.000ns 1.498ns 1.411ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed {} } { 0.000ns 1.498ns 1.411ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "d:/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns - " "Info: - Micro setup delay of destination is 0.104 ns" {  } { { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed {} } { 0.000ns 1.498ns 1.411ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.696 ns - Longest register register " "Info: - Longest register to register delay is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|last_level_delayed 1 REG LCFF_X87_Y41_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y41_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|last_level_delayed'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.435 ns) 2.807 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~18 2 COMB LCCOMB_X53_Y49_N20 15 " "Info: 2: + IC(2.372 ns) + CELL(0.435 ns) = 2.807 ns; Loc. = LCCOMB_X53_Y49_N20; Fanout = 15; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.060 ns) 4.040 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~19 3 COMB LCCOMB_X59_Y48_N28 4 " "Info: 3: + IC(1.173 ns) + CELL(0.060 ns) = 4.040 ns; Loc. = LCCOMB_X59_Y48_N28; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.259 ns) 4.564 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~1 4 COMB LCCOMB_X59_Y48_N24 34 " "Info: 4: + IC(0.265 ns) + CELL(0.259 ns) = 4.564 ns; Loc. = LCCOMB_X59_Y48_N24; Fanout = 34; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~19 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.457 ns) 5.696 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\] 5 REG LCFF_X59_Y49_N15 1 " "Info: 5: + IC(0.675 ns) + CELL(0.457 ns) = 5.696 ns; Loc. = LCFF_X59_Y49_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 21.26 % ) " "Info: Total cell delay = 1.211 ns ( 21.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.485 ns ( 78.74 % ) " "Info: Total interconnect delay = 4.485 ns ( 78.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~19 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~18 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~19 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] {} } { 0.000ns 2.372ns 1.173ns 0.265ns 0.675ns } { 0.000ns 0.435ns 0.060ns 0.259ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.619 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed {} } { 0.000ns 1.498ns 1.411ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~19 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~18 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~19 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] {} } { 0.000ns 2.372ns 1.173ns 0.265ns 0.675ns } { 0.000ns 0.435ns 0.060ns 0.259ns 0.457ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 register phase\[0\] memory DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|ram_block1a6~porta_address_reg9 3.292 ns " "Info: Slack time is 3.292 ns for clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" between source register \"phase\[0\]\" and destination memory \"DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|ram_block1a6~porta_address_reg9\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "149.08 MHz 6.708 ns " "Info: Fmax is 149.08 MHz (period= 6.708 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.716 ns + Largest register memory " "Info: + Largest register to memory requirement is 9.716 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.500 ns " "Info: + Latch edge is 6.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 10.000 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 10.000 ns -3.500 ns  50 " "Info: Clock period of Source clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.150 ns + Largest " "Info: + Largest clock skew is -0.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 destination 3.476 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" to destination memory is 3.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 215 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.553 ns) 3.476 ns DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|ram_block1a6~porta_address_reg9 3 MEM M4K_X81_Y29 4 " "Info: 3: + IC(1.425 ns) + CELL(0.553 ns) = 3.476 ns; Loc. = M4K_X81_Y29; Fanout = 4; MEM Node = 'DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|ram_block1a6~porta_address_reg9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 161 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 15.91 % ) " "Info: Total cell delay = 0.553 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 84.09 % ) " "Info: Total interconnect delay = 2.923 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 {} } { 0.000ns 1.498ns 1.425ns } { 0.000ns 0.000ns 0.553ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 source 3.626 ns - Longest register " "Info: - Longest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" to source register is 3.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 215 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.710 ns) 3.626 ns phase\[0\] 3 REG LCFF_X59_Y29_N1 2 " "Info: 3: + IC(1.418 ns) + CELL(0.710 ns) = 3.626 ns; Loc. = LCFF_X59_Y29_N1; Fanout = 2; REG Node = 'phase\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl phase[0] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.58 % ) " "Info: Total cell delay = 0.710 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 80.42 % ) " "Info: Total interconnect delay = 2.916 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl phase[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} phase[0] {} } { 0.000ns 1.498ns 1.418ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 {} } { 0.000ns 1.498ns 1.425ns } { 0.000ns 0.000ns 0.553ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl phase[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} phase[0] {} } { 0.000ns 1.498ns 1.418ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 341 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.025 ns - " "Info: - Micro setup delay of destination is 0.025 ns" {  } { { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 161 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 {} } { 0.000ns 1.498ns 1.425ns } { 0.000ns 0.000ns 0.553ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl phase[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} phase[0] {} } { 0.000ns 1.498ns 1.418ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.424 ns - Longest register memory " "Info: - Longest register to memory delay is 6.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase\[0\] 1 REG LCFF_X59_Y29_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y29_N1; Fanout = 2; REG Node = 'phase\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase[0] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.527 ns) 0.527 ns Add0~2 2 COMB LCCOMB_X59_Y29_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.527 ns) = 0.527 ns; Loc. = LCCOMB_X59_Y29_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { phase[0] Add0~2 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.568 ns Add0~6 3 COMB LCCOMB_X59_Y29_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.041 ns) = 0.568 ns; Loc. = LCCOMB_X59_Y29_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.609 ns Add0~10 4 COMB LCCOMB_X59_Y29_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 0.609 ns; Loc. = LCCOMB_X59_Y29_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.650 ns Add0~14 5 COMB LCCOMB_X59_Y29_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 0.650 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.691 ns Add0~18 6 COMB LCCOMB_X59_Y29_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 0.691 ns; Loc. = LCCOMB_X59_Y29_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.732 ns Add0~22 7 COMB LCCOMB_X59_Y29_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 0.732 ns; Loc. = LCCOMB_X59_Y29_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.773 ns Add0~26 8 COMB LCCOMB_X59_Y29_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 0.773 ns; Loc. = LCCOMB_X59_Y29_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.111 ns) 0.884 ns Add0~30 9 COMB LCCOMB_X59_Y29_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.111 ns) = 0.884 ns; Loc. = LCCOMB_X59_Y29_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.111 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.925 ns Add0~34 10 COMB LCCOMB_X59_Y29_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.041 ns) = 0.925 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.966 ns Add0~38 11 COMB LCCOMB_X59_Y29_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 0.966 ns; Loc. = LCCOMB_X59_Y29_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.007 ns Add0~42 12 COMB LCCOMB_X59_Y29_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 1.007 ns; Loc. = LCCOMB_X59_Y29_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.048 ns Add0~46 13 COMB LCCOMB_X59_Y29_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 1.048 ns; Loc. = LCCOMB_X59_Y29_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.089 ns Add0~50 14 COMB LCCOMB_X59_Y29_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 1.089 ns; Loc. = LCCOMB_X59_Y29_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.130 ns Add0~54 15 COMB LCCOMB_X59_Y29_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.041 ns) = 1.130 ns; Loc. = LCCOMB_X59_Y29_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.171 ns Add0~58 16 COMB LCCOMB_X59_Y29_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.041 ns) = 1.171 ns; Loc. = LCCOMB_X59_Y29_N28; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.231 ns) 1.402 ns Add0~62 17 COMB LCCOMB_X59_Y29_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.231 ns) = 1.402 ns; Loc. = LCCOMB_X59_Y29_N30; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.231 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.443 ns Add0~66 18 COMB LCCOMB_X59_Y28_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.041 ns) = 1.443 ns; Loc. = LCCOMB_X59_Y28_N0; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.484 ns Add0~70 19 COMB LCCOMB_X59_Y28_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.041 ns) = 1.484 ns; Loc. = LCCOMB_X59_Y28_N2; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.525 ns Add0~74 20 COMB LCCOMB_X59_Y28_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.041 ns) = 1.525 ns; Loc. = LCCOMB_X59_Y28_N4; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.566 ns Add0~78 21 COMB LCCOMB_X59_Y28_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.041 ns) = 1.566 ns; Loc. = LCCOMB_X59_Y28_N6; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.607 ns Add0~82 22 COMB LCCOMB_X59_Y28_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.041 ns) = 1.607 ns; Loc. = LCCOMB_X59_Y28_N8; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.648 ns Add0~86 23 COMB LCCOMB_X59_Y28_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.041 ns) = 1.648 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.689 ns Add0~90 24 COMB LCCOMB_X59_Y28_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.041 ns) = 1.689 ns; Loc. = LCCOMB_X59_Y28_N12; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.111 ns) 1.800 ns Add0~94 25 COMB LCCOMB_X59_Y28_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.111 ns) = 1.800 ns; Loc. = LCCOMB_X59_Y28_N14; Fanout = 2; COMB Node = 'Add0~94'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.111 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.841 ns Add0~98 26 COMB LCCOMB_X59_Y28_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.041 ns) = 1.841 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 2; COMB Node = 'Add0~98'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~94 Add0~98 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.882 ns Add0~102 27 COMB LCCOMB_X59_Y28_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.041 ns) = 1.882 ns; Loc. = LCCOMB_X59_Y28_N18; Fanout = 2; COMB Node = 'Add0~102'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~98 Add0~102 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.923 ns Add0~106 28 COMB LCCOMB_X59_Y28_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.041 ns) = 1.923 ns; Loc. = LCCOMB_X59_Y28_N20; Fanout = 2; COMB Node = 'Add0~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~102 Add0~106 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 1.964 ns Add0~110 29 COMB LCCOMB_X59_Y28_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.041 ns) = 1.964 ns; Loc. = LCCOMB_X59_Y28_N22; Fanout = 2; COMB Node = 'Add0~110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~106 Add0~110 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.005 ns Add0~114 30 COMB LCCOMB_X59_Y28_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.041 ns) = 2.005 ns; Loc. = LCCOMB_X59_Y28_N24; Fanout = 2; COMB Node = 'Add0~114'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~110 Add0~114 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.046 ns Add0~118 31 COMB LCCOMB_X59_Y28_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.041 ns) = 2.046 ns; Loc. = LCCOMB_X59_Y28_N26; Fanout = 2; COMB Node = 'Add0~118'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~114 Add0~118 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.087 ns Add0~122 32 COMB LCCOMB_X59_Y28_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.041 ns) = 2.087 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 1; COMB Node = 'Add0~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { Add0~118 Add0~122 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 2.231 ns Add0~125 33 COMB LCCOMB_X59_Y28_N30 13 " "Info: 33: + IC(0.000 ns) + CELL(0.144 ns) = 2.231 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 13; COMB Node = 'Add0~125'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { Add0~122 Add0~125 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(0.118 ns) 6.424 ns DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|ram_block1a6~porta_address_reg9 34 MEM M4K_X81_Y29 4 " "Info: 34: + IC(4.075 ns) + CELL(0.118 ns) = 6.424 ns; Loc. = M4K_X81_Y29; Fanout = 4; MEM Node = 'DAC_TABLE:DAC_TABLE_DAC4\|altsyncram:altsyncram_component\|altsyncram_nj91:auto_generated\|ram_block1a6~porta_address_reg9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { Add0~125 DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_nj91.tdf" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf" 161 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.349 ns ( 36.57 % ) " "Info: Total cell delay = 2.349 ns ( 36.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.075 ns ( 63.43 % ) " "Info: Total interconnect delay = 4.075 ns ( 63.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { phase[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { phase[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~98 {} Add0~102 {} Add0~106 {} Add0~110 {} Add0~114 {} Add0~118 {} Add0~122 {} Add0~125 {} DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.075ns } { 0.000ns 0.527ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.111ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.231ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.111ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.118ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.476 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 {} } { 0.000ns 1.498ns 1.425ns } { 0.000ns 0.000ns 0.553ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl phase[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} phase[0] {} } { 0.000ns 1.498ns 1.418ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { phase[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { phase[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~98 {} Add0~102 {} Add0~106 {} Add0~110 {} Add0~114 {} Add0~118 {} Add0~122 {} Add0~125 {} DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9 {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.075ns } { 0.000ns 0.527ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.111ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.231ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.111ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.118ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_NX " "Info: No valid register-to-register data paths exist for clock \"CLK_NX\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "TECLKOUT register UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[4\] register UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[12\] 162.42 MHz 6.157 ns Internal " "Info: Clock \"TECLKOUT\" has Internal fmax of 162.42 MHz between source register \"UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[4\]\" and destination register \"UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[12\]\" (period= 6.157 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.944 ns + Longest register register " "Info: + Longest register to register delay is 5.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[4\] 1 REG LCFF_X25_Y40_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y40_N9; Fanout = 3; REG Node = 'UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.398 ns) 1.992 ns UART_TXD:UART_TXD_B\|Equal0~0 2 COMB LCCOMB_X11_Y42_N8 1 " "Info: 2: + IC(1.594 ns) + CELL(0.398 ns) = 1.992 ns; Loc. = LCCOMB_X11_Y42_N8; Fanout = 1; COMB Node = 'UART_TXD:UART_TXD_B\|Equal0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] UART_TXD:UART_TXD_B|Equal0~0 } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.313 ns) 2.586 ns UART_TXD:UART_TXD_B\|Equal0~1 3 COMB LCCOMB_X11_Y42_N22 1 " "Info: 3: + IC(0.281 ns) + CELL(0.313 ns) = 2.586 ns; Loc. = LCCOMB_X11_Y42_N22; Fanout = 1; COMB Node = 'UART_TXD:UART_TXD_B\|Equal0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { UART_TXD:UART_TXD_B|Equal0~0 UART_TXD:UART_TXD_B|Equal0~1 } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.435 ns) 4.632 ns UART_TXD:UART_TXD_B\|Equal0~5 4 COMB LCCOMB_X26_Y40_N24 2 " "Info: 4: + IC(1.611 ns) + CELL(0.435 ns) = 4.632 ns; Loc. = LCCOMB_X26_Y40_N24; Fanout = 2; COMB Node = 'UART_TXD:UART_TXD_B\|Equal0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { UART_TXD:UART_TXD_B|Equal0~1 UART_TXD:UART_TXD_B|Equal0~5 } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.259 ns) 5.241 ns UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[5\]~26 5 COMB LCCOMB_X25_Y40_N26 13 " "Info: 5: + IC(0.350 ns) + CELL(0.259 ns) = 5.241 ns; Loc. = LCCOMB_X25_Y40_N26; Fanout = 13; COMB Node = 'UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[5\]~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { UART_TXD:UART_TXD_B|Equal0~5 UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]~26 } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.457 ns) 5.944 ns UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[12\] 6 REG LCFF_X25_Y40_N25 2 " "Info: 6: + IC(0.246 ns) + CELL(0.457 ns) = 5.944 ns; Loc. = LCFF_X25_Y40_N25; Fanout = 2; REG Node = 'UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[12\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]~26 UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 31.33 % ) " "Info: Total cell delay = 1.862 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 68.67 % ) " "Info: Total interconnect delay = 4.082 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] UART_TXD:UART_TXD_B|Equal0~0 UART_TXD:UART_TXD_B|Equal0~1 UART_TXD:UART_TXD_B|Equal0~5 UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]~26 UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] {} UART_TXD:UART_TXD_B|Equal0~0 {} UART_TXD:UART_TXD_B|Equal0~1 {} UART_TXD:UART_TXD_B|Equal0~5 {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]~26 {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] {} } { 0.000ns 1.594ns 0.281ns 1.611ns 0.350ns 0.246ns } { 0.000ns 0.398ns 0.313ns 0.435ns 0.259ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TECLKOUT destination 3.526 ns + Shortest register " "Info: + Shortest clock path from clock \"TECLKOUT\" to destination register is 3.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns TECLKOUT 1 CLK PIN_U32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { TECLKOUT } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.366 ns TECLKOUT~clkctrl 2 COMB CLKCTRL_G3 798 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { TECLKOUT TECLKOUT~clkctrl } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.710 ns) 3.526 ns UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[12\] 3 REG LCFF_X25_Y40_N25 2 " "Info: 3: + IC(1.450 ns) + CELL(0.710 ns) = 3.526 ns; Loc. = LCFF_X25_Y40_N25; Fanout = 2; REG Node = 'UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[12\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 48.33 % ) " "Info: Total cell delay = 1.704 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 51.67 % ) " "Info: Total interconnect delay = 1.822 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { TECLKOUT TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.526 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] {} } { 0.000ns 0.000ns 0.372ns 1.450ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TECLKOUT source 3.526 ns - Longest register " "Info: - Longest clock path from clock \"TECLKOUT\" to source register is 3.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns TECLKOUT 1 CLK PIN_U32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { TECLKOUT } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.366 ns TECLKOUT~clkctrl 2 COMB CLKCTRL_G3 798 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { TECLKOUT TECLKOUT~clkctrl } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.710 ns) 3.526 ns UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[4\] 3 REG LCFF_X25_Y40_N9 3 " "Info: 3: + IC(1.450 ns) + CELL(0.710 ns) = 3.526 ns; Loc. = LCFF_X25_Y40_N9; Fanout = 3; REG Node = 'UART_TXD:UART_TXD_B\|cnt_for_divBaudRate\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] } "NODE_NAME" } } { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 48.33 % ) " "Info: Total cell delay = 1.704 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 51.67 % ) " "Info: Total interconnect delay = 1.822 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { TECLKOUT TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.526 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] {} } { 0.000ns 0.000ns 0.372ns 1.450ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { TECLKOUT TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.526 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] {} } { 0.000ns 0.000ns 0.372ns 1.450ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { TECLKOUT TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.526 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] {} } { 0.000ns 0.000ns 0.372ns 1.450ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "UART_TXD.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] UART_TXD:UART_TXD_B|Equal0~0 UART_TXD:UART_TXD_B|Equal0~1 UART_TXD:UART_TXD_B|Equal0~5 UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]~26 UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] {} UART_TXD:UART_TXD_B|Equal0~0 {} UART_TXD:UART_TXD_B|Equal0~1 {} UART_TXD:UART_TXD_B|Equal0~5 {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]~26 {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] {} } { 0.000ns 1.594ns 0.281ns 1.611ns 0.350ns 0.246ns } { 0.000ns 0.398ns 0.313ns 0.435ns 0.259ns 0.457ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { TECLKOUT TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.526 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] {} } { 0.000ns 0.000ns 0.372ns 1.450ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.526 ns" { TECLKOUT TECLKOUT~clkctrl UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.526 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4] {} } { 0.000ns 0.000ns 0.372ns 1.450ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC1_CLK " "Info: No valid register-to-register data paths exist for clock \"ADC1_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC2_CLK " "Info: No valid register-to-register data paths exist for clock \"ADC2_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC3_CLK " "Info: No valid register-to-register data paths exist for clock \"ADC3_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADC4_CLK " "Info: No valid register-to-register data paths exist for clock \"ADC4_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] register sld_hub:sld_hub_inst\|tdo 71.03 MHz 14.078 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 71.03 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 14.078 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.814 ns + Longest register register " "Info: + Longest register to register delay is 6.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] 1 REG LCFF_X56_Y48_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y48_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.410 ns) 1.620 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 2 COMB LCCOMB_X48_Y50_N8 1 " "Info: 2: + IC(1.210 ns) + CELL(0.410 ns) = 1.620 ns; Loc. = LCCOMB_X48_Y50_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.398 ns) 3.606 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 3 COMB LCCOMB_X61_Y48_N26 1 " "Info: 3: + IC(1.588 ns) + CELL(0.398 ns) = 3.606 ns; Loc. = LCCOMB_X61_Y48_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.421 ns) 5.545 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~7 4 COMB LCCOMB_X51_Y49_N22 1 " "Info: 4: + IC(1.518 ns) + CELL(0.421 ns) = 5.545 ns; Loc. = LCCOMB_X51_Y49_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.259 ns) 6.044 ns sld_hub:sld_hub_inst\|tdo~4 5 COMB LCCOMB_X51_Y49_N12 1 " "Info: 5: + IC(0.240 ns) + CELL(0.259 ns) = 6.044 ns; Loc. = LCCOMB_X51_Y49_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.060 ns) 6.636 ns sld_hub:sld_hub_inst\|tdo~5 6 COMB LCCOMB_X49_Y49_N12 1 " "Info: 6: + IC(0.532 ns) + CELL(0.060 ns) = 6.636 ns; Loc. = LCCOMB_X49_Y49_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 6.814 ns sld_hub:sld_hub_inst\|tdo 7 REG LCFF_X49_Y49_N13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 6.814 ns; Loc. = LCFF_X49_Y49_N13; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 25.33 % ) " "Info: Total cell delay = 1.726 ns ( 25.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.088 ns ( 74.67 % ) " "Info: Total interconnect delay = 5.088 ns ( 74.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.814 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.210ns 1.588ns 1.518ns 0.240ns 0.532ns 0.000ns } { 0.000ns 0.410ns 0.398ns 0.421ns 0.259ns 0.060ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.228 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 674 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 674; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.710 ns) 3.228 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X49_Y49_N13 2 " "Info: 3: + IC(1.457 ns) + CELL(0.710 ns) = 3.228 ns; Loc. = LCFF_X49_Y49_N13; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.00 % ) " "Info: Total cell delay = 0.710 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.518 ns ( 78.00 % ) " "Info: Total interconnect delay = 2.518 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.061ns 1.457ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 3.240 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 3.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 674 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 674; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.710 ns) 3.240 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] 3 REG LCFF_X56_Y48_N17 1 " "Info: 3: + IC(1.469 ns) + CELL(0.710 ns) = 3.240 ns; Loc. = LCFF_X56_Y48_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 21.91 % ) " "Info: Total cell delay = 0.710 ns ( 21.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.530 ns ( 78.09 % ) " "Info: Total interconnect delay = 2.530 ns ( 78.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} } { 0.000ns 1.061ns 1.469ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.061ns 1.457ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} } { 0.000ns 1.061ns 1.469ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LPM_SHIFTREG.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.814 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.210ns 1.588ns 1.518ns 0.240ns 0.532ns 0.000ns } { 0.000ns 0.410ns 0.398ns 0.421ns 0.259ns 0.060ns 0.178ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.061ns 1.457ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.240 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} } { 0.000ns 1.061ns 1.469ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 393 ps " "Info: Minimum slack time is 393 ps for clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.456 ns + Shortest register register " "Info: + Shortest register to register delay is 0.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 1 REG LCFF_X60_Y49_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.278 ns) 0.278 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig~1 2 COMB LCCOMB_X60_Y49_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X60_Y49_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.456 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 3 REG LCFF_X60_Y49_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.456 ns ( 100.00 % ) " "Info: Total cell delay = 0.456 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.063 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.063 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.500 ns " "Info: + Latch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 10.000 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 10.000 ns -3.500 ns  50 " "Info: Clock period of Source clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 destination 3.644 ns + Longest register " "Info: + Longest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" to destination register is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 912 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.710 ns) 3.644 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 3 REG LCFF_X60_Y49_N17 2 " "Info: 3: + IC(1.436 ns) + CELL(0.710 ns) = 3.644 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.48 % ) " "Info: Total cell delay = 0.710 ns ( 19.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.934 ns ( 80.52 % ) " "Info: Total interconnect delay = 2.934 ns ( 80.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 1.498ns 1.436ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 source 3.644 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0\" to source register is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 912 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.710 ns) 3.644 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 3 REG LCFF_X60_Y49_N17 2 " "Info: 3: + IC(1.436 ns) + CELL(0.710 ns) = 3.644 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.48 % ) " "Info: Total cell delay = 0.710 ns ( 19.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.934 ns ( 80.52 % ) " "Info: Total interconnect delay = 2.934 ns ( 80.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 1.498ns 1.436ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 1.498ns 1.436ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 1.498ns 1.436ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 1.498ns 1.436ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 register Reset_Gen:Reset_Gen_M\|cnt_for_reset\[1\] register Reset_Gen:Reset_Gen_M\|reset 411 ps " "Info: Minimum slack time is 411 ps for clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" between source register \"Reset_Gen:Reset_Gen_M\|cnt_for_reset\[1\]\" and destination register \"Reset_Gen:Reset_Gen_M\|reset\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.474 ns + Shortest register register " "Info: + Shortest register to register delay is 0.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Gen:Reset_Gen_M\|cnt_for_reset\[1\] 1 REG LCFF_X57_Y28_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y28_N1; Fanout = 3; REG Node = 'Reset_Gen:Reset_Gen_M\|cnt_for_reset\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Gen:Reset_Gen_M|cnt_for_reset[1] } "NODE_NAME" } } { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.060 ns) 0.296 ns Reset_Gen:Reset_Gen_M\|Equal0~2 2 COMB LCCOMB_X57_Y28_N22 11 " "Info: 2: + IC(0.236 ns) + CELL(0.060 ns) = 0.296 ns; Loc. = LCCOMB_X57_Y28_N22; Fanout = 11; COMB Node = 'Reset_Gen:Reset_Gen_M\|Equal0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Reset_Gen:Reset_Gen_M|cnt_for_reset[1] Reset_Gen:Reset_Gen_M|Equal0~2 } "NODE_NAME" } } { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.474 ns Reset_Gen:Reset_Gen_M\|reset 3 REG LCFF_X57_Y28_N23 111 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.474 ns; Loc. = LCFF_X57_Y28_N23; Fanout = 111; REG Node = 'Reset_Gen:Reset_Gen_M\|reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Reset_Gen:Reset_Gen_M|Equal0~2 Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 50.21 % ) " "Info: Total cell delay = 0.238 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.236 ns ( 49.79 % ) " "Info: Total interconnect delay = 0.236 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { Reset_Gen:Reset_Gen_M|cnt_for_reset[1] Reset_Gen:Reset_Gen_M|Equal0~2 Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.474 ns" { Reset_Gen:Reset_Gen_M|cnt_for_reset[1] {} Reset_Gen:Reset_Gen_M|Equal0~2 {} Reset_Gen:Reset_Gen_M|reset {} } { 0.000ns 0.236ns 0.000ns } { 0.000ns 0.060ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.063 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.063 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.500 ns " "Info: + Latch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 10.000 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 10.000 ns -3.500 ns  50 " "Info: Clock period of Source clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 destination 3.612 ns + Longest register " "Info: + Longest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" to destination register is 3.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 215 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.710 ns) 3.612 ns Reset_Gen:Reset_Gen_M\|reset 3 REG LCFF_X57_Y28_N23 111 " "Info: 3: + IC(1.404 ns) + CELL(0.710 ns) = 3.612 ns; Loc. = LCFF_X57_Y28_N23; Fanout = 111; REG Node = 'Reset_Gen:Reset_Gen_M\|reset'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.66 % ) " "Info: Total cell delay = 0.710 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.902 ns ( 80.34 % ) " "Info: Total interconnect delay = 2.902 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|reset {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 source 3.612 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1\" to source register is 3.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 215 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.710 ns) 3.612 ns Reset_Gen:Reset_Gen_M\|cnt_for_reset\[1\] 3 REG LCFF_X57_Y28_N1 3 " "Info: 3: + IC(1.404 ns) + CELL(0.710 ns) = 3.612 ns; Loc. = LCFF_X57_Y28_N1; Fanout = 3; REG Node = 'Reset_Gen:Reset_Gen_M\|cnt_for_reset\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|cnt_for_reset[1] } "NODE_NAME" } } { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.66 % ) " "Info: Total cell delay = 0.710 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.902 ns ( 80.34 % ) " "Info: Total interconnect delay = 2.902 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|cnt_for_reset[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|cnt_for_reset[1] {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|reset {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|cnt_for_reset[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|cnt_for_reset[1] {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "Reset_Gen.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|reset {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|cnt_for_reset[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|cnt_for_reset[1] {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { Reset_Gen:Reset_Gen_M|cnt_for_reset[1] Reset_Gen:Reset_Gen_M|Equal0~2 Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.474 ns" { Reset_Gen:Reset_Gen_M|cnt_for_reset[1] {} Reset_Gen:Reset_Gen_M|Equal0~2 {} Reset_Gen:Reset_Gen_M|reset {} } { 0.000ns 0.236ns 0.000ns } { 0.000ns 0.060ns 0.178ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|reset } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|reset {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl Reset_Gen:Reset_Gen_M|cnt_for_reset[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.612 ns" { PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 {} PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl {} Reset_Gen:Reset_Gen_M|cnt_for_reset[1] {} } { 0.000ns 1.498ns 1.404ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REG_PROG_INT\[19\] TEA\[7\] TECLKOUT 8.822 ns register " "Info: tsu for register \"REG_PROG_INT\[19\]\" (data pin = \"TEA\[7\]\", clock pin = \"TECLKOUT\") is 8.822 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.282 ns + Longest pin register " "Info: + Longest pin to register delay is 12.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns TEA\[7\] 1 PIN PIN_K24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_K24; Fanout = 1; PIN Node = 'TEA\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEA[7] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.819 ns) + CELL(0.313 ns) 7.035 ns Equal3~1 2 COMB LCCOMB_X1_Y43_N4 3 " "Info: 2: + IC(5.819 ns) + CELL(0.313 ns) = 7.035 ns; Loc. = LCCOMB_X1_Y43_N4; Fanout = 3; COMB Node = 'Equal3~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.132 ns" { TEA[7] Equal3~1 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.313 ns) 7.629 ns Equal3~2 3 COMB LCCOMB_X1_Y43_N8 4 " "Info: 3: + IC(0.281 ns) + CELL(0.313 ns) = 7.629 ns; Loc. = LCCOMB_X1_Y43_N8; Fanout = 4; COMB Node = 'Equal3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { Equal3~1 Equal3~2 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.262 ns) 9.202 ns REG_PROG_INT\[0\]~96 4 COMB LCCOMB_X15_Y43_N12 32 " "Info: 4: + IC(1.311 ns) + CELL(0.262 ns) = 9.202 ns; Loc. = LCCOMB_X15_Y43_N12; Fanout = 32; COMB Node = 'REG_PROG_INT\[0\]~96'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { Equal3~2 REG_PROG_INT[0]~96 } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.858 ns) 12.282 ns REG_PROG_INT\[19\] 5 REG LCFF_X3_Y46_N11 1 " "Info: 5: + IC(2.222 ns) + CELL(0.858 ns) = 12.282 ns; Loc. = LCFF_X3_Y46_N11; Fanout = 1; REG Node = 'REG_PROG_INT\[19\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.080 ns" { REG_PROG_INT[0]~96 REG_PROG_INT[19] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.649 ns ( 21.57 % ) " "Info: Total cell delay = 2.649 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.633 ns ( 78.43 % ) " "Info: Total interconnect delay = 9.633 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.282 ns" { TEA[7] Equal3~1 Equal3~2 REG_PROG_INT[0]~96 REG_PROG_INT[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.282 ns" { TEA[7] {} TEA[7]~combout {} Equal3~1 {} Equal3~2 {} REG_PROG_INT[0]~96 {} REG_PROG_INT[19] {} } { 0.000ns 0.000ns 5.819ns 0.281ns 1.311ns 2.222ns } { 0.000ns 0.903ns 0.313ns 0.313ns 0.262ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TECLKOUT destination 3.564 ns - Shortest register " "Info: - Shortest clock path from clock \"TECLKOUT\" to destination register is 3.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns TECLKOUT 1 CLK PIN_U32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { TECLKOUT } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.366 ns TECLKOUT~clkctrl 2 COMB CLKCTRL_G3 798 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { TECLKOUT TECLKOUT~clkctrl } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.710 ns) 3.564 ns REG_PROG_INT\[19\] 3 REG LCFF_X3_Y46_N11 1 " "Info: 3: + IC(1.488 ns) + CELL(0.710 ns) = 3.564 ns; Loc. = LCFF_X3_Y46_N11; Fanout = 1; REG Node = 'REG_PROG_INT\[19\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { TECLKOUT~clkctrl REG_PROG_INT[19] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 47.81 % ) " "Info: Total cell delay = 1.704 ns ( 47.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 52.19 % ) " "Info: Total interconnect delay = 1.860 ns ( 52.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { TECLKOUT TECLKOUT~clkctrl REG_PROG_INT[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} REG_PROG_INT[19] {} } { 0.000ns 0.000ns 0.372ns 1.488ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.282 ns" { TEA[7] Equal3~1 Equal3~2 REG_PROG_INT[0]~96 REG_PROG_INT[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.282 ns" { TEA[7] {} TEA[7]~combout {} Equal3~1 {} Equal3~2 {} REG_PROG_INT[0]~96 {} REG_PROG_INT[19] {} } { 0.000ns 0.000ns 5.819ns 0.281ns 1.311ns 2.222ns } { 0.000ns 0.903ns 0.313ns 0.313ns 0.262ns 0.858ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { TECLKOUT TECLKOUT~clkctrl REG_PROG_INT[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} REG_PROG_INT[19] {} } { 0.000ns 0.000ns 0.372ns 1.488ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "TECLKOUT TED\[30\] TED_OUT\[7\] 9.373 ns register " "Info: tco from clock \"TECLKOUT\" to destination pin \"TED\[30\]\" through register \"TED_OUT\[7\]\" is 9.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TECLKOUT source 3.553 ns + Longest register " "Info: + Longest clock path from clock \"TECLKOUT\" to source register is 3.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns TECLKOUT 1 CLK PIN_U32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { TECLKOUT } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.366 ns TECLKOUT~clkctrl 2 COMB CLKCTRL_G3 798 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { TECLKOUT TECLKOUT~clkctrl } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.710 ns) 3.553 ns TED_OUT\[7\] 3 REG LCFF_X15_Y43_N25 25 " "Info: 3: + IC(1.477 ns) + CELL(0.710 ns) = 3.553 ns; Loc. = LCFF_X15_Y43_N25; Fanout = 25; REG Node = 'TED_OUT\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { TECLKOUT~clkctrl TED_OUT[7] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 47.96 % ) " "Info: Total cell delay = 1.704 ns ( 47.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 52.04 % ) " "Info: Total interconnect delay = 1.849 ns ( 52.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { TECLKOUT TECLKOUT~clkctrl TED_OUT[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} TED_OUT[7] {} } { 0.000ns 0.000ns 0.372ns 1.477ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.711 ns + Longest register pin " "Info: + Longest register to pin delay is 5.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TED_OUT\[7\] 1 REG LCFF_X15_Y43_N25 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y43_N25; Fanout = 25; REG Node = 'TED_OUT\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { TED_OUT[7] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.256 ns) + CELL(2.455 ns) 5.711 ns TED\[30\] 2 PIN PIN_G28 0 " "Info: 2: + IC(3.256 ns) + CELL(2.455 ns) = 5.711 ns; Loc. = PIN_G28; Fanout = 0; PIN Node = 'TED\[30\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.711 ns" { TED_OUT[7] TED[30] } "NODE_NAME" } } { "MultiFunctionSampProc.v" "" { Text "E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.455 ns ( 42.99 % ) " "Info: Total cell delay = 2.455 ns ( 42.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.256 ns ( 57.01 % ) " "Info: Total interconnect delay = 3.256 ns ( 57.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.711 ns" { TED_OUT[7] TED[30] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.711 ns" { TED_OUT[7] {} TED[30] {} } { 0.000ns 3.256ns } { 0.000ns 2.455ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { TECLKOUT TECLKOUT~clkctrl TED_OUT[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { TECLKOUT {} TECLKOUT~combout {} TECLKOUT~clkctrl {} TED_OUT[7] {} } { 0.000ns 0.000ns 0.372ns 1.477ns } { 0.000ns 0.994ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.711 ns" { TED_OUT[7] TED[30] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.711 ns" { TED_OUT[7] {} TED[30] {} } { 0.000ns 3.256ns } { 0.000ns 2.455ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.267 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.267 ns) 2.267 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.267 ns) = 2.267 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 100.00 % ) " "Info: Total cell delay = 2.267 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.267ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[11\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.020 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[11\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.205 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 674 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 674; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.710 ns) 3.205 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[11\] 3 REG LCFF_X51_Y37_N5 12 " "Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.205 ns; Loc. = LCFF_X51_Y37_N5; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[11\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.15 % ) " "Info: Total cell delay = 0.710 ns ( 22.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.495 ns ( 77.85 % ) " "Info: Total interconnect delay = 2.495 ns ( 77.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] {} } { 0.000ns 1.061ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.357 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X0_Y34_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.457 ns) 2.357 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[11\] 2 REG LCFF_X51_Y37_N5 12 " "Info: 2: + IC(1.900 ns) + CELL(0.457 ns) = 2.357 ns; Loc. = LCFF_X51_Y37_N5; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[11\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] } "NODE_NAME" } } { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.457 ns ( 19.39 % ) " "Info: Total cell delay = 0.457 ns ( 19.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 80.61 % ) " "Info: Total interconnect delay = 1.900 ns ( 80.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] {} } { 0.000ns 1.900ns } { 0.000ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] {} } { 0.000ns 1.061ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11] {} } { 0.000ns 1.900ns } { 0.000ns 0.457ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 16:20:12 2018 " "Info: Processing ended: Thu May 24 16:20:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
