INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sources_1/new/mic_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mic_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.ip_user_files/bd/sim_mic_dma/ip/sim_mic_dma_axis_data_fifo_0_0_1/sim/sim_mic_dma_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mic_dma_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.ip_user_files/bd/sim_mic_dma/ip/sim_mic_dma_mic_sampler_0_0_1/sim/sim_mic_dma_mic_sampler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mic_dma_mic_sampler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.ip_user_files/bd/sim_mic_dma/sim/sim_mic_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mic_dma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/sim_mic_dma/hdl/sim_mic_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mic_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sim_1/new/tb_mic_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mic_sampler
