
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_0";
mvm_12_12_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_0' with
	the parameters "12,12,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "1,12,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 682 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k12_p12_b20_g0'
  Processing 'mvm_12_12_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  130263.4      1.80    1083.7    2707.9                          
    0:00:26  130263.4      1.80    1083.7    2707.9                          
    0:00:26  130502.8      1.80    1083.7    2707.9                          
    0:00:26  130742.2      1.80    1083.7    2707.9                          
    0:00:26  130981.6      1.80    1083.7    2707.9                          
    0:00:48  111379.0      0.43     292.3       0.0                          
    0:00:48  111372.6      0.43     292.3       0.0                          
    0:00:48  111372.6      0.43     292.3       0.0                          
    0:00:48  111371.5      0.43     292.3       0.0                          
    0:00:49  111371.5      0.43     292.3       0.0                          
    0:00:59   89004.1      0.44     178.9       0.0                          
    0:01:01   88852.5      0.43     168.7       0.0                          
    0:01:03   88864.5      0.42     167.5       0.0                          
    0:01:04   88865.3      0.42     166.6       0.0                          
    0:01:05   88870.3      0.40     165.7       0.0                          
    0:01:05   88875.1      0.40     164.7       0.0                          
    0:01:06   88877.5      0.40     164.6       0.0                          
    0:01:06   88882.3      0.40     164.2       0.0                          
    0:01:07   88881.5      0.40     164.2       0.0                          
    0:01:07   88881.5      0.40     164.2       0.0                          
    0:01:07   88881.8      0.40     164.3       0.0                          
    0:01:08   88884.2      0.39     163.8       0.0                          
    0:01:08   88886.6      0.39     163.6       0.0                          
    0:01:08   88890.8      0.39     162.7       0.0                          
    0:01:08   88892.4      0.39     162.7       0.0                          
    0:01:09   88895.6      0.39     162.5       0.0                          
    0:01:09   88899.9      0.39     162.3       0.0                          
    0:01:09   88903.8      0.39     161.8       0.0                          
    0:01:09   88907.3      0.39     161.8       0.0                          
    0:01:10   88438.9      0.39     161.8       0.0                          
    0:01:10   88438.9      0.39     161.8       0.0                          
    0:01:10   88438.9      0.39     161.8       0.0                          
    0:01:10   88438.9      0.39     161.8       0.0                          
    0:01:10   88438.9      0.39     161.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:10   88438.9      0.39     161.8       0.0                          
    0:01:10   88453.8      0.37     158.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:10   88466.5      0.37     157.8       0.0 path/genblk1[2].path/path/add_out_reg[35]/D
    0:01:11   88476.9      0.36     156.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:11   88487.3      0.36     155.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:11   88503.3      0.36     155.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:11   88505.4      0.35     155.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:11   88514.2      0.35     154.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:11   88517.1      0.35     154.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:11   88523.2      0.35     154.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:11   88530.9      0.35     154.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:11   88536.8      0.35     153.6       0.0 path/genblk1[2].path/path/add_out_reg[35]/D
    0:01:11   88541.8      0.35     153.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:12   88545.0      0.35     152.5       0.0 path/genblk1[2].path/path/add_out_reg[35]/D
    0:01:12   88548.2      0.35     152.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:12   88553.3      0.35     152.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:12   88567.4      0.34     151.7      19.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:12   88569.8      0.34     151.4      19.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:12   88581.2      0.34     151.1      19.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:12   88587.8      0.34     150.9      19.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:12   88598.7      0.34     150.3      19.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:12   88606.7      0.34     150.3      19.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:13   88610.2      0.34     150.1      19.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:13   88615.5      0.34     150.0      19.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:13   88618.4      0.34     149.9      19.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:13   88631.5      0.34     149.4      38.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:13   88646.1      0.33     149.3      57.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:13   88648.8      0.33     149.1      57.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:13   88649.0      0.33     148.5      57.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:13   88654.1      0.33     148.4      57.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:13   88656.2      0.33     148.2      57.6 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:13   88656.5      0.33     148.2      57.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:13   88658.6      0.33     148.1      57.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:13   88660.5      0.33     147.8      57.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:14   88666.0      0.33     147.7      57.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:14   88666.8      0.33     147.5      57.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:14   88669.5      0.33     147.4      57.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:14   88674.6      0.33     147.0      57.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:14   88675.1      0.33     146.7      57.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:14   88677.7      0.32     146.4      57.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:14   88682.5      0.32     146.3      57.6 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:14   88687.6      0.32     146.1      57.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:14   88688.9      0.32     145.9      57.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:14   88690.3      0.32     145.8      57.6 path/genblk1[2].path/path/add_out_reg[35]/D
    0:01:14   88692.1      0.32     145.8      57.6 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:15   88695.0      0.32     145.8      57.6 path/genblk1[2].path/path/add_out_reg[35]/D
    0:01:15   88696.6      0.32     145.7      57.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:15   88699.6      0.32     145.4      57.6 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:15   88703.6      0.32     145.3      57.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:15   88709.7      0.32     145.5      57.6 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:15   88713.7      0.32     144.6      57.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:15   88715.8      0.32     144.5      57.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   88720.6      0.32     144.4      57.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:15   88728.8      0.32     144.2      57.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:15   88735.5      0.32     144.2      57.6 path/genblk1[6].path/path/add_out_reg[29]/D
    0:01:15   88737.6      0.32     143.8      57.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:15   88744.2      0.32     143.7      57.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:16   88749.0      0.32     143.6      57.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:16   88749.3      0.32     143.6      57.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:16   88754.6      0.32     143.2      57.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:16   88762.1      0.32     143.1      57.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:16   88769.5      0.32     143.0      57.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:16   88773.2      0.32     142.4      57.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:16   88775.9      0.32     142.1      57.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:16   88782.6      0.31     141.7      57.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:16   88794.5      0.31     141.5      57.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:16   88800.6      0.31     141.4      57.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:16   88805.2      0.31     141.1      57.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:16   88807.3      0.31     141.0      57.6 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:17   88810.5      0.31     140.6      57.6 path/genblk1[10].path/path/add_out_reg[37]/D
    0:01:17   88811.0      0.31     140.6      57.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:17   88815.8      0.31     140.5      57.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:17   88821.9      0.31     140.4      57.6 path/genblk1[6].path/path/add_out_reg[29]/D
    0:01:17   88826.2      0.31     140.3      57.6 path/genblk1[6].path/path/add_out_reg[29]/D
    0:01:17   88829.4      0.31     140.0      57.6 path/genblk1[6].path/path/add_out_reg[29]/D
    0:01:17   88831.5      0.31     139.9      57.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:17   88838.1      0.31     139.7      57.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:17   88845.6      0.31     139.4      57.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:17   88853.8      0.31     139.2      57.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:17   88856.0      0.31     139.0      57.6 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:18   88857.3      0.31     139.0      57.6 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:18   88875.4      0.31     138.9     124.2 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:18   88872.5      0.31     138.8     105.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:18   88874.3      0.31     138.7     105.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:18   88877.8      0.31     138.5     105.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:18   88881.0      0.30     138.3     105.0 path/path/path/add_out_reg[36]/D
    0:01:18   88883.6      0.30     137.8     105.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:18   88888.4      0.30     137.8     105.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:18   88893.2      0.30     137.8     105.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:18   88895.3      0.30     137.7     105.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:18   88899.1      0.30     137.7     105.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:18   88904.9      0.30     137.4     105.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:01:19   88909.7      0.30     137.3     105.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:19   88921.1      0.30     137.1     124.2 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:19   88925.1      0.30     136.8     124.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:19   88930.7      0.30     136.6     124.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:19   88931.8      0.30     136.7     124.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:19   88936.6      0.30     136.6     124.2 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:19   88939.8      0.30     136.4     124.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:19   88944.3      0.30     136.1     124.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:19   88945.3      0.30     136.1     124.2 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:19   88944.5      0.30     135.9     124.2 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:19   88949.3      0.30     135.9     124.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:19   88959.2      0.30     135.7     124.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:20   88962.9      0.30     135.7     124.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:20   88964.8      0.30     135.6     124.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:20   88974.9      0.30     135.4     137.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:20   88983.6      0.30     135.3     184.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:20   88987.4      0.30     135.4     184.8 path/genblk1[10].path/path/add_out_reg[36]/D
    0:01:20   88988.7      0.30     135.3     184.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:20   88991.6      0.29     135.2     184.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:20   88995.6      0.29     135.1     184.8 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:20   89003.1      0.29     135.0     184.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:20   89007.3      0.29     134.8     184.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:20   89016.4      0.29     134.6     184.8 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:20   89019.6      0.29     134.3     184.8 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:21   89025.4      0.29     134.0     184.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:21   89028.1      0.29     133.9     184.8 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:21   89031.5      0.29     133.6     184.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:21   89037.4      0.29     133.8     184.8 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:21   89040.6      0.29     133.8     184.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:21   89045.9      0.29     133.4     184.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:21   89050.9      0.29     133.3     184.8 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:21   89057.1      0.29     133.3     184.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:21   89057.9      0.29     133.3     184.8 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:21   89065.0      0.29     133.1     184.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:21   89069.8      0.29     132.7     184.8 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:21   89076.0      0.29     132.6     184.8 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:22   89077.8      0.29     132.5     184.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:22   89080.5      0.29     132.4     184.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:22   89086.6      0.29     132.0     184.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:22   89089.5      0.29     132.0     184.8 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:22   89102.6      0.28     131.9     197.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:22   89107.9      0.28     131.8     197.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89120.4      0.28     131.7     217.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89126.8      0.28     131.7     217.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:01:22   89132.3      0.28     131.6     217.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:22   89140.3      0.28     131.4     217.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:22   89140.3      0.28     131.4     217.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:22   89146.7      0.28     131.2     217.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:22   89148.8      0.28     131.0     217.0 path/genblk1[4].path/path/add_out_reg[32]/D
    0:01:23   89151.8      0.28     130.8     217.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:01:23   89158.4      0.28     130.7     217.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:23   89161.3      0.28     130.5     217.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:01:23   89163.2      0.28     130.3     217.0 path/genblk1[4].path/path/add_out_reg[32]/D
    0:01:23   89167.5      0.28     130.1     217.0 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:23   89180.2      0.28     130.0     264.6 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:23   89181.6      0.28     130.0     264.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:23   89182.4      0.28     129.9     264.6 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:23   89182.4      0.28     129.8     264.6 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:23   89187.7      0.28     129.8     264.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:23   89196.7      0.28     129.8     264.6 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:23   89211.3      0.28     129.7     277.6 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:23   89216.1      0.28     129.5     277.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:24   89219.3      0.28     129.3     277.6 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:24   89227.3      0.27     129.0     277.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:24   89244.9      0.27     128.8     325.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:24   89247.3      0.27     128.6     325.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:24   89264.3      0.27     128.4     385.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:24   89267.2      0.27     128.4     385.4 path/genblk1[4].path/path/add_out_reg[32]/D
    0:01:24   89276.8      0.27     128.1     385.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:24   89289.5      0.27     127.9     406.4 path/genblk1[4].path/path/add_out_reg[38]/D
    0:01:24   89295.7      0.27     127.9     406.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89298.3      0.27     127.8     406.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:25   89299.7      0.27     127.6     406.4 path/genblk1[9].path/path/add_out_reg[36]/D
    0:01:25   89301.3      0.27     127.4     406.3 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:25   89303.9      0.27     127.3     406.3 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:25   89298.6      0.27     127.2     360.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:25   89299.7      0.27     127.1     360.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:25   89301.0      0.27     127.1     360.7 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:25   89302.1      0.27     127.0     360.7 path/genblk1[10].path/path/add_out_reg[38]/D
    0:01:25   89307.6      0.27     127.0     360.6 path/genblk1[2].path/path/add_out_reg[29]/D
    0:01:25   89311.6      0.27     126.9     360.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:25   89312.7      0.27     126.8     360.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:25   89321.2      0.27     126.8     408.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:25   89323.3      0.27     126.7     408.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:25   89331.8      0.27     126.6     455.5 path/genblk1[8].path/path/add_out_reg[38]/D
    0:01:25   89328.4      0.27     126.5     409.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89332.6      0.27     126.3     409.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:26   89338.8      0.27     126.0     409.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:26   89352.3      0.27     125.9     428.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:26   89363.2      0.27     125.9     447.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:26   89364.8      0.27     125.9     447.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:26   89371.5      0.27     125.8     447.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:26   89385.8      0.27     125.7     461.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:26   89386.9      0.27     125.6     461.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:26   89392.8      0.27     125.5     461.0 path/genblk1[4].path/path/add_out_reg[36]/D
    0:01:26   89396.2      0.27     125.4     461.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:26   89400.2      0.27     125.3     461.0 path/path/path/add_out_reg[38]/D
    0:01:26   89400.2      0.27     125.3     461.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:01:27   89401.0      0.26     125.3     461.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:27   89402.9      0.26     125.2     461.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:27   89404.5      0.26     125.2     461.0 path/genblk1[11].path/path/add_out_reg[31]/D
    0:01:27   89413.2      0.26     125.1     481.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:27   89415.6      0.26     125.1     481.9 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:27   89415.9      0.26     125.1     481.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:27   89418.3      0.26     125.0     481.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:27   89423.9      0.26     125.0     481.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:27   89424.4      0.26     124.9     481.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:01:27   89424.4      0.26     124.8     481.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:27   89426.8      0.26     124.7     481.9 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:27   89431.1      0.26     124.6     481.9 path/path/path/add_out_reg[38]/D
    0:01:27   89439.0      0.26     124.5     481.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:28   89439.6      0.26     124.5     481.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:28   89447.0      0.26     124.4     495.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:28   89453.4      0.26     124.4     495.3 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:28   89459.3      0.26     124.3     495.3 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:28   89463.0      0.26     124.3     495.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:28   89464.8      0.26     124.2     495.3 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:28   89466.2      0.26     123.9     495.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:28   89461.4      0.26     123.9     476.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:28   89464.0      0.26     123.8     476.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:28   89469.4      0.26     123.6     476.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:28   89471.2      0.26     123.4     476.1 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:28   89476.5      0.26     123.4     476.1 path/genblk1[11].path/path/add_out_reg[31]/D
    0:01:29   89481.1      0.26     123.5     476.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   89481.1      0.26     123.5     476.1 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:29   89486.9      0.26     123.5     476.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89492.8      0.26     123.3     476.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   89497.3      0.26     123.2     476.1 path/genblk1[11].path/path/add_out_reg[38]/D
    0:01:29   89500.8      0.26     123.1     476.1 path/genblk1[10].path/path/add_out_reg[38]/D
    0:01:29   89514.9      0.26     123.0     495.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89513.3      0.26     123.0     495.3 path/genblk1[10].path/path/add_out_reg[38]/D
    0:01:29   89518.3      0.26     122.8     495.3 path/genblk1[7].path/path/add_out_reg[37]/D
    0:01:29   89521.2      0.26     122.8     495.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   89523.6      0.26     122.7     495.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:29   89529.7      0.26     122.6     495.3 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:29   89533.7      0.26     122.4     495.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:29   89535.3      0.26     122.3     495.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:30   89534.3      0.26     122.1     495.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:30   89535.1      0.26     122.0     495.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:30   89540.1      0.26     121.9     495.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:30   89551.6      0.26     121.9     495.3 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:30   89551.3      0.26     121.8     495.3 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:30   89555.3      0.26     121.8     495.3 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:30   89556.1      0.26     121.8     495.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:30   89556.9      0.26     121.8     495.3 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:30   89565.7      0.26     121.7     508.4 path/genblk1[1].path/path/add_out_reg[38]/D
    0:01:30   89569.6      0.26     121.7     508.4 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:30   89572.8      0.26     121.7     508.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:31   89578.4      0.25     121.7     508.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:31   89578.7      0.25     121.5     508.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:31   89583.2      0.25     121.4     508.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:31   89582.1      0.25     121.4     508.4 path/genblk1[3].path/path/add_out_reg[38]/D
    0:01:31   89587.7      0.25     121.3     508.4 path/genblk1[1].path/path/add_out_reg[37]/D
    0:01:31   89589.3      0.25     121.3     508.4 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:31   89598.1      0.25     121.2     508.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:31   89600.2      0.25     121.0     508.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:31   89602.9      0.25     120.9     508.4 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:31   89605.8      0.25     120.8     508.4 path/genblk1[11].path/path/add_out_reg[31]/D
    0:01:31   89604.8      0.25     120.7     508.4 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:31   89605.0      0.25     120.7     508.4 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:32   89608.0      0.25     120.6     508.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:32   89608.5      0.25     120.5     508.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:32   89608.5      0.25     120.5     508.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:32   89607.4      0.25     120.5     508.4 path/genblk1[1].path/path/add_out_reg[37]/D
    0:01:32   89607.4      0.25     120.4     508.4 path/genblk1[11].path/path/add_out_reg[38]/D
    0:01:32   89607.2      0.25     120.4     508.3 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:32   89606.9      0.25     120.3     508.2 path/genblk1[7].path/path/add_out_reg[37]/D
    0:01:32   89615.7      0.25     120.4     555.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:32   89626.6      0.25     120.3     492.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:32   89627.1      0.25     120.3     492.2 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:32   89630.0      0.25     120.2     492.2 path/genblk1[7].path/path/add_out_reg[37]/D
    0:01:32   89634.3      0.25     120.1     492.2 path/genblk1[5].path/path/add_out_reg[38]/D
    0:01:32   89633.8      0.25     120.1     492.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:32   89636.7      0.25     120.0     492.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:32   89636.7      0.25     120.0     492.1 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:33   89636.7      0.25     120.0     492.1 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:33   89644.1      0.25     120.1     492.1 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:33   89644.1      0.25     120.1     492.1 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:33   89648.9      0.25     119.9     492.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:33   89654.5      0.25     119.7     492.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:33   89656.4      0.25     119.5     492.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:33   89654.2      0.25     119.5     479.2 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:33   89658.2      0.25     119.5     479.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:33   89663.8      0.25     119.3     474.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:33   89669.1      0.25     119.1     416.8 path/genblk1[1].path/path/add_out_reg[37]/D
    0:01:33   89672.6      0.25     118.9     416.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:34   89680.0      0.25     118.9     416.8 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:34   89681.9      0.25     118.9     416.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89682.4      0.25     118.8     416.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:34   89683.2      0.25     118.8     416.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:34   89680.0      0.25     118.8     340.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:34   89685.4      0.25     118.7     340.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:34   89689.3      0.25     118.6     340.2 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:34   89689.6      0.25     118.5     340.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:34   89697.3      0.25     118.5     340.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:34   89700.3      0.25     118.6     340.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:34   89702.9      0.25     118.5     340.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:34   89706.4      0.25     118.5     340.2 path/genblk1[2].path/path/add_out_reg[31]/D
    0:01:34   89708.8      0.24     118.4     340.2 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:35   89704.8      0.24     118.2     327.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35   89711.4      0.24     118.1     327.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   89716.5      0.24     118.0     327.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:35   89724.2      0.24     117.9     327.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:35   89732.7      0.24     117.8     327.2 path/path/path/add_out_reg[37]/D
    0:01:35   89738.0      0.24     117.6     327.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:35   89739.6      0.24     117.5     327.2 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:35   89737.8      0.24     117.4     314.3 path/genblk1[7].path/path/add_out_reg[34]/D
    0:01:35   89741.5      0.24     117.4     314.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:35   89752.7      0.24     117.0     314.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:35   89758.2      0.24     116.9     314.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   89762.0      0.24     117.0     314.3 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:36   89766.2      0.24     116.7     314.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:36   89773.7      0.24     116.7     314.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   89773.4      0.24     116.6     314.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:36   89777.1      0.24     116.6     314.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:36   89777.4      0.24     116.5     314.3 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:36   89784.8      0.24     116.3     314.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:36   89787.8      0.24     116.1     314.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:36   89789.6      0.24     116.0     314.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   89795.7      0.24     116.1     314.3 path/genblk1[1].path/path/add_out_reg[35]/D
    0:01:36   89801.3      0.24     116.1     314.3 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:36   89805.6      0.24     115.9     314.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:36   89801.1      0.24     115.7     268.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:37   89805.6      0.24     115.6     268.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:37   89809.8      0.24     115.5     268.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:37   89812.2      0.24     115.4     268.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:37   89821.5      0.24     115.3     316.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:37   89833.0      0.24     115.3     363.3 path/path/path/add_out_reg[37]/D
    0:01:37   89835.6      0.24     115.3     265.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:37   89836.7      0.24     115.1     265.5 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:37   89838.0      0.24     115.1     265.5 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:37   89840.7      0.24     115.2     265.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:37   89843.6      0.24     115.1     265.5 path/path/path/add_out_reg[35]/D
    0:01:37   89847.9      0.24     115.1     265.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:37   89855.1      0.24     115.0     265.5 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:38   89859.9      0.24     114.9     265.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38   89864.6      0.24     114.9     265.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38   89864.1      0.24     114.8     265.5 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:38   89866.5      0.24     114.7     265.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:38   89866.0      0.24     114.7     265.5                          
    0:01:39   89866.0      0.24     114.7     265.5                          
    0:01:40   89719.9      0.24     114.7     265.5                          
    0:01:41   89697.6      0.24     114.7     265.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:41   89697.6      0.24     114.7     265.5                          
    0:01:41   89607.2      0.24     114.6       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:41   89605.8      0.23     114.6       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:01:41   89606.6      0.23     114.5       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:01:41   89619.7      0.23     114.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:41   89620.7      0.23     114.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:41   89621.8      0.23     114.4       0.0 path/path/path/add_out_reg[37]/D
    0:01:41   89626.6      0.23     114.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:42   89627.9      0.23     114.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42   89627.6      0.23     114.4       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:42   89629.5      0.23     114.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:42   89632.2      0.23     114.2       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:42   89632.2      0.23     114.2       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:42   89636.1      0.23     114.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:42   89640.4      0.23     114.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:42   89640.9      0.23     114.1       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:42   89650.0      0.23     114.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89656.1      0.23     113.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:42   89655.6      0.23     113.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:42   89656.4      0.23     113.9       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:01:42   89658.2      0.23     113.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:42   89662.5      0.23     113.7       0.0 path/genblk1[7].path/path/add_out_reg[31]/D
    0:01:43   89672.6      0.23     113.7      21.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:43   89673.7      0.23     113.6      21.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:43   89672.9      0.23     113.6      21.0 path/path/path/add_out_reg[37]/D
    0:01:43   89672.9      0.23     113.5      21.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:43   89673.4      0.23     113.5      21.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43   89677.1      0.23     113.4      21.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   89681.1      0.23     113.4      21.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:43   89682.7      0.23     113.4      21.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:43   89679.2      0.23     113.3      21.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:43   89682.7      0.23     113.3      21.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   89682.7      0.23     113.3      21.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:43   89682.4      0.23     113.3      21.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:43   89684.0      0.23     113.2      21.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:44   89685.6      0.23     113.2      21.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89686.7      0.23     113.1      21.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:44   89687.8      0.23     113.3      21.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:44   89688.5      0.23     113.3      21.0 path/genblk1[3].path/path/add_out_reg[34]/D
    0:01:44   89691.7      0.23     113.3       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:44   89703.2      0.23     113.2       0.0 path/genblk1[3].path/path/add_out_reg[34]/D
    0:01:44   89703.7      0.23     113.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:44   89704.5      0.23     113.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:44   89705.8      0.23     113.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:45   89706.6      0.23     113.1       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:01:45   89712.2      0.23     113.0       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:45   89712.0      0.23     113.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:45   89715.4      0.23     113.0       0.0 path/genblk1[7].path/path/add_out_reg[31]/D
    0:01:45   89715.1      0.23     113.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:45   89715.9      0.23     113.0       0.0 path/path/path/add_out_reg[39]/D
    0:01:45   89718.3      0.23     113.0       0.0 path/path/path/add_out_reg[37]/D
    0:01:45   89719.1      0.23     113.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:45   89719.1      0.23     113.0       0.0                          
    0:01:45   89719.1      0.23     113.0       0.0                          
    0:01:49   89237.4      0.23     112.3       0.0                          
    0:01:49   89093.8      0.23     112.2       0.0                          
    0:01:50   89061.9      0.23     112.2       0.0                          
    0:01:50   89051.2      0.23     112.2       0.0                          
    0:01:50   89050.1      0.23     112.2       0.0                          
    0:01:50   89050.1      0.23     112.2       0.0                          
    0:01:50   89050.1      0.23     112.2       0.0                          
    0:01:51   88913.2      0.24     112.4       0.0                          
    0:01:51   88910.2      0.24     112.5       0.0                          
    0:01:51   88910.2      0.24     112.5       0.0                          
    0:01:51   88910.2      0.24     112.5       0.0                          
    0:01:51   88910.2      0.24     112.5       0.0                          
    0:01:51   88910.2      0.24     112.5       0.0                          
    0:01:51   88910.2      0.24     112.5       0.0                          
    0:01:51   88911.8      0.24     111.9       0.0 path/path/path/add_out_reg[37]/D
    0:01:51   88912.1      0.24     111.9       0.0 path/genblk1[3].path/path/add_out_reg[34]/D
    0:01:51   88916.1      0.23     111.4       0.0 path/path/path/add_out_reg[37]/D
    0:01:52   88926.5      0.23     111.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   88929.4      0.23     111.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:52   88936.6      0.23     110.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52   88942.2      0.23     110.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52   88948.0      0.23     110.6       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:52   88950.7      0.23     110.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:52   88955.7      0.23     110.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52   88960.2      0.23     110.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52   88960.0      0.23     110.3       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:01:52   88966.1      0.23     110.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:52   88966.1      0.23     110.3       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:53   88966.6      0.23     110.2       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:53   88968.2      0.23     110.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:53   88969.6      0.23     110.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:53   88969.6      0.23     110.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:53   88970.9      0.23     110.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:53   88971.7      0.23     110.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:53   88979.1      0.23     110.0       0.0 path/path/path/add_out_reg[37]/D
    0:01:53   88979.4      0.23     110.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:53   88981.8      0.23     110.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:53   88984.4      0.23     110.2       0.0 path/path/path/add_out_reg[37]/D
    0:01:53   88988.4      0.23     110.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:53   88990.6      0.23     110.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:53   88992.2      0.23     110.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   89000.9      0.23     110.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:54   89003.1      0.23     110.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:54   89003.1      0.23     110.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   89004.4      0.23     110.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:54   89010.0      0.23     110.0       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:01:54   89016.1      0.23     109.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   89009.5      0.23     109.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:54   89012.1      0.23     109.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54   89025.1      0.23     109.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:54   89028.1      0.23     109.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   89029.9      0.23     109.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:54   89024.9      0.23     109.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:55   89025.1      0.23     109.5       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:01:55   89025.1      0.23     109.4       0.0 path/path/path/add_out_reg[37]/D
    0:01:55   89030.5      0.23     109.4       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:01:55   89031.3      0.23     109.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55   89036.1      0.23     109.3       0.0 path/path/path/add_out_reg[37]/D
    0:01:55   89039.8      0.23     109.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55   89040.6      0.23     109.3       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:55   89041.4      0.23     109.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55   89050.1      0.23     109.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:55   89053.1      0.23     109.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   89053.6      0.23     109.1       0.0                          
    0:01:56   89048.8      0.23     109.1       0.0                          
    0:01:56   89030.2      0.23     109.1       0.0                          
    0:01:56   89008.4      0.23     109.0       0.0                          
    0:01:56   88981.8      0.23     109.0       0.0                          
    0:01:56   88952.5      0.23     109.0       0.0                          
    0:01:56   88923.3      0.23     109.0       0.0                          
    0:01:57   88880.4      0.23     109.0       0.0                          
    0:01:58   88825.6      0.23     109.0       0.0                          
    0:01:58   88780.7      0.23     108.9       0.0                          
    0:01:58   88736.5      0.23     108.9       0.0                          
    0:01:58   88707.0      0.23     108.9       0.0                          
    0:01:58   88695.8      0.23     108.8       0.0                          
    0:01:58   88675.9      0.23     108.8       0.0                          
    0:01:58   88661.8      0.23     108.8       0.0                          
    0:01:59   88657.0      0.23     108.7       0.0                          
    0:01:59   88655.9      0.23     108.7       0.0                          
    0:01:59   88652.2      0.23     108.7       0.0                          
    0:01:59   88644.2      0.23     108.7       0.0                          
    0:01:59   88461.5      0.23     108.7       0.0                          
    0:02:00   88268.4      0.23     108.7       0.0                          
    0:02:00   88072.1      0.23     108.7       0.0                          
    0:02:00   88061.2      0.23     108.6       0.0                          
    0:02:01   88059.0      0.23     108.6       0.0                          
    0:02:01   88056.4      0.23     108.6       0.0                          
    0:02:03   88054.2      0.23     108.6       0.0                          
    0:02:04   88041.5      0.23     108.6       0.0                          
    0:02:04   88035.6      0.23     108.6       0.0                          
    0:02:04   88031.1      0.23     108.6       0.0                          
    0:02:04   88025.8      0.23     108.6       0.0                          
    0:02:04   88023.9      0.23     108.6       0.0                          
    0:02:05   88022.3      0.23     108.6       0.0                          
    0:02:06   88021.5      0.23     108.6       0.0                          
    0:02:06   88021.0      0.23     108.6       0.0                          
    0:02:07   87982.4      0.24     109.9       0.0                          
    0:02:07   87981.6      0.24     110.0       0.0                          
    0:02:07   87981.6      0.24     110.0       0.0                          
    0:02:07   87981.6      0.24     110.0       0.0                          
    0:02:07   87981.6      0.24     110.0       0.0                          
    0:02:07   87981.6      0.24     110.0       0.0                          
    0:02:07   87981.6      0.24     110.0       0.0                          
    0:02:07   87985.6      0.23     109.1       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:07   87986.9      0.23     108.9       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:02:07   87994.9      0.23     108.7       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:07   88011.2      0.23     108.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:07   88014.3      0.23     108.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:07   88019.9      0.23     108.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:08   88021.5      0.23     108.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:08   88021.5      0.23     108.4       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:02:08   88021.5      0.23     108.4       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:02:08   88025.0      0.23     108.4       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:08   88028.2      0.23     108.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:08   88030.0      0.23     108.3       0.0 path/path/path/add_out_reg[37]/D
    0:02:08   88032.4      0.22     108.3       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:02:08   88033.8      0.22     108.2       0.0 path/path/path/add_out_reg[37]/D
    0:02:08   88035.4      0.22     108.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:08   88036.4      0.22     108.2       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:02:08   88037.5      0.22     108.2       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:08   88037.5      0.22     108.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:08   88037.5      0.22     108.1       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:09   88037.5      0.22     108.1       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:02:09   88037.5      0.22     108.1       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:02:09   88037.5      0.22     108.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:09   88037.8      0.22     108.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:09   88041.2      0.22     108.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:09   88041.2      0.22     108.1       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:02:09   88041.7      0.22     108.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:09   88044.1      0.22     108.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:09   88046.8      0.22     108.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:09   88047.6      0.22     107.9       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:09   88047.6      0.22     107.9       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:02:09   88047.6      0.22     107.9       0.0                          
    0:02:10   88046.5      0.22     107.8       0.0                          
    0:02:10   88049.5      0.22     107.7       0.0                          
    0:02:10   88050.5      0.22     107.7       0.0                          
    0:02:10   88052.1      0.22     107.6       0.0                          
    0:02:10   88052.6      0.22     107.6       0.0                          
    0:02:10   88063.8      0.22     107.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10   88064.6      0.22     107.6       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:02:10   88065.9      0.22     107.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:02:10   88066.5      0.22     107.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:10   88068.1      0.22     107.5       0.0 path/path/path/add_out_reg[37]/D
    0:02:10   88070.2      0.22     107.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:11   88071.0      0.22     107.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:11   88072.9      0.22     107.4       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:02:11   88073.9      0.22     107.5       0.0 path/path/path/add_out_reg[37]/D
    0:02:11   88075.5      0.22     107.4       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:11   88076.9      0.22     107.4       0.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:02:11   88080.6      0.22     107.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:11   88086.4      0.22     107.3       0.0 path/path/path/add_out_reg[37]/D
    0:02:11   88087.2      0.22     107.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:11   88091.8      0.22     107.2       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:02:11   88096.8      0.22     107.1       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:11   88101.1      0.22     107.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:11   88102.9      0.22     106.9       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:11   88101.1      0.22     106.9       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 8887 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:00:39 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              46344.914301
Buf/Inv area:                     6649.734046
Noncombinational area:           41756.146567
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88101.060868
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:00:44 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  28.2978 mW   (91%)
  Net Switching Power  =   2.7274 mW    (9%)
                         ---------
Total Dynamic Power    =  31.0252 mW  (100%)

Cell Leakage Power     =   1.7443 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.6582e+04          294.3876        6.9816e+05        2.7575e+04  (  84.15%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.7158e+03        2.4330e+03        1.0461e+06        5.1948e+03  (  15.85%)
--------------------------------------------------------------------------------------------------
Total          2.8298e+04 uW     2.7274e+03 uW     1.7443e+06 nW     3.2769e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:00:44 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/add_out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri[12]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[12] (memory_b20_SIZE12_LOGSIZE4_18)
                                                          0.00       0.21 f
  path/genblk1[3].path/Mat_a_Mem/data_out[12] (seqMemory_b20_SIZE12_18)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/in0[12] (mac_b20_g0_9)        0.00       0.21 f
  path/genblk1[3].path/path/mult_21/a[12] (mac_b20_g0_9_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/mult_21/U2200/Z (XOR2_X1)     0.07       0.29 f
  path/genblk1[3].path/path/mult_21/U2194/ZN (NAND2_X1)
                                                          0.04       0.32 r
  path/genblk1[3].path/path/mult_21/U1247/Z (BUF_X1)      0.05       0.37 r
  path/genblk1[3].path/path/mult_21/U1868/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[3].path/path/mult_21/U574/CO (FA_X1)       0.11       0.52 f
  path/genblk1[3].path/path/mult_21/U563/S (FA_X1)        0.15       0.66 r
  path/genblk1[3].path/path/mult_21/U561/CO (FA_X1)       0.07       0.73 r
  path/genblk1[3].path/path/mult_21/U552/S (FA_X1)        0.11       0.84 f
  path/genblk1[3].path/path/mult_21/U551/S (FA_X1)        0.14       0.99 r
  path/genblk1[3].path/path/mult_21/U1305/ZN (NOR2_X1)
                                                          0.03       1.02 f
  path/genblk1[3].path/path/mult_21/U1451/ZN (NOR2_X1)
                                                          0.04       1.06 r
  path/genblk1[3].path/path/mult_21/U2078/ZN (NAND2_X1)
                                                          0.03       1.09 f
  path/genblk1[3].path/path/mult_21/U2000/ZN (OAI21_X1)
                                                          0.05       1.15 r
  path/genblk1[3].path/path/mult_21/U1357/Z (BUF_X2)      0.05       1.20 r
  path/genblk1[3].path/path/mult_21/U2216/ZN (AOI21_X1)
                                                          0.04       1.24 f
  path/genblk1[3].path/path/mult_21/U1275/ZN (XNOR2_X1)
                                                          0.06       1.30 f
  path/genblk1[3].path/path/mult_21/product[27] (mac_b20_g0_9_DW_mult_tc_1)
                                                          0.00       1.30 f
  path/genblk1[3].path/path/add_27/A[27] (mac_b20_g0_9_DW01_add_1)
                                                          0.00       1.30 f
  path/genblk1[3].path/path/add_27/U749/ZN (NAND2_X1)     0.04       1.34 r
  path/genblk1[3].path/path/add_27/U818/ZN (OAI21_X1)     0.03       1.37 f
  path/genblk1[3].path/path/add_27/U813/ZN (AOI21_X1)     0.06       1.44 r
  path/genblk1[3].path/path/add_27/U826/ZN (OAI21_X1)     0.03       1.47 f
  path/genblk1[3].path/path/add_27/U838/ZN (AOI21_X1)     0.05       1.52 r
  path/genblk1[3].path/path/add_27/U816/ZN (OAI21_X1)     0.04       1.56 f
  path/genblk1[3].path/path/add_27/U460/Z (BUF_X1)        0.05       1.61 f
  path/genblk1[3].path/path/add_27/U834/ZN (AOI21_X1)     0.04       1.65 r
  path/genblk1[3].path/path/add_27/U467/ZN (XNOR2_X1)     0.06       1.72 r
  path/genblk1[3].path/path/add_27/SUM[33] (mac_b20_g0_9_DW01_add_1)
                                                          0.00       1.72 r
  path/genblk1[3].path/path/U23/ZN (INV_X1)               0.02       1.74 f
  path/genblk1[3].path/path/U24/ZN (NOR2_X1)              0.04       1.78 r
  path/genblk1[3].path/path/add_out_reg[33]/D (DFF_X2)
                                                          0.01       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/genblk1[3].path/path/add_out_reg[33]/CK (DFF_X2)
                                                          0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
