# AI-Based RTL Timing Prediction ğŸš€

## ğŸ“Œ Project Overview  
This project uses **Machine Learning (Random Forest & XGBoost)** to predict **combinational logic depth** in RTL designs, helping detect **timing violations early**.  
By estimating the logic depth **before synthesis**, this model helps **VLSI engineers and RTL designers** optimize their circuits and avoid expensive **re-design iterations**.  

## ğŸš€ Features  
âœ… Predicts **combinational depth** before synthesis  
âœ… Uses **Fan-In, Fan-Out, Gate Count** as features  
âœ… Supports **Random Forest (fast) & XGBoost (accurate)**  
âœ… **Saves hours of design time** by avoiding full synthesis runs  

---

## ğŸ›  **Environment Setup & Installation**  
### **1ï¸âƒ£ Clone the Repository**  
```bash
git clone https://github.com/your-username/AI_RTL_Timing_Prediction.git
cd AI_RTL_Timing_Prediction


