`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    input logic [1 : 1 'b0] id_3,
    input id_4,
    id_5,
    id_6
);
  id_7 id_8 (
      .id_1(~id_2),
      .id_7(id_5)
  );
  id_9 id_10 ();
  logic id_11 (
      .id_10(1),
      id_7[1'h0]
  );
endmodule
