Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Dec 18 12:21:27 2019
| Host         : Lenovo-Ideapad running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.901        0.000                      0                   12        0.262        0.000                      0                   12        3.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.901        0.000                      0                   12        0.262        0.000                      0                   12        3.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.578ns (76.247%)  route 0.492ns (23.753%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.629 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.629    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_6
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.001    10.381    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[9]/C
                         clock pessimism              0.122    10.504    
                         clock uncertainty           -0.035    10.468    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    10.530    design_1_i/counter_27_0/U0/count_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.464ns (74.862%)  route 0.492ns (25.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.515 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.515    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_6
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.890    10.271    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[5]/C
                         clock pessimism              0.122    10.393    
                         clock uncertainty           -0.035    10.358    
    SLICE_X113Y128       FDRE (Setup_fdre_C_D)        0.062    10.420    design_1_i/counter_27_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 1.557ns (76.003%)  route 0.492ns (23.997%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.608 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_4
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.001    10.381    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[11]/C
                         clock pessimism              0.122    10.504    
                         clock uncertainty           -0.035    10.468    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    10.530    design_1_i/counter_27_0/U0/count_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.443ns (74.589%)  route 0.492ns (25.411%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.494 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.494    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_4
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.890    10.271    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[7]/C
                         clock pessimism              0.122    10.393    
                         clock uncertainty           -0.035    10.358    
    SLICE_X113Y128       FDRE (Setup_fdre_C_D)        0.062    10.420    design_1_i/counter_27_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 1.483ns (75.104%)  route 0.492ns (24.896%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.534 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.534    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_5
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.001    10.381    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[10]/C
                         clock pessimism              0.122    10.504    
                         clock uncertainty           -0.035    10.468    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    10.530    design_1_i/counter_27_0/U0/count_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 1.369ns (73.579%)  route 0.492ns (26.421%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.420 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.420    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_5
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.890    10.271    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[6]/C
                         clock pessimism              0.122    10.393    
                         clock uncertainty           -0.035    10.358    
    SLICE_X113Y128       FDRE (Setup_fdre_C_D)        0.062    10.420    design_1_i/counter_27_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.467ns (74.901%)  route 0.492ns (25.099%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_0
    SLICE_X113Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.518 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.518    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_7
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.001    10.381    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[8]/C
                         clock pessimism              0.122    10.504    
                         clock uncertainty           -0.035    10.468    
    SLICE_X113Y129       FDRE (Setup_fdre_C_D)        0.062    10.530    design_1_i/counter_27_0/U0/count_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 1.353ns (73.350%)  route 0.492ns (26.650%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.181 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_0
    SLICE_X113Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.404 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.404    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_7
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.890    10.271    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[4]/C
                         clock pessimism              0.122    10.393    
                         clock uncertainty           -0.035    10.358    
    SLICE_X113Y128       FDRE (Setup_fdre_C_D)        0.062    10.420    design_1_i/counter_27_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.220ns (71.279%)  route 0.492ns (28.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     4.271 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.271    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_4
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.967    10.347    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[3]/C
                         clock pessimism              0.212    10.560    
                         clock uncertainty           -0.035    10.524    
    SLICE_X113Y127       FDRE (Setup_fdre_C_D)        0.062    10.586    design_1_i/counter_27_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 1.160ns (70.235%)  route 0.492ns (29.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          1.109     2.560    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456     3.016 r  design_1_i/counter_27_0/U0/count_sig_reg[1]/Q
                         net (fo=3, routed)           0.492     3.507    design_1_i/counter_27_0/U0/count[1]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     4.211 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.211    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_5
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.967    10.347    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[2]/C
                         clock pessimism              0.212    10.560    
                         clock uncertainty           -0.035    10.524    
    SLICE_X113Y127       FDRE (Setup_fdre_C_D)        0.062    10.586    design_1_i/counter_27_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  6.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.510     0.729    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     0.870 r  design_1_i/counter_27_0/U0/count_sig_reg[11]/Q
                         net (fo=3, routed)           0.118     0.988    design_1_i/counter_27_0/U0/count[11]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.096 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.096    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_4
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.589     0.995    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[11]/C
                         clock pessimism             -0.267     0.729    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.105     0.834    design_1_i/counter_27_0/U0/count_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.699    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.840 r  design_1_i/counter_27_0/U0/count_sig_reg[3]/Q
                         net (fo=2, routed)           0.119     0.959    design_1_i/counter_27_0/U0/count[3]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.067 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.067    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_4
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.550     0.956    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[3]/C
                         clock pessimism             -0.258     0.699    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.105     0.804    design_1_i/counter_27_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.459     0.678    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141     0.819 r  design_1_i/counter_27_0/U0/count_sig_reg[7]/Q
                         net (fo=2, routed)           0.120     0.940    design_1_i/counter_27_0/U0/count[7]
    SLICE_X113Y128       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.048 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_4
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.525     0.932    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[7]/C
                         clock pessimism             -0.254     0.678    
    SLICE_X113Y128       FDRE (Hold_fdre_C_D)         0.105     0.783    design_1_i/counter_27_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.699    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.840 r  design_1_i/counter_27_0/U0/count_sig_reg[2]/Q
                         net (fo=2, routed)           0.120     0.960    design_1_i/counter_27_0/U0/count[2]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.071 r  design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    design_1_i/counter_27_0/U0/count_sig_reg[3]_i_1_n_5
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.550     0.956    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y127       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[2]/C
                         clock pessimism             -0.258     0.699    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.105     0.804    design_1_i/counter_27_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.459     0.678    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141     0.819 r  design_1_i/counter_27_0/U0/count_sig_reg[4]/Q
                         net (fo=3, routed)           0.117     0.937    design_1_i/counter_27_0/U0/count[4]
    SLICE_X113Y128       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.052 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.052    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_7
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.525     0.932    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[4]/C
                         clock pessimism             -0.254     0.678    
    SLICE_X113Y128       FDRE (Hold_fdre_C_D)         0.105     0.783    design_1_i/counter_27_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.510     0.729    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     0.870 r  design_1_i/counter_27_0/U0/count_sig_reg[8]/Q
                         net (fo=3, routed)           0.117     0.987    design_1_i/counter_27_0/U0/count[8]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.102 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.102    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_7
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.589     0.995    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[8]/C
                         clock pessimism             -0.267     0.729    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.105     0.834    design_1_i/counter_27_0/U0/count_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.459     0.678    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141     0.819 r  design_1_i/counter_27_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.122     0.941    design_1_i/counter_27_0/U0/count[6]
    SLICE_X113Y128       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.052 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.052    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_5
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.525     0.932    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[6]/C
                         clock pessimism             -0.254     0.678    
    SLICE_X113Y128       FDRE (Hold_fdre_C_D)         0.105     0.783    design_1_i/counter_27_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.510     0.729    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     0.870 r  design_1_i/counter_27_0/U0/count_sig_reg[10]/Q
                         net (fo=2, routed)           0.122     0.991    design_1_i/counter_27_0/U0/count[10]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.102 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.102    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_5
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.589     0.995    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[10]/C
                         clock pessimism             -0.267     0.729    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.105     0.834    design_1_i/counter_27_0/U0/count_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.459     0.678    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141     0.819 r  design_1_i/counter_27_0/U0/count_sig_reg[4]/Q
                         net (fo=3, routed)           0.117     0.937    design_1_i/counter_27_0/U0/count[4]
    SLICE_X113Y128       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.088 r  design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.088    design_1_i/counter_27_0/U0/count_sig_reg[7]_i_1_n_6
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.525     0.932    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y128       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[5]/C
                         clock pessimism             -0.254     0.678    
    SLICE_X113Y128       FDRE (Hold_fdre_C_D)         0.105     0.783    design_1_i/counter_27_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/counter_27_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/counter_27_0/U0/count_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.510     0.729    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     0.870 r  design_1_i/counter_27_0/U0/count_sig_reg[8]/Q
                         net (fo=3, routed)           0.117     0.987    design_1_i/counter_27_0/U0/count[8]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.138 r  design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.138    design_1_i/counter_27_0/U0/count_sig_reg[11]_i_1_n_6
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_0_IBUF_inst/O
                         net (fo=12, routed)          0.589     0.995    design_1_i/counter_27_0/U0/clk_in
    SLICE_X113Y129       FDRE                                         r  design_1_i/counter_27_0/U0/count_sig_reg[9]/C
                         clock pessimism             -0.267     0.729    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.105     0.834    design_1_i/counter_27_0/U0/count_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y129  design_1_i/counter_27_0/U0/count_sig_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y129  design_1_i/counter_27_0/U0/count_sig_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y128  design_1_i/counter_27_0/U0/count_sig_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  design_1_i/counter_27_0/U0/count_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  design_1_i/counter_27_0/U0/count_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  design_1_i/counter_27_0/U0/count_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y129  design_1_i/counter_27_0/U0/count_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y127  design_1_i/counter_27_0/U0/count_sig_reg[2]/C



