<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p701" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_701{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_701{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_701{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_701{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_701{left:70px;bottom:1083px;letter-spacing:0.15px;}
#t6_701{left:360px;bottom:892px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_701{left:70px;bottom:806px;letter-spacing:0.13px;}
#t8_701{left:70px;bottom:785px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t9_701{left:70px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_701{left:70px;bottom:752px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#tb_701{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_701{left:70px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_701{left:70px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_701{left:70px;bottom:658px;letter-spacing:0.13px;}
#tf_701{left:70px;bottom:635px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_701{left:70px;bottom:617px;letter-spacing:-0.12px;}
#th_701{left:70px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_701{left:70px;bottom:580px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_701{left:91px;bottom:562px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tk_701{left:70px;bottom:544px;letter-spacing:-0.15px;}
#tl_701{left:91px;bottom:525px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tm_701{left:70px;bottom:507px;letter-spacing:-0.16px;}
#tn_701{left:70px;bottom:489px;letter-spacing:-0.12px;}
#to_701{left:70px;bottom:452px;letter-spacing:0.13px;word-spacing:0.02px;}
#tp_701{left:70px;bottom:431px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tq_701{left:70px;bottom:414px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#tr_701{left:70px;bottom:377px;letter-spacing:0.13px;word-spacing:-0.08px;}
#ts_701{left:70px;bottom:354px;letter-spacing:-0.12px;}
#tt_701{left:70px;bottom:336px;letter-spacing:-0.12px;}
#tu_701{left:70px;bottom:299px;letter-spacing:0.12px;word-spacing:0.03px;}
#tv_701{left:70px;bottom:278px;letter-spacing:-0.16px;}
#tw_701{left:70px;bottom:241px;letter-spacing:0.13px;word-spacing:0.02px;}
#tx_701{left:70px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_701{left:75px;bottom:1065px;letter-spacing:-0.13px;}
#tz_701{left:263px;bottom:1065px;letter-spacing:-0.11px;}
#t10_701{left:263px;bottom:1048px;letter-spacing:-0.18px;}
#t11_701{left:304px;bottom:1065px;letter-spacing:-0.14px;}
#t12_701{left:304px;bottom:1048px;letter-spacing:-0.08px;}
#t13_701{left:304px;bottom:1031px;letter-spacing:-0.18px;}
#t14_701{left:364px;bottom:1065px;letter-spacing:-0.12px;}
#t15_701{left:364px;bottom:1048px;letter-spacing:-0.12px;}
#t16_701{left:364px;bottom:1031px;letter-spacing:-0.12px;}
#t17_701{left:432px;bottom:1065px;letter-spacing:-0.12px;}
#t18_701{left:75px;bottom:1008px;letter-spacing:-0.13px;}
#t19_701{left:75px;bottom:991px;letter-spacing:-0.12px;}
#t1a_701{left:263px;bottom:1008px;letter-spacing:-0.17px;}
#t1b_701{left:304px;bottom:1008px;letter-spacing:-0.13px;}
#t1c_701{left:364px;bottom:1008px;letter-spacing:-0.14px;}
#t1d_701{left:432px;bottom:1008px;letter-spacing:-0.11px;}
#t1e_701{left:75px;bottom:969px;letter-spacing:-0.13px;}
#t1f_701{left:75px;bottom:952px;letter-spacing:-0.12px;}
#t1g_701{left:263px;bottom:969px;letter-spacing:-0.18px;}
#t1h_701{left:304px;bottom:969px;letter-spacing:-0.11px;}
#t1i_701{left:364px;bottom:969px;letter-spacing:-0.15px;}
#t1j_701{left:432px;bottom:969px;letter-spacing:-0.11px;}
#t1k_701{left:87px;bottom:871px;letter-spacing:-0.15px;}
#t1l_701{left:195px;bottom:871px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1m_701{left:372px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1n_701{left:550px;bottom:871px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1o_701{left:728px;bottom:871px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1p_701{left:96px;bottom:846px;letter-spacing:-0.19px;}
#t1q_701{left:189px;bottom:846px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_701{left:363px;bottom:846px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_701{left:571px;bottom:846px;letter-spacing:-0.17px;}
#t1t_701{left:749px;bottom:846px;letter-spacing:-0.15px;}

.s1_701{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_701{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_701{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_701{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_701{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_701{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_701{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts701" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg701Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg701" style="-webkit-user-select: none;"><object width="935" height="1210" data="701/701.svg" type="image/svg+xml" id="pdf701" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_701" class="t s1_701">BLSI—Extract Lowest Set Isolated Bit </span>
<span id="t2_701" class="t s2_701">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_701" class="t s1_701">Vol. 2A </span><span id="t4_701" class="t s1_701">3-105 </span>
<span id="t5_701" class="t s3_701">BLSI—Extract Lowest Set Isolated Bit </span>
<span id="t6_701" class="t s4_701">Instruction Operand Encoding </span>
<span id="t7_701" class="t s4_701">Description </span>
<span id="t8_701" class="t s5_701">Extracts the lowest set bit from the source operand and set the corresponding bit in the destination register. All </span>
<span id="t9_701" class="t s5_701">other bits in the destination operand are zeroed. If no bits are set in the source operand, BLSI sets all the bits in </span>
<span id="ta_701" class="t s5_701">the destination to 0 and sets ZF and CF. </span>
<span id="tb_701" class="t s5_701">This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in </span>
<span id="tc_701" class="t s5_701">64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An </span>
<span id="td_701" class="t s5_701">attempt to execute this instruction with VEX.L not equal to 0 will cause #UD. </span>
<span id="te_701" class="t s4_701">Operation </span>
<span id="tf_701" class="t s6_701">temp := (-SRC) bitwiseAND (SRC); </span>
<span id="tg_701" class="t s6_701">SF := temp[OperandSize -1]; </span>
<span id="th_701" class="t s6_701">ZF := (temp = 0); </span>
<span id="ti_701" class="t s6_701">IF SRC = 0 </span>
<span id="tj_701" class="t s6_701">CF := 0; </span>
<span id="tk_701" class="t s6_701">ELSE </span>
<span id="tl_701" class="t s6_701">CF := 1; </span>
<span id="tm_701" class="t s6_701">FI </span>
<span id="tn_701" class="t s6_701">DEST := temp; </span>
<span id="to_701" class="t s4_701">Flags Affected </span>
<span id="tp_701" class="t s5_701">ZF and SF are updated based on the result. CF is set if the source is not zero. OF flags are cleared. AF and PF </span>
<span id="tq_701" class="t s5_701">flags are undefined. </span>
<span id="tr_701" class="t s4_701">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="ts_701" class="t s6_701">BLSI unsigned __int32 _blsi_u32(unsigned __int32 src); </span>
<span id="tt_701" class="t s6_701">BLSI unsigned __int64 _blsi_u64(unsigned __int64 src); </span>
<span id="tu_701" class="t s4_701">SIMD Floating-Point Exceptions </span>
<span id="tv_701" class="t s5_701">None. </span>
<span id="tw_701" class="t s4_701">Other Exceptions </span>
<span id="tx_701" class="t s5_701">See Table 2-29, “Type 13 Class Exception Conditions.” </span>
<span id="ty_701" class="t s7_701">Opcode/Instruction </span><span id="tz_701" class="t s7_701">Op/ </span>
<span id="t10_701" class="t s7_701">En </span>
<span id="t11_701" class="t s7_701">64/32- </span>
<span id="t12_701" class="t s7_701">bit </span>
<span id="t13_701" class="t s7_701">Mode </span>
<span id="t14_701" class="t s7_701">CPUID </span>
<span id="t15_701" class="t s7_701">Feature </span>
<span id="t16_701" class="t s7_701">Flag </span>
<span id="t17_701" class="t s7_701">Description </span>
<span id="t18_701" class="t s6_701">VEX.LZ.0F38.W0 F3 /3 </span>
<span id="t19_701" class="t s6_701">BLSI r32, r/m32 </span>
<span id="t1a_701" class="t s6_701">VM </span><span id="t1b_701" class="t s6_701">V/V </span><span id="t1c_701" class="t s6_701">BMI1 </span><span id="t1d_701" class="t s6_701">Extract lowest set bit from r/m32 and set that bit in r32. </span>
<span id="t1e_701" class="t s6_701">VEX.LZ.0F38.W1 F3 /3 </span>
<span id="t1f_701" class="t s6_701">BLSI r64, r/m64 </span>
<span id="t1g_701" class="t s6_701">VM </span><span id="t1h_701" class="t s6_701">V/N.E. </span><span id="t1i_701" class="t s6_701">BMI1 </span><span id="t1j_701" class="t s6_701">Extract lowest set bit from r/m64, and set that bit in r64. </span>
<span id="t1k_701" class="t s7_701">Op/En </span><span id="t1l_701" class="t s7_701">Operand 1 </span><span id="t1m_701" class="t s7_701">Operand 2 </span><span id="t1n_701" class="t s7_701">Operand 3 </span><span id="t1o_701" class="t s7_701">Operand 4 </span>
<span id="t1p_701" class="t s6_701">VM </span><span id="t1q_701" class="t s6_701">VEX.vvvv (w) </span><span id="t1r_701" class="t s6_701">ModRM:r/m (r) </span><span id="t1s_701" class="t s6_701">N/A </span><span id="t1t_701" class="t s6_701">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
