Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov 24 12:17:09 2023
| Host         : yoda running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_mini_top_timing_summary_routed.rpt -pb soc_mini_top_timing_summary_routed.pb -rpx soc_mini_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_mini_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.008        0.000                      0                  814        0.128        0.000                      0                  814        3.000        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk_clk_pll         8.008        0.000                      0                  814        0.128        0.000                      0                  814        8.750        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.944ns  (logic 3.536ns (29.607%)  route 8.408ns (70.393%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 18.156 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.889     2.099    cpu/u_regfile/bbstub_spo[30]
    SLICE_X153Y129       LUT5 (Prop_lut5_I1_O)        0.124     2.223 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          2.213     4.436    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA0
    SLICE_X154Y136       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.586 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.360     5.946    cpu/u_regfile/rdata20[24]
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.328     6.274 r  cpu/u_regfile/rj_eq_rd_carry__1_i_11/O
                         net (fo=1, routed)           0.825     7.098    cpu/u_regfile/conf_wdata[24]
    SLICE_X160Y134       LUT6 (Prop_lut6_I1_O)        0.124     7.222 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.222    cpu/u_regfile_n_31
    SLICE_X160Y134       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.758 r  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.765     8.523    cpu/u_regfile/CO[0]
    SLICE_X153Y130       LUT4 (Prop_lut4_I0_O)        0.313     8.836 r  cpu/u_regfile/pc[2]_i_4/O
                         net (fo=1, routed)           0.000     8.836    cpu/u_regfile/pc[2]_i_4_n_0
    SLICE_X153Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.386 r  cpu/u_regfile/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/u_regfile/pc_reg[2]_i_1_n_0
    SLICE_X153Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.720 r  cpu/u_regfile/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.720    cpu/u_regfile_n_67
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    18.156    cpu/cpu_clk
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[6]/C
                         clock pessimism             -0.403    17.753    
                         clock uncertainty           -0.087    17.666    
    SLICE_X153Y131       FDRE (Setup_fdre_C_D)        0.062    17.728    cpu/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.833ns  (logic 3.425ns (28.947%)  route 8.408ns (71.053%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 18.156 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.889     2.099    cpu/u_regfile/bbstub_spo[30]
    SLICE_X153Y129       LUT5 (Prop_lut5_I1_O)        0.124     2.223 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          2.213     4.436    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA0
    SLICE_X154Y136       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.586 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.360     5.946    cpu/u_regfile/rdata20[24]
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.328     6.274 r  cpu/u_regfile/rj_eq_rd_carry__1_i_11/O
                         net (fo=1, routed)           0.825     7.098    cpu/u_regfile/conf_wdata[24]
    SLICE_X160Y134       LUT6 (Prop_lut6_I1_O)        0.124     7.222 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.222    cpu/u_regfile_n_31
    SLICE_X160Y134       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.758 r  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.765     8.523    cpu/u_regfile/CO[0]
    SLICE_X153Y130       LUT4 (Prop_lut4_I0_O)        0.313     8.836 r  cpu/u_regfile/pc[2]_i_4/O
                         net (fo=1, routed)           0.000     8.836    cpu/u_regfile/pc[2]_i_4_n_0
    SLICE_X153Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.386 r  cpu/u_regfile/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/u_regfile/pc_reg[2]_i_1_n_0
    SLICE_X153Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.609 r  cpu/u_regfile/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.609    cpu/u_regfile_n_68
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    18.156    cpu/cpu_clk
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[5]/C
                         clock pessimism             -0.403    17.753    
                         clock uncertainty           -0.087    17.666    
    SLICE_X153Y131       FDRE (Setup_fdre_C_D)        0.062    17.728    cpu/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.700ns  (logic 3.292ns (28.139%)  route 8.408ns (71.861%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 18.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.889     2.099    cpu/u_regfile/bbstub_spo[30]
    SLICE_X153Y129       LUT5 (Prop_lut5_I1_O)        0.124     2.223 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          2.213     4.436    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA0
    SLICE_X154Y136       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.586 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.360     5.946    cpu/u_regfile/rdata20[24]
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.328     6.274 r  cpu/u_regfile/rj_eq_rd_carry__1_i_11/O
                         net (fo=1, routed)           0.825     7.098    cpu/u_regfile/conf_wdata[24]
    SLICE_X160Y134       LUT6 (Prop_lut6_I1_O)        0.124     7.222 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.222    cpu/u_regfile_n_31
    SLICE_X160Y134       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.758 r  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.765     8.523    cpu/u_regfile/CO[0]
    SLICE_X153Y130       LUT4 (Prop_lut4_I0_O)        0.313     8.836 r  cpu/u_regfile/pc[2]_i_4/O
                         net (fo=1, routed)           0.000     8.836    cpu/u_regfile/pc[2]_i_4_n_0
    SLICE_X153Y130       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.476 r  cpu/u_regfile/pc_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.476    cpu/u_regfile_n_64
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.625    18.155    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[4]/C
                         clock pessimism             -0.379    17.776    
                         clock uncertainty           -0.087    17.689    
    SLICE_X153Y130       FDRE (Setup_fdre_C_D)        0.062    17.751    cpu/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.640ns  (logic 3.232ns (27.769%)  route 8.408ns (72.231%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 18.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.889     2.099    cpu/u_regfile/bbstub_spo[30]
    SLICE_X153Y129       LUT5 (Prop_lut5_I1_O)        0.124     2.223 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          2.213     4.436    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA0
    SLICE_X154Y136       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.586 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.360     5.946    cpu/u_regfile/rdata20[24]
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.328     6.274 r  cpu/u_regfile/rj_eq_rd_carry__1_i_11/O
                         net (fo=1, routed)           0.825     7.098    cpu/u_regfile/conf_wdata[24]
    SLICE_X160Y134       LUT6 (Prop_lut6_I1_O)        0.124     7.222 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.222    cpu/u_regfile_n_31
    SLICE_X160Y134       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.758 r  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.765     8.523    cpu/u_regfile/CO[0]
    SLICE_X153Y130       LUT4 (Prop_lut4_I0_O)        0.313     8.836 r  cpu/u_regfile/pc[2]_i_4/O
                         net (fo=1, routed)           0.000     8.836    cpu/u_regfile/pc[2]_i_4_n_0
    SLICE_X153Y130       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.416 r  cpu/u_regfile/pc_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.416    cpu/u_regfile_n_65
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.625    18.155    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[3]/C
                         clock pessimism             -0.379    17.776    
                         clock uncertainty           -0.087    17.689    
    SLICE_X153Y130       FDRE (Setup_fdre_C_D)        0.062    17.751    cpu/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        10.875ns  (logic 3.330ns (30.625%)  route 7.544ns (69.375%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 18.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.079     2.289    cpu/u_regfile/bbstub_spo[30]
    SLICE_X151Y131       LUT5 (Prop_lut5_I1_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=63, routed)          1.634     4.047    cpu/rf_raddr2[3]
    SLICE_X159Y131       LUT5 (Prop_lut5_I0_O)        0.124     4.171 r  cpu/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.879     5.049    cpu/u_regfile/alu_result_carry__2_0
    SLICE_X155Y130       LUT6 (Prop_lut6_I2_O)        0.124     5.173 r  cpu/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000     5.173    cpu/u_regfile_n_71
    SLICE_X155Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  cpu/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    cpu/alu_result_carry_n_0
    SLICE_X155Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    cpu/alu_result_carry__0_n_0
    SLICE_X155Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    cpu/alu_result_carry__1_n_0
    SLICE_X155Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.065    cpu/alu_result_carry__2_n_0
    SLICE_X155Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.179    cpu/alu_result_carry__3_n_0
    SLICE_X155Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.293    cpu/alu_result_carry__4_n_0
    SLICE_X155Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.407    cpu/alu_result_carry__5_n_0
    SLICE_X155Y137       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.720 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.962     7.682    cpu/u_regfile/alu_result[31]
    SLICE_X153Y134       LUT2 (Prop_lut2_I0_O)        0.334     8.016 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=4, routed)           0.635     8.651    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/D
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.630    18.160    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/WCLK
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.403    17.757    
                         clock uncertainty           -0.087    17.670    
    SLICE_X152Y134       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.460    17.210    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         17.210    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.589ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        10.875ns  (logic 3.330ns (30.625%)  route 7.544ns (69.375%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 18.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.079     2.289    cpu/u_regfile/bbstub_spo[30]
    SLICE_X151Y131       LUT5 (Prop_lut5_I1_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=63, routed)          1.634     4.047    cpu/rf_raddr2[3]
    SLICE_X159Y131       LUT5 (Prop_lut5_I0_O)        0.124     4.171 r  cpu/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.879     5.049    cpu/u_regfile/alu_result_carry__2_0
    SLICE_X155Y130       LUT6 (Prop_lut6_I2_O)        0.124     5.173 r  cpu/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000     5.173    cpu/u_regfile_n_71
    SLICE_X155Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  cpu/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    cpu/alu_result_carry_n_0
    SLICE_X155Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    cpu/alu_result_carry__0_n_0
    SLICE_X155Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    cpu/alu_result_carry__1_n_0
    SLICE_X155Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.065    cpu/alu_result_carry__2_n_0
    SLICE_X155Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.179    cpu/alu_result_carry__3_n_0
    SLICE_X155Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.293    cpu/alu_result_carry__4_n_0
    SLICE_X155Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.407    cpu/alu_result_carry__5_n_0
    SLICE_X155Y137       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.720 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.962     7.682    cpu/u_regfile/alu_result[31]
    SLICE_X153Y134       LUT2 (Prop_lut2_I0_O)        0.334     8.016 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=4, routed)           0.635     8.651    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/D
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.630    18.160    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/WCLK
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.403    17.757    
                         clock uncertainty           -0.087    17.670    
    SLICE_X152Y134       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    17.240    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  8.589    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 3.330ns (30.655%)  route 7.534ns (69.345%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 18.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.079     2.289    cpu/u_regfile/bbstub_spo[30]
    SLICE_X151Y131       LUT5 (Prop_lut5_I1_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=63, routed)          1.634     4.047    cpu/rf_raddr2[3]
    SLICE_X159Y131       LUT5 (Prop_lut5_I0_O)        0.124     4.171 r  cpu/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.879     5.049    cpu/u_regfile/alu_result_carry__2_0
    SLICE_X155Y130       LUT6 (Prop_lut6_I2_O)        0.124     5.173 r  cpu/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000     5.173    cpu/u_regfile_n_71
    SLICE_X155Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  cpu/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    cpu/alu_result_carry_n_0
    SLICE_X155Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    cpu/alu_result_carry__0_n_0
    SLICE_X155Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    cpu/alu_result_carry__1_n_0
    SLICE_X155Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.065    cpu/alu_result_carry__2_n_0
    SLICE_X155Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.179    cpu/alu_result_carry__3_n_0
    SLICE_X155Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.293    cpu/alu_result_carry__4_n_0
    SLICE_X155Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.407    cpu/alu_result_carry__5_n_0
    SLICE_X155Y137       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.720 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.962     7.682    cpu/u_regfile/alu_result[31]
    SLICE_X153Y134       LUT2 (Prop_lut2_I0_O)        0.334     8.016 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=4, routed)           0.624     8.640    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.630    18.160    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.403    17.757    
                         clock uncertainty           -0.087    17.670    
    SLICE_X152Y134       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.440    17.230    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.287ns  (logic 2.879ns (25.510%)  route 8.408ns (74.490%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 18.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.889     2.099    cpu/u_regfile/bbstub_spo[30]
    SLICE_X153Y129       LUT5 (Prop_lut5_I1_O)        0.124     2.223 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=63, routed)          2.213     4.436    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA0
    SLICE_X154Y136       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.586 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           1.360     5.946    cpu/u_regfile/rdata20[24]
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.328     6.274 r  cpu/u_regfile/rj_eq_rd_carry__1_i_11/O
                         net (fo=1, routed)           0.825     7.098    cpu/u_regfile/conf_wdata[24]
    SLICE_X160Y134       LUT6 (Prop_lut6_I1_O)        0.124     7.222 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.222    cpu/u_regfile_n_31
    SLICE_X160Y134       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.758 r  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.765     8.523    cpu/u_regfile/CO[0]
    SLICE_X153Y130       LUT4 (Prop_lut4_I0_O)        0.313     8.836 r  cpu/u_regfile/pc[2]_i_4/O
                         net (fo=1, routed)           0.000     8.836    cpu/u_regfile/pc[2]_i_4_n_0
    SLICE_X153Y130       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.063 r  cpu/u_regfile/pc_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.063    cpu/u_regfile_n_66
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.625    18.155    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
                         clock pessimism             -0.379    17.776    
                         clock uncertainty           -0.087    17.689    
    SLICE_X153Y130       FDRE (Setup_fdre_C_D)        0.062    17.751    cpu/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 3.330ns (30.655%)  route 7.534ns (69.345%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 18.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.079     2.289    cpu/u_regfile/bbstub_spo[30]
    SLICE_X151Y131       LUT5 (Prop_lut5_I1_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=63, routed)          1.634     4.047    cpu/rf_raddr2[3]
    SLICE_X159Y131       LUT5 (Prop_lut5_I0_O)        0.124     4.171 r  cpu/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.879     5.049    cpu/u_regfile/alu_result_carry__2_0
    SLICE_X155Y130       LUT6 (Prop_lut6_I2_O)        0.124     5.173 r  cpu/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000     5.173    cpu/u_regfile_n_71
    SLICE_X155Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  cpu/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    cpu/alu_result_carry_n_0
    SLICE_X155Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    cpu/alu_result_carry__0_n_0
    SLICE_X155Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    cpu/alu_result_carry__1_n_0
    SLICE_X155Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.065    cpu/alu_result_carry__2_n_0
    SLICE_X155Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.179    cpu/alu_result_carry__3_n_0
    SLICE_X155Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.293    cpu/alu_result_carry__4_n_0
    SLICE_X155Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.407    cpu/alu_result_carry__5_n_0
    SLICE_X155Y137       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.720 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.962     7.682    cpu/u_regfile/alu_result[31]
    SLICE_X153Y134       LUT2 (Prop_lut2_I0_O)        0.334     8.016 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=4, routed)           0.624     8.640    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.630    18.160    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X152Y134       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.403    17.757    
                         clock uncertainty           -0.087    17.670    
    SLICE_X152Y134       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    17.457    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         17.457    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 3.218ns (30.344%)  route 7.388ns (69.656%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.224ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.744    -2.224    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.456    -1.768 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.372    -0.395    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/A0
    SLICE_X150Y130       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.497     0.102 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/O
                         net (fo=2, routed)           0.984     1.086    cpu/u_regfile/spo[26]
    SLICE_X153Y128       LUT5 (Prop_lut5_I1_O)        0.124     1.210 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.079     2.289    cpu/u_regfile/bbstub_spo[30]
    SLICE_X151Y131       LUT5 (Prop_lut5_I1_O)        0.124     2.413 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=63, routed)          1.634     4.047    cpu/rf_raddr2[3]
    SLICE_X159Y131       LUT5 (Prop_lut5_I0_O)        0.124     4.171 r  cpu/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.879     5.049    cpu/u_regfile/alu_result_carry__2_0
    SLICE_X155Y130       LUT6 (Prop_lut6_I2_O)        0.124     5.173 r  cpu/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000     5.173    cpu/u_regfile_n_71
    SLICE_X155Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  cpu/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    cpu/alu_result_carry_n_0
    SLICE_X155Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  cpu/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    cpu/alu_result_carry__0_n_0
    SLICE_X155Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  cpu/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    cpu/alu_result_carry__1_n_0
    SLICE_X155Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.065    cpu/alu_result_carry__2_n_0
    SLICE_X155Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.179    cpu/alu_result_carry__3_n_0
    SLICE_X155Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.293    cpu/alu_result_carry__4_n_0
    SLICE_X155Y136       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.606 r  cpu/alu_result_carry__5/O[3]
                         net (fo=1, routed)           0.808     7.414    cpu/u_regfile/alu_result[27]
    SLICE_X153Y136       LUT2 (Prop_lut2_I0_O)        0.336     7.750 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.632     8.382    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X152Y136       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X152Y136       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.403    17.758    
                         clock uncertainty           -0.087    17.671    
    SLICE_X152Y136       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    17.240    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  8.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.110%)  route 0.312ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.613    -0.507    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.312    -0.054    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/A0
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.225    -0.492    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.182    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.110%)  route 0.312ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.613    -0.507    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.312    -0.054    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/A0
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.225    -0.492    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.182    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.110%)  route 0.312ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.613    -0.507    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.312    -0.054    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/A0
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.225    -0.492    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.182    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.110%)  route 0.312ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.613    -0.507    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.312    -0.054    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/A0
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.225    -0.492    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.182    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.139%)  route 0.202ns (58.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.614    -0.506    cpu/cpu_clk
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.202    -0.163    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/A4
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.226    -0.493    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.139%)  route 0.202ns (58.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.614    -0.506    cpu/cpu_clk
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.202    -0.163    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/A4
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.226    -0.493    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.139%)  route 0.202ns (58.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.614    -0.506    cpu/cpu_clk
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.202    -0.163    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/A4
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.226    -0.493    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.139%)  route 0.202ns (58.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.614    -0.506    cpu/cpu_clk
    SLICE_X153Y131       FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.202    -0.163    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/A4
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.226    -0.493    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.293    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.011%)  route 0.314ns (68.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.613    -0.507    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.314    -0.052    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/A1
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.225    -0.492    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.011%)  route 0.314ns (68.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.613    -0.507    cpu/cpu_clk
    SLICE_X153Y130       FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.314    -0.052    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/A1
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.884    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/WCLK
    SLICE_X152Y131       RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.225    -0.492    
    SLICE_X152Y131       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X162Y129  cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X153Y130  cpu/pc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X153Y130  cpu/pc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X153Y130  cpu/pc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X153Y131  cpu/pc_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X153Y131  cpu/pc_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X157Y134  u_confreg/led_data_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X161Y133  u_confreg/led_data_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X154Y130  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.629ns  (logic 3.975ns (31.479%)  route 8.653ns (68.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.823    -2.145    u_confreg/cpu_clk
    SLICE_X157Y134       FDRE                                         r  u_confreg/led_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y134       FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[1]/Q
                         net (fo=1, routed)           8.653     6.964    led_OBUF[1]
    J21                  OBUF (Prop_obuf_I_O)         3.519    10.484 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.484    led[1]
    J21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.611ns  (logic 3.967ns (31.453%)  route 8.645ns (68.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.823    -2.145    u_confreg/cpu_clk
    SLICE_X156Y134       FDRE                                         r  u_confreg/led_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[3]/Q
                         net (fo=1, routed)           8.645     6.956    led_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.511    10.467 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.467    led[3]
    J19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.571ns  (logic 3.998ns (37.822%)  route 6.573ns (62.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.823    -2.145    u_confreg/cpu_clk
    SLICE_X156Y134       FDRE                                         r  u_confreg/led_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[2]/Q
                         net (fo=1, routed)           6.573     4.884    led_OBUF[2]
    H23                  OBUF (Prop_obuf_I_O)         3.542     8.426 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.426    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.233ns  (logic 3.996ns (39.050%)  route 6.237ns (60.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.823    -2.145    u_confreg/cpu_clk
    SLICE_X156Y134       FDRE                                         r  u_confreg/led_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[6]/Q
                         net (fo=1, routed)           6.237     4.548    led_OBUF[6]
    J23                  OBUF (Prop_obuf_I_O)         3.540     8.088 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.088    led[6]
    J23                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.949ns  (logic 3.989ns (40.089%)  route 5.961ns (59.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.823    -2.145    u_confreg/cpu_clk
    SLICE_X157Y134       FDRE                                         r  u_confreg/led_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y134       FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[0]/Q
                         net (fo=1, routed)           5.961     4.272    led_OBUF[0]
    K23                  OBUF (Prop_obuf_I_O)         3.533     7.804 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.804    led[0]
    K23                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.017ns (40.615%)  route 5.874ns (59.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.823    -2.145    u_confreg/cpu_clk
    SLICE_X156Y134       FDRE                                         r  u_confreg/led_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[5]/Q
                         net (fo=1, routed)           5.874     4.185    led_OBUF[5]
    J26                  OBUF (Prop_obuf_I_O)         3.561     7.746 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.746    led[5]
    J26                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 3.957ns (49.522%)  route 4.034ns (50.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.824    -2.144    u_confreg/cpu_clk
    SLICE_X161Y133       FDRE                                         r  u_confreg/led_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -1.688 r  u_confreg/led_data_reg[7]/Q
                         net (fo=1, routed)           4.034     2.346    led_OBUF[7]
    J8                   OBUF (Prop_obuf_I_O)         3.501     5.847 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.847    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.043ns (52.503%)  route 3.657ns (47.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.824    -2.144    u_confreg/cpu_clk
    SLICE_X162Y133       FDRE                                         r  u_confreg/led_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518    -1.626 r  u_confreg/led_data_reg[15]/Q
                         net (fo=1, routed)           3.657     2.032    led_OBUF[15]
    H7                   OBUF (Prop_obuf_I_O)         3.525     5.556 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.556    led[15]
    H7                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 3.981ns (51.780%)  route 3.708ns (48.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.823    -2.145    u_confreg/cpu_clk
    SLICE_X161Y132       FDRE                                         r  u_confreg/led_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.456    -1.689 r  u_confreg/led_data_reg[9]/Q
                         net (fo=1, routed)           3.708     2.019    led_OBUF[9]
    G8                   OBUF (Prop_obuf_I_O)         3.525     5.544 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.544    led[9]
    G8                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 3.999ns (53.376%)  route 3.493ns (46.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.824    -2.144    u_confreg/cpu_clk
    SLICE_X161Y133       FDRE                                         r  u_confreg/led_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.456    -1.688 r  u_confreg/led_data_reg[4]/Q
                         net (fo=1, routed)           3.493     1.806    led_OBUF[4]
    G9                   OBUF (Prop_obuf_I_O)         3.543     5.349 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.349    led[4]
    G9                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.454ns (66.974%)  route 0.717ns (33.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.643    -0.477    u_confreg/cpu_clk
    SLICE_X162Y133       FDRE                                         r  u_confreg/led_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  u_confreg/led_data_reg[12]/Q
                         net (fo=1, routed)           0.717     0.404    led_OBUF[12]
    A5                   OBUF (Prop_obuf_I_O)         1.290     1.695 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.695    led[12]
    A5                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.450ns (66.192%)  route 0.741ns (33.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.644    -0.476    u_confreg/cpu_clk
    SLICE_X161Y134       FDRE                                         r  u_confreg/led_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u_confreg/led_data_reg[13]/Q
                         net (fo=1, routed)           0.741     0.406    led_OBUF[13]
    A3                   OBUF (Prop_obuf_I_O)         1.309     1.714 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.714    led[13]
    A3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.444ns (64.889%)  route 0.781ns (35.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.643    -0.477    u_confreg/cpu_clk
    SLICE_X161Y133       FDRE                                         r  u_confreg/led_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  u_confreg/led_data_reg[11]/Q
                         net (fo=1, routed)           0.781     0.445    led_OBUF[11]
    A4                   OBUF (Prop_obuf_I_O)         1.303     1.748 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.748    led[11]
    A4                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.441ns (64.429%)  route 0.795ns (35.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.644    -0.476    u_confreg/cpu_clk
    SLICE_X162Y134       FDRE                                         r  u_confreg/led_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  u_confreg/led_data_reg[14]/Q
                         net (fo=1, routed)           0.795     0.483    led_OBUF[14]
    D5                   OBUF (Prop_obuf_I_O)         1.277     1.760 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.760    led[14]
    D5                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.373ns (59.426%)  route 0.937ns (40.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.643    -0.477    u_confreg/cpu_clk
    SLICE_X161Y133       FDRE                                         r  u_confreg/led_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  u_confreg/led_data_reg[10]/Q
                         net (fo=1, routed)           0.937     0.601    led_OBUF[10]
    F7                   OBUF (Prop_obuf_I_O)         1.232     1.833 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.833    led[10]
    F7                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.365ns (57.185%)  route 1.022ns (42.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.642    -0.478    u_confreg/cpu_clk
    SLICE_X161Y132       FDRE                                         r  u_confreg/led_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  u_confreg/led_data_reg[8]/Q
                         net (fo=1, routed)           1.022     0.685    led_OBUF[8]
    H8                   OBUF (Prop_obuf_I_O)         1.224     1.910 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.910    led[8]
    H8                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.385ns (55.281%)  route 1.120ns (44.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.643    -0.477    u_confreg/cpu_clk
    SLICE_X161Y133       FDRE                                         r  u_confreg/led_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  u_confreg/led_data_reg[4]/Q
                         net (fo=1, routed)           1.120     0.785    led_OBUF[4]
    G9                   OBUF (Prop_obuf_I_O)         1.244     2.029 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.029    led[4]
    G9                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.390ns (53.740%)  route 1.196ns (46.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.643    -0.477    u_confreg/cpu_clk
    SLICE_X162Y133       FDRE                                         r  u_confreg/led_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  u_confreg/led_data_reg[15]/Q
                         net (fo=1, routed)           1.196     0.883    led_OBUF[15]
    H7                   OBUF (Prop_obuf_I_O)         1.226     2.109 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.109    led[15]
    H7                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.367ns (52.833%)  route 1.221ns (47.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.642    -0.478    u_confreg/cpu_clk
    SLICE_X161Y132       FDRE                                         r  u_confreg/led_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  u_confreg/led_data_reg[9]/Q
                         net (fo=1, routed)           1.221     0.884    led_OBUF[9]
    G8                   OBUF (Prop_obuf_I_O)         1.226     2.110 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.110    led[9]
    G8                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.344ns (50.051%)  route 1.341ns (49.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.643    -0.477    u_confreg/cpu_clk
    SLICE_X161Y133       FDRE                                         r  u_confreg/led_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  u_confreg/led_data_reg[7]/Q
                         net (fo=1, routed)           1.341     1.005    led_OBUF[7]
    J8                   OBUF (Prop_obuf_I_O)         1.203     2.207 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.207    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.429ns  (logic 1.617ns (14.144%)  route 9.812ns (85.856%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC21                                              0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    AC21                 IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[7]_inst/O
                         net (fo=1, routed)           9.274    10.766    cpu/u_regfile/switch_IBUF[7]
    SLICE_X153Y132       LUT3 (Prop_lut3_I0_O)        0.124    10.890 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.539    11.429    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X154Y132       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.629    -1.841    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X154Y132       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.253ns  (logic 1.617ns (14.366%)  route 9.636ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC21                                              0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    AC21                 IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[7]_inst/O
                         net (fo=1, routed)           9.274    10.766    cpu/u_regfile/switch_IBUF[7]
    SLICE_X153Y132       LUT3 (Prop_lut3_I0_O)        0.124    10.890 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.362    11.253    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X154Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.627    -1.843    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X154Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.756ns  (logic 1.650ns (15.340%)  route 9.106ns (84.660%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    AD24                 IBUF (Prop_ibuf_I_O)         1.530     1.530 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           8.619    10.149    cpu/u_regfile/switch_IBUF[6]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.120    10.269 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.487    10.756    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X154Y132       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.629    -1.841    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X154Y132       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.648ns  (logic 1.654ns (15.536%)  route 8.994ns (84.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    AC23                 IBUF (Prop_ibuf_I_O)         1.530     1.530 r  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           8.652    10.182    cpu/u_regfile/switch_IBUF[4]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.124    10.306 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.342    10.648    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    -1.844    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.620ns  (logic 1.650ns (15.538%)  route 8.970ns (84.462%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC22                                              0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    AC22                 IBUF (Prop_ibuf_I_O)         1.526     1.526 r  switch_IBUF[5]_inst/O
                         net (fo=1, routed)           8.485    10.011    cpu/u_regfile/switch_IBUF[5]
    SLICE_X155Y128       LUT3 (Prop_lut3_I0_O)        0.124    10.135 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.485    10.620    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    -1.844    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.619ns  (logic 1.650ns (15.540%)  route 8.969ns (84.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC22                                              0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    AC22                 IBUF (Prop_ibuf_I_O)         1.526     1.526 r  switch_IBUF[5]_inst/O
                         net (fo=1, routed)           8.485    10.011    cpu/u_regfile/switch_IBUF[5]
    SLICE_X155Y128       LUT3 (Prop_lut3_I0_O)        0.124    10.135 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.483    10.619    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    -1.844    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.650ns (15.543%)  route 8.965ns (84.457%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    AD24                 IBUF (Prop_ibuf_I_O)         1.530     1.530 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           8.619    10.149    cpu/u_regfile/switch_IBUF[6]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.120    10.269 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.346    10.615    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X154Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.627    -1.843    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X154Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.508ns  (logic 1.654ns (15.743%)  route 8.854ns (84.257%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    AC23                 IBUF (Prop_ibuf_I_O)         1.530     1.530 r  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           8.652    10.182    cpu/u_regfile/switch_IBUF[4]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.124    10.306 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.202    10.508    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    -1.844    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.632ns (30.765%)  route 3.672ns (69.235%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           3.139     4.619    cpu/u_regfile/switch_IBUF[0]
    SLICE_X155Y128       LUT3 (Prop_lut3_I0_O)        0.152     4.771 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.533     5.303    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    -1.844    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.253ns  (logic 1.632ns (31.060%)  route 3.621ns (68.940%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           3.139     4.619    cpu/u_regfile/switch_IBUF[0]
    SLICE_X155Y128       LUT3 (Prop_lut3_I0_O)        0.152     4.771 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.482     5.253    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         1.626    -1.844    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.272ns (24.058%)  route 0.860ns (75.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.860     1.133    resetn_IBUF
    SLICE_X162Y129       FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.910    -0.241    cpu_clk
    SLICE_X162Y129       FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.300ns (20.609%)  route 1.155ns (79.391%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.023     1.280    cpu/u_regfile/switch_IBUF[2]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.043     1.323 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.132     1.455    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.882    -0.269    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.309ns (20.469%)  route 1.199ns (79.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    AB6                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.070     1.330    cpu/u_regfile/switch_IBUF[3]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.048     1.378 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.129     1.508    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.883    -0.268    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.300ns (19.816%)  route 1.213ns (80.184%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.023     1.280    cpu/u_regfile/switch_IBUF[2]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.043     1.323 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.190     1.513    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.883    -0.268    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.309ns (19.340%)  route 1.287ns (80.660%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    AB6                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.070     1.330    cpu/u_regfile/switch_IBUF[3]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.048     1.378 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.217     1.596    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.882    -0.269    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.290ns (17.907%)  route 1.330ns (82.093%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    AA7                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.263     1.508    cpu/u_regfile/switch_IBUF[1]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.045     1.553 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.066     1.620    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.882    -0.269    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.290ns (17.320%)  route 1.385ns (82.680%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    AA7                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.263     1.508    cpu/u_regfile/switch_IBUF[1]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.045     1.553 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.121     1.675    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.883    -0.268    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.291ns (16.887%)  route 1.434ns (83.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.258     1.505    cpu/u_regfile/switch_IBUF[0]
    SLICE_X155Y128       LUT3 (Prop_lut3_I0_O)        0.044     1.549 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.176     1.726    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.883    -0.268    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X154Y130       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.291ns (16.815%)  route 1.442ns (83.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.258     1.505    cpu/u_regfile/switch_IBUF[0]
    SLICE_X155Y128       LUT3 (Prop_lut3_I0_O)        0.044     1.549 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.184     1.733    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.882    -0.269    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.409ns  (logic 0.343ns (7.773%)  route 4.066ns (92.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC23                                              0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    AC23                 IBUF (Prop_ibuf_I_O)         0.298     0.298 r  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           3.998     4.295    cpu/u_regfile/switch_IBUF[4]
    SLICE_X155Y129       LUT3 (Prop_lut3_I0_O)        0.045     4.340 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.068     4.409    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=142, routed)         0.882    -0.269    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X154Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK





