static void F_1 ( void )\r\n{\r\n}\r\nstatic void F_2 ( void )\r\n{\r\nF_3 ( V_1 , 0 ) ;\r\n}\r\nstatic unsigned long T_1 F_4 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_5 ( void )\r\n{\r\nF_6 () ;\r\nF_7 () ;\r\n}\r\nstatic void T_1 F_8 ( void )\r\n{\r\nF_9 ( V_2 , NULL , NULL , V_3 ) ;\r\nswitch ( V_4 ) {\r\ncase V_5 :\r\nbreak;\r\ncase V_6 :\r\nV_7 . V_8 . V_9 = F_5 ;\r\nV_10 . V_9 = V_11 ;\r\nreturn;\r\ndefault:\r\nif ( ! F_10 ( V_12 ) )\r\nbreak;\r\nV_7 . V_8 . V_9 = F_7 ;\r\nV_10 . V_9 = V_11 ;\r\nreturn;\r\n}\r\nV_7 . V_8 . V_9 = F_6 ;\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nif ( V_13 . V_14 != 6 ) {\r\nF_12 ( L_1 ,\r\nV_13 . V_14 , V_13 . V_15 ) ;\r\nV_16 = V_17 ;\r\ngoto V_18;\r\n}\r\nswitch ( V_13 . V_15 ) {\r\ncase 0x35 :\r\nV_16 = V_19 ;\r\nbreak;\r\ncase 0x3C :\r\ncase 0x4A :\r\nV_16 = V_20 ;\r\nbreak;\r\ncase 0x27 :\r\ndefault:\r\nV_16 = V_17 ;\r\nbreak;\r\n}\r\nif ( V_16 < F_13 ( V_21 ) )\r\nV_22 = V_21 [ V_16 ] ( ) ;\r\nelse {\r\nV_22 = V_21 [ V_17 ] ( ) ;\r\nF_14 ( L_2 ) ;\r\n}\r\nV_18:\r\nif ( V_22 -> V_23 )\r\nV_22 -> V_23 () ;\r\n}\r\nstatic int F_15 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic unsigned char F_16 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_17 ( void )\r\n{\r\nV_7 . V_24 . V_25 = V_26 ;\r\nV_7 . V_24 . V_27 = V_26 ;\r\nV_7 . V_8 . V_28 = F_8 ;\r\nV_7 . V_8 . V_9 = V_26 ;\r\nV_7 . V_29 . V_30 = V_26 ;\r\nV_7 . V_31 . V_23 = F_11 ;\r\nV_10 . V_9 = V_32 ;\r\nV_33 . V_34 = F_4 ;\r\nV_33 . V_35 = F_15 ;\r\nV_7 . V_8 . V_36 = V_37 ;\r\nV_33 . V_38 = F_16 ;\r\nV_7 . V_39 . V_40 = V_41 ;\r\nV_7 . V_39 . V_42 = V_26 ;\r\nV_43 = & V_44 ;\r\nV_45 = F_1 ;\r\nV_46 . V_47 = F_2 ;\r\nV_7 . V_48 . V_49 = V_26 ;\r\nV_7 . V_48 . V_50 = V_51 ;\r\nF_18 ( V_52 , V_53 ) ;\r\n}\r\nstatic inline int T_1 F_19 ( char * V_54 )\r\n{\r\nif ( ! V_54 )\r\nreturn - V_55 ;\r\nif ( strcmp ( L_3 , V_54 ) == 0 )\r\nV_4 = V_5 ;\r\nelse if ( strcmp ( L_4 , V_54 ) == 0 )\r\nV_4 = V_6 ;\r\nelse {\r\nF_20 ( L_5\r\nL_6 ,\r\nV_54 ) ;\r\nreturn - V_55 ;\r\n}\r\nreturn 0 ;\r\n}
