-- generated by newgenasym Wed Mar 04 11:03:56 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity screw_eye is
    port (    
	\1\:       INOUT  STD_LOGIC);
end screw_eye;
