* ******************************************************************************

* iCEcube Packer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 23 2015 21:37:42

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\packer.exe  C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA  --package  TQ144  --outdir  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer  --translator  C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc  --dst_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: SimpleVGA
Used Logic Cell: 278/1280
Used Logic Tile: 52/160
Used IO Cell:    7/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: PixelClock_g
Clock Source: Clock50MHz.PixelClock 
Clock Driver: Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9 (ICE_GB)
Driver Position: (0, 8, 1)
Fanout to FF: 42
Fanout to Tile: 23


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 4   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 5 3 5 0 3 0 0 0   
11|   0 0 0 2 5 6 5 6 6 0 0 0   
10|   0 0 0 8 7 8 6 8 1 0 0 0   
 9|   0 0 0 7 7 8 8 6 7 0 0 0   
 8|   0 0 0 2 8 7 8 5 8 0 0 0   
 7|   0 0 0 4 6 8 7 7 0 0 0 0   
 6|   0 0 0 4 2 1 5 0 0 0 0 0   
 5|   0 0 0 4 3 2 4 0 0 0 0 0   
 4|   0 0 0 3 8 8 8 1 0 0 0 0   
 3|   0 0 0 4 4 8 2 0 0 0 0 0   
 2|   0 0 0 0 6 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.35

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  3    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0 12  3 12  0  4  0  0  0    
11|     0  0  0  2 12 10 10 12  6  0  0  0    
10|     0  0  0 14 10 11 13 15  1  0  0  0    
 9|     0  0  0 16 14 15 11 13 13  0  0  0    
 8|     0  0  0  2 14 18 17 13 18  0  0  0    
 7|     0  0  0  9  4 17 15 14  0  0  0  0    
 6|     0  0  0 10  4  1 15  0  0  0  0  0    
 5|     0  0  0 10  6  5 11  0  0  0  0  0    
 4|     0  0  0  3 16 17 15  0  0  0  0  0    
 3|     0  0  0 10 10  3  4  0  0  0  0  0    
 2|     0  0  0  0 11  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 18
Average number of input nets per logic tile: 10.27

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  9    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0 14  3 14  0  4  0  0  0    
11|     0  0  0  2 14 13 19 15  9  0  0  0    
10|     0  0  0 16 12 20 16 17  1  0  0  0    
 9|     0  0  0 20 17 17 19 14 15  0  0  0    
 8|     0  0  0  2 18 20 17 17 20  0  0  0    
 7|     0  0  0 10  9 22 26 20  0  0  0  0    
 6|     0  0  0 11  4  1 19  0  0  0  0  0    
 5|     0  0  0 11  6  5 14  0  0  0  0  0    
 4|     0  0  0  3 19 20 26  0  0  0  0  0    
 3|     0  0  0 11 11 10  7  0  0  0  0  0    
 2|     0  0  0  0 13  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 26
Average number of input pins per logic tile: 13.18

***** Run Time Info *****
Run Time:  1
