

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Oct 28 23:20:03 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1832643|  49268959|  1832644|  49268960|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  272|  272|        34|          -|          -|     8|    no    |
        | + Loop 1.1  |   32|   32|         1|          -|          -|    32|    no    |
        |- Loop 2     |   18|   18|         2|          -|          -|     9|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond_i)
22 --> 
	21  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_23 [1/1] 0.00ns
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: mem_conv1_0 [1/1] 2.71ns
:2  %mem_conv1_0 = alloca [1296 x i1], align 1

ST_1: mem_conv1_1 [1/1] 2.71ns
:3  %mem_conv1_1 = alloca [1296 x i1], align 1

ST_1: mem_conv1_2 [1/1] 2.71ns
:4  %mem_conv1_2 = alloca [1296 x i1], align 1

ST_1: mem_conv1_3 [1/1] 2.71ns
:5  %mem_conv1_3 = alloca [1296 x i1], align 1

ST_1: mem_conv2_0 [1/1] 2.71ns
:6  %mem_conv2_0 = alloca [1296 x i1], align 1

ST_1: mem_conv2_1 [1/1] 2.71ns
:7  %mem_conv2_1 = alloca [1296 x i1], align 1

ST_1: mem_conv2_2 [1/1] 2.71ns
:8  %mem_conv2_2 = alloca [1296 x i1], align 1

ST_1: mem_conv2_3 [1/1] 2.71ns
:9  %mem_conv2_3 = alloca [1296 x i1], align 1

ST_1: stg_33 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

ST_1: stg_34 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

ST_1: stg_35 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: input_0 [1/1] 2.71ns
:13  %input_0 = alloca [1296 x i1], align 1

ST_1: input_1 [1/1] 2.71ns
:14  %input_1 = alloca [1296 x i1], align 1

ST_1: input_2 [1/1] 2.71ns
:15  %input_2 = alloca [1296 x i1], align 1

ST_1: input_3 [1/1] 2.71ns
:16  %input_3 = alloca [1296 x i1], align 1

ST_1: stg_40 [1/1] 1.57ns
:17  br label %.loopexit


 <State 2>: 4.38ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty_24 [1/1] 0.00ns
.loopexit:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_2 [1/1] 0.80ns
.loopexit:3  %i_2 = add i4 %i, 1

ST_2: stg_45 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %3, label %1

ST_2: tmp_V_1 [1/1] 4.38ns
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_2: tmp [1/1] 0.00ns
:1  %tmp = trunc i4 %i to i3

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

ST_2: stg_49 [1/1] 1.57ns
:3  br label %2

ST_2: stg_50 [2/2] 2.76ns
:0  call fastcc void @dut_pad([1296 x i1]* %input_0, [1296 x i1]* %input_1, [1296 x i1]* %input_2, [1296 x i1]* %input_3, [1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, i7 1, i6 16)


 <State 3>: 4.43ns
ST_3: Hi_assign [1/1] 0.00ns
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %branch0 ]

ST_3: Hi_assign_cast4 [1/1] 0.00ns
:1  %Hi_assign_cast4 = zext i6 %Hi_assign to i8

ST_3: Hi_assign_cast3 [1/1] 0.00ns
:2  %Hi_assign_cast3 = zext i6 %Hi_assign to i32

ST_3: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %Hi_assign, -32

ST_3: empty_25 [1/1] 0.00ns
:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: j [1/1] 1.72ns
:5  %j = add i6 %Hi_assign, 1

ST_3: stg_57 [1/1] 0.00ns
:6  br i1 %exitcond, label %.loopexit, label %branch0

ST_3: tmp_20 [1/1] 0.00ns
branch0:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 %Hi_assign_cast3)

ST_3: tmp_7 [1/1] 1.72ns
branch0:1  %tmp_7 = add i8 %tmp_s, %Hi_assign_cast4

ST_3: newIndex1 [1/1] 0.00ns
branch0:2  %newIndex1 = zext i8 %tmp_7 to i64

ST_3: input_0_addr [1/1] 0.00ns
branch0:3  %input_0_addr = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex1

ST_3: stg_62 [1/1] 2.71ns
branch0:4  store i1 %tmp_20, i1* %input_0_addr, align 1

ST_3: stg_63 [1/1] 0.00ns
branch0:5  br label %2


 <State 4>: 0.00ns
ST_4: stg_64 [1/2] 0.00ns
:0  call fastcc void @dut_pad([1296 x i1]* %input_0, [1296 x i1]* %input_1, [1296 x i1]* %input_2, [1296 x i1]* %input_3, [1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, i7 1, i6 16)


 <State 5>: 2.76ns
ST_5: stg_65 [2/2] 2.76ns
:1  call fastcc void @dut_conv([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, [1296 x i8]* @threshold1_V_0, [1296 x i8]* @threshold1_V_1, [1296 x i8]* @threshold1_V_2, [1296 x i8]* @threshold1_V_3, i7 1, i7 16, i6 18, i1 false)


 <State 6>: 0.00ns
ST_6: stg_66 [1/2] 0.00ns
:1  call fastcc void @dut_conv([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, [1296 x i8]* @threshold1_V_0, [1296 x i8]* @threshold1_V_1, [1296 x i8]* @threshold1_V_2, [1296 x i8]* @threshold1_V_3, i7 1, i7 16, i6 18, i1 false)


 <State 7>: 1.04ns
ST_7: stg_67 [2/2] 1.04ns
:2  call fastcc void @dut_max_pool([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, [1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, i7 16, i6 16)


 <State 8>: 0.00ns
ST_8: stg_68 [1/2] 0.00ns
:2  call fastcc void @dut_max_pool([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, [1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, i7 16, i6 16)


 <State 9>: 2.76ns
ST_9: stg_69 [2/2] 2.76ns
:3  call fastcc void @dut_pad([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, i7 16, i6 8)


 <State 10>: 0.00ns
ST_10: stg_70 [1/2] 0.00ns
:3  call fastcc void @dut_pad([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, i7 16, i6 8)


 <State 11>: 2.76ns
ST_11: stg_71 [2/2] 2.76ns
:4  call fastcc void @dut_conv([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, [1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i8]* @threshold2_V_0, [1296 x i8]* @threshold2_V_1, [1296 x i8]* @threshold2_V_2, [1296 x i8]* @threshold2_V_3, i7 16, i7 32, i6 10, i1 true)


 <State 12>: 0.00ns
ST_12: stg_72 [1/2] 0.00ns
:4  call fastcc void @dut_conv([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, [1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i8]* @threshold2_V_0, [1296 x i8]* @threshold2_V_1, [1296 x i8]* @threshold2_V_2, [1296 x i8]* @threshold2_V_3, i7 16, i7 32, i6 10, i1 true)


 <State 13>: 1.04ns
ST_13: stg_73 [2/2] 1.04ns
:5  call fastcc void @dut_max_pool([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, i7 32, i6 8)


 <State 14>: 0.00ns
ST_14: stg_74 [1/2] 0.00ns
:5  call fastcc void @dut_max_pool([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv1_1, [1296 x i1]* %mem_conv1_2, [1296 x i1]* %mem_conv1_3, [1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv2_1, [1296 x i1]* %mem_conv2_2, [1296 x i1]* %mem_conv2_3, i7 32, i6 8)


 <State 15>: 0.00ns
ST_15: stg_75 [2/2] 0.00ns
:6  call fastcc void @dut_reshape([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv1_0)


 <State 16>: 0.00ns
ST_16: stg_76 [1/2] 0.00ns
:6  call fastcc void @dut_reshape([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv1_0)


 <State 17>: 0.00ns
ST_17: stg_77 [2/2] 0.00ns
:7  call fastcc void @dut_dense.1([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv2_0)


 <State 18>: 0.00ns
ST_18: stg_78 [1/2] 0.00ns
:7  call fastcc void @dut_dense.1([1296 x i1]* %mem_conv1_0, [1296 x i1]* %mem_conv2_0)


 <State 19>: 0.00ns
ST_19: stg_79 [2/2] 0.00ns
:8  call fastcc void @dut_dense([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv1_0)


 <State 20>: 1.57ns
ST_20: stg_80 [1/2] 0.00ns
:8  call fastcc void @dut_dense([1296 x i1]* %mem_conv2_0, [1296 x i1]* %mem_conv1_0)

ST_20: stg_81 [1/1] 1.57ns
:9  br label %4


 <State 21>: 4.38ns
ST_21: output_V [1/1] 0.00ns
:0  %output_V = phi i32 [ 0, %3 ], [ %phitmp_i, %._crit_edge.i ]

ST_21: max_id_V [1/1] 0.00ns
:1  %max_id_V = phi i4 [ 1, %3 ], [ %i_3, %._crit_edge.i ]

ST_21: max_id_V_cast2 [1/1] 0.00ns
:2  %max_id_V_cast2 = zext i4 %max_id_V to i32

ST_21: exitcond_i [1/1] 1.88ns
:3  %exitcond_i = icmp eq i4 %max_id_V, -6

ST_21: empty_26 [1/1] 0.00ns
:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_21: stg_87 [1/1] 0.00ns
:5  br i1 %exitcond_i, label %bnn_xcel.exit, label %._crit_edge.i

ST_21: newIndex18_i [1/1] 0.00ns
._crit_edge.i:0  %newIndex18_i = zext i4 %max_id_V to i64

ST_21: mem_conv1_0_addr [1/1] 0.00ns
._crit_edge.i:1  %mem_conv1_0_addr = getelementptr [1296 x i1]* %mem_conv1_0, i64 0, i64 %newIndex18_i

ST_21: mem_conv1_0_load [2/2] 2.71ns
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

ST_21: i_3 [1/1] 0.80ns
._crit_edge.i:4  %i_3 = add i4 %max_id_V, 1

ST_21: stg_92 [1/1] 4.38ns
bnn_xcel.exit:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

ST_21: stg_93 [1/1] 0.00ns
bnn_xcel.exit:1  ret void


 <State 22>: 4.08ns
ST_22: mem_conv1_0_load [1/2] 2.71ns
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

ST_22: phitmp_i [1/1] 1.37ns
._crit_edge.i:3  %phitmp_i = select i1 %mem_conv1_0_load, i32 %max_id_V_cast2, i32 %output_V

ST_22: stg_96 [1/1] 0.00ns
._crit_edge.i:5  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshold1_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (specinterface    ) [ 00000000000000000000000]
empty_23         (specinterface    ) [ 00000000000000000000000]
mem_conv1_0      (alloca           ) [ 00111111111111111111111]
mem_conv1_1      (alloca           ) [ 00111111111111100000000]
mem_conv1_2      (alloca           ) [ 00111111111111100000000]
mem_conv1_3      (alloca           ) [ 00111111111111100000000]
mem_conv2_0      (alloca           ) [ 00111111111111111111100]
mem_conv2_1      (alloca           ) [ 00111111111111100000000]
mem_conv2_2      (alloca           ) [ 00111111111111100000000]
mem_conv2_3      (alloca           ) [ 00111111111111100000000]
stg_33           (specbitsmap      ) [ 00000000000000000000000]
stg_34           (specbitsmap      ) [ 00000000000000000000000]
stg_35           (spectopmodule    ) [ 00000000000000000000000]
input_0          (alloca           ) [ 00111000000000000000000]
input_1          (alloca           ) [ 00111000000000000000000]
input_2          (alloca           ) [ 00111000000000000000000]
input_3          (alloca           ) [ 00111000000000000000000]
stg_40           (br               ) [ 01110000000000000000000]
i                (phi              ) [ 00100000000000000000000]
exitcond1        (icmp             ) [ 00110000000000000000000]
empty_24         (speclooptripcount) [ 00000000000000000000000]
i_2              (add              ) [ 01110000000000000000000]
stg_45           (br               ) [ 00000000000000000000000]
tmp_V_1          (read             ) [ 00010000000000000000000]
tmp              (trunc            ) [ 00000000000000000000000]
tmp_s            (bitconcatenate   ) [ 00010000000000000000000]
stg_49           (br               ) [ 00110000000000000000000]
Hi_assign        (phi              ) [ 00010000000000000000000]
Hi_assign_cast4  (zext             ) [ 00000000000000000000000]
Hi_assign_cast3  (zext             ) [ 00000000000000000000000]
exitcond         (icmp             ) [ 00110000000000000000000]
empty_25         (speclooptripcount) [ 00000000000000000000000]
j                (add              ) [ 00110000000000000000000]
stg_57           (br               ) [ 01110000000000000000000]
tmp_20           (bitselect        ) [ 00000000000000000000000]
tmp_7            (add              ) [ 00000000000000000000000]
newIndex1        (zext             ) [ 00000000000000000000000]
input_0_addr     (getelementptr    ) [ 00000000000000000000000]
stg_62           (store            ) [ 00000000000000000000000]
stg_63           (br               ) [ 00110000000000000000000]
stg_64           (call             ) [ 00000000000000000000000]
stg_66           (call             ) [ 00000000000000000000000]
stg_68           (call             ) [ 00000000000000000000000]
stg_70           (call             ) [ 00000000000000000000000]
stg_72           (call             ) [ 00000000000000000000000]
stg_74           (call             ) [ 00000000000000000000000]
stg_76           (call             ) [ 00000000000000000000000]
stg_78           (call             ) [ 00000000000000000000000]
stg_80           (call             ) [ 00000000000000000000000]
stg_81           (br               ) [ 00000000000000000000111]
output_V         (phi              ) [ 00000000000000000000011]
max_id_V         (phi              ) [ 00000000000000000000010]
max_id_V_cast2   (zext             ) [ 00000000000000000000001]
exitcond_i       (icmp             ) [ 00000000000000000000011]
empty_26         (speclooptripcount) [ 00000000000000000000000]
stg_87           (br               ) [ 00000000000000000000000]
newIndex18_i     (zext             ) [ 00000000000000000000000]
mem_conv1_0_addr (getelementptr    ) [ 00000000000000000000001]
i_3              (add              ) [ 00000000000000000000111]
stg_92           (write            ) [ 00000000000000000000000]
stg_93           (ret              ) [ 00000000000000000000000]
mem_conv1_0_load (load             ) [ 00000000000000000000000]
phitmp_i         (select           ) [ 00000000000000000000111]
stg_96           (br               ) [ 00000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold1_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshold1_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshold1_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="threshold1_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="threshold2_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="threshold2_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="threshold2_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="threshold2_V_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w_fc1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_fc1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w_fc2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b_fc2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_pad"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_conv"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_max_pool"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_reshape"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_dense.1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_dense"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="mem_conv1_0_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mem_conv1_1_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mem_conv1_2_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mem_conv1_3_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mem_conv2_0_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mem_conv2_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mem_conv2_2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mem_conv2_3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_0_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_2_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_3_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_V_1_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stg_92_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_92/21 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_0_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="stg_62_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mem_conv1_0_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_0_addr/21 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_conv1_0_load/21 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="Hi_assign_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="Hi_assign_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Hi_assign/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="output_V_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_V (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="output_V_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_V/21 "/>
</bind>
</comp>

<comp id="234" class="1005" name="max_id_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_id_V (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="max_id_V_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_id_V/21 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_dut_max_pool_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="249" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="251" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="253" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="254" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="255" dir="0" index="9" bw="7" slack="0"/>
<pin id="256" dir="0" index="10" bw="6" slack="0"/>
<pin id="257" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_67/7 stg_73/13 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_dut_reshape_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_75/15 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_dut_conv_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="273" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="274" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="275" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="277" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="278" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="279" dir="0" index="9" bw="8" slack="0"/>
<pin id="280" dir="0" index="10" bw="8" slack="0"/>
<pin id="281" dir="0" index="11" bw="8" slack="0"/>
<pin id="282" dir="0" index="12" bw="8" slack="0"/>
<pin id="283" dir="0" index="13" bw="6" slack="0"/>
<pin id="284" dir="0" index="14" bw="7" slack="0"/>
<pin id="285" dir="0" index="15" bw="6" slack="0"/>
<pin id="286" dir="0" index="16" bw="1" slack="0"/>
<pin id="287" dir="0" index="17" bw="1" slack="0"/>
<pin id="288" dir="0" index="18" bw="1" slack="0"/>
<pin id="289" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_65/5 stg_71/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_dut_dense_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="313" dir="0" index="3" bw="1" slack="0"/>
<pin id="314" dir="0" index="4" bw="32" slack="0"/>
<pin id="315" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_79/19 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_dut_dense_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="0" index="4" bw="32" slack="0"/>
<pin id="325" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_77/17 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_dut_pad_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="333" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="334" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="335" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="336" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="337" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="338" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="339" dir="0" index="9" bw="6" slack="0"/>
<pin id="340" dir="0" index="10" bw="6" slack="0"/>
<pin id="341" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_50/2 stg_69/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="Hi_assign_cast4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast4/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="Hi_assign_cast3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast3/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="exitcond_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_20_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="newIndex1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="max_id_V_cast2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_id_V_cast2/21 "/>
</bind>
</comp>

<comp id="413" class="1004" name="exitcond_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="419" class="1004" name="newIndex18_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex18_i/21 "/>
</bind>
</comp>

<comp id="424" class="1004" name="i_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="430" class="1004" name="phitmp_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="1"/>
<pin id="433" dir="0" index="2" bw="32" slack="1"/>
<pin id="434" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_i/22 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_V_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_s_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="458" class="1005" name="j_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="463" class="1005" name="max_id_V_cast2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_id_V_cast2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="mem_conv1_0_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_0_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="phitmp_i_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="114" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="84" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="74" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="233"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="258"><net_src comp="94" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="259"><net_src comp="88" pin="0"/><net_sink comp="245" pin=9"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="245" pin=10"/></net>

<net id="261"><net_src comp="98" pin="0"/><net_sink comp="245" pin=9"/></net>

<net id="262"><net_src comp="96" pin="0"/><net_sink comp="245" pin=10"/></net>

<net id="268"><net_src comp="104" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="291"><net_src comp="8" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="296"><net_src comp="88" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="297"><net_src comp="90" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="298"><net_src comp="92" pin="0"/><net_sink comp="269" pin=16"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="269" pin=17"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="269" pin=18"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="305"><net_src comp="88" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="307"><net_src comp="100" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="308"><net_src comp="102" pin="0"/><net_sink comp="269" pin=16"/></net>

<net id="316"><net_src comp="108" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="326"><net_src comp="106" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="329" pin=9"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="329" pin=10"/></net>

<net id="345"><net_src comp="88" pin="0"/><net_sink comp="329" pin=9"/></net>

<net id="346"><net_src comp="96" pin="0"/><net_sink comp="329" pin=10"/></net>

<net id="351"><net_src comp="203" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="203" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="60" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="203" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="214" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="214" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="214" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="214" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="375" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="398"><net_src comp="391" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="403"><net_src comp="371" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="412"><net_src comp="238" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="238" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="110" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="238" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="428"><net_src comp="238" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="194" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="221" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="353" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="448"><net_src comp="164" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="453"><net_src comp="363" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="461"><net_src comp="385" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="466"><net_src comp="409" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="474"><net_src comp="188" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="479"><net_src comp="424" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="484"><net_src comp="430" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="225" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {21 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 }
	Port: dut : w_conv1 | {5 6 11 12 }
	Port: dut : w_conv2 | {5 6 11 12 }
	Port: dut : threshold1_V_0 | {5 6 }
	Port: dut : threshold1_V_1 | {5 6 }
	Port: dut : threshold1_V_2 | {5 6 }
	Port: dut : threshold1_V_3 | {5 6 }
	Port: dut : threshold2_V_0 | {11 12 }
	Port: dut : threshold2_V_1 | {11 12 }
	Port: dut : threshold2_V_2 | {11 12 }
	Port: dut : threshold2_V_3 | {11 12 }
	Port: dut : w_fc1 | {17 18 }
	Port: dut : b_fc1 | {17 18 }
	Port: dut : w_fc2 | {19 20 }
	Port: dut : b_fc2 | {19 20 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		stg_45 : 2
		tmp : 1
		tmp_s : 2
	State 3
		Hi_assign_cast4 : 1
		Hi_assign_cast3 : 1
		exitcond : 1
		j : 1
		stg_57 : 2
		tmp_20 : 2
		tmp_7 : 2
		newIndex1 : 3
		input_0_addr : 4
		stg_62 : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		max_id_V_cast2 : 1
		exitcond_i : 1
		stg_87 : 2
		newIndex18_i : 1
		mem_conv1_0_addr : 2
		mem_conv1_0_load : 3
		i_3 : 1
		stg_92 : 1
	State 22
		phitmp_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          | grp_dut_max_pool_fu_245 |    8    |  68.02  |   850   |  19416  |
|          |  grp_dut_reshape_fu_263 |    0    |  19.89  |   5632  |   5544  |
|   call   |   grp_dut_conv_fu_269   |    21   |  39.028 |   5738  |   5337  |
|          |   grp_dut_dense_fu_309  |    5    |  17.281 |   1171  |   1794  |
|          |  grp_dut_dense_1_fu_319 |    5    |  15.71  |   1135  |   1736  |
|          |    grp_dut_pad_fu_329   |    5    |  21.994 |   557   |   516   |
|----------|-------------------------|---------|---------|---------|---------|
|  select  |     phitmp_i_fu_430     |    0    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|---------|
|          |        i_2_fu_353       |    0    |    0    |    0    |    4    |
|    add   |         j_fu_385        |    0    |    0    |    0    |    6    |
|          |       tmp_7_fu_399      |    0    |    0    |    0    |    8    |
|          |        i_3_fu_424       |    0    |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     exitcond1_fu_347    |    0    |    0    |    0    |    2    |
|   icmp   |     exitcond_fu_379     |    0    |    0    |    0    |    3    |
|          |    exitcond_i_fu_413    |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   tmp_V_1_read_fu_164   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   write  |   stg_92_write_fu_170   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |        tmp_fu_359       |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_363      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |  Hi_assign_cast4_fu_371 |    0    |    0    |    0    |    0    |
|          |  Hi_assign_cast3_fu_375 |    0    |    0    |    0    |    0    |
|   zext   |     newIndex1_fu_404    |    0    |    0    |    0    |    0    |
|          |  max_id_V_cast2_fu_409  |    0    |    0    |    0    |    0    |
|          |   newIndex18_i_fu_419   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| bitselect|      tmp_20_fu_391      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    44   | 181.923 |  15083  |  34404  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|     b_fc1    |    1   |    0   |    0   |
|     b_fc2    |    0   |   32   |    5   |
|    input_0   |    1   |    0   |    0   |
|    input_1   |    1   |    0   |    0   |
|    input_2   |    1   |    0   |    0   |
|    input_3   |    1   |    0   |    0   |
|  mem_conv1_0 |    1   |    0   |    0   |
|  mem_conv1_1 |    1   |    0   |    0   |
|  mem_conv1_2 |    1   |    0   |    0   |
|  mem_conv1_3 |    1   |    0   |    0   |
|  mem_conv2_0 |    1   |    0   |    0   |
|  mem_conv2_1 |    1   |    0   |    0   |
|  mem_conv2_2 |    1   |    0   |    0   |
|  mem_conv2_3 |    1   |    0   |    0   |
|threshold1_V_0|    1   |    0   |    0   |
|threshold1_V_1|    1   |    0   |    0   |
|threshold1_V_2|    1   |    0   |    0   |
|threshold1_V_3|    1   |    0   |    0   |
|threshold2_V_0|    1   |    0   |    0   |
|threshold2_V_1|    1   |    0   |    0   |
|threshold2_V_2|    1   |    0   |    0   |
|threshold2_V_3|    1   |    0   |    0   |
|    w_conv1   |    1   |    0   |    0   |
|    w_conv2   |    1   |    0   |    0   |
|     w_fc1    |    8   |    0   |    0   |
|     w_fc2    |    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   32   |   32   |    5   |
+--------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    Hi_assign_reg_210   |    6   |
|       i_2_reg_440      |    4   |
|       i_3_reg_476      |    4   |
|        i_reg_199       |    4   |
|        j_reg_458       |    6   |
| max_id_V_cast2_reg_463 |   32   |
|    max_id_V_reg_234    |    4   |
|mem_conv1_0_addr_reg_471|   11   |
|    output_V_reg_221    |   32   |
|    phitmp_i_reg_481    |   32   |
|     tmp_V_1_reg_445    |   32   |
|      tmp_s_reg_450     |    8   |
+------------------------+--------+
|          Total         |   175  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_194    |  p0  |   2  |  11  |   22   ||    11   |
|     output_V_reg_221    |  p0  |   2  |  32  |   64   ||    32   |
| grp_dut_max_pool_fu_245 |  p9  |   2  |   7  |   14   |
| grp_dut_max_pool_fu_245 |  p10 |   2  |   6  |   12   |
|   grp_dut_conv_fu_269   |  p9  |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_269   |  p10 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_269   |  p11 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_269   |  p12 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_269   |  p13 |   2  |   6  |   12   |
|   grp_dut_conv_fu_269   |  p14 |   2  |   7  |   14   |
|   grp_dut_conv_fu_269   |  p15 |   2  |   6  |   12   |
|   grp_dut_conv_fu_269   |  p16 |   2  |   1  |    2   |
|    grp_dut_pad_fu_329   |  p9  |   2  |   6  |   12   |
|    grp_dut_pad_fu_329   |  p10 |   2  |   6  |   12   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   240  ||  21.994 ||    75   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   44   |   181  |  15083 |  34404 |
|   Memory  |   32   |    -   |    -   |   32   |    5   |
|Multiplexer|    -   |    -   |   21   |    -   |   75   |
|  Register |    -   |    -   |    -   |   175  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   44   |   203  |  15290 |  34484 |
+-----------+--------+--------+--------+--------+--------+
